// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX150DF31I7AD Package FBGA896
// 

//
// This file contains Slow Corner delays for the design using part EP4CGX150DF31I7AD,
// with speed grade 7, core voltage 1.2VmV, and temperature 100 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "memoryfile")
  (DATE "11/29/2020 22:02:14")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1933:1933:1933) (1883:1883:1883))
        (IOPATH i o (2983:2983:2983) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1928:1928:1928) (1850:1850:1850))
        (IOPATH i o (3011:3011:3011) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1940:1940:1940) (1887:1887:1887))
        (IOPATH i o (2973:2973:2973) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1907:1907:1907) (1855:1855:1855))
        (IOPATH i o (2983:2983:2983) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1939:1939:1939) (1890:1890:1890))
        (IOPATH i o (2983:2983:2983) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3917:3917:3917) (3824:3824:3824))
        (IOPATH i o (2943:2943:2943) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2720:2720:2720) (2625:2625:2625))
        (IOPATH i o (2933:2933:2933) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2741:2741:2741) (2658:2658:2658))
        (IOPATH i o (2993:2993:2993) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4037:4037:4037) (3914:3914:3914))
        (IOPATH i o (2943:2943:2943) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1807:1807:1807) (1750:1750:1750))
        (IOPATH i o (3021:3021:3021) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1428:1428:1428) (1382:1382:1382))
        (IOPATH i o (3021:3021:3021) (3000:3000:3000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1629:1629:1629) (1556:1556:1556))
        (IOPATH i o (3031:3031:3031) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1905:1905:1905) (1853:1853:1853))
        (IOPATH i o (2973:2973:2973) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (857:857:857) (814:814:814))
        (IOPATH i o (3051:3051:3051) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (875:875:875) (839:839:839))
        (IOPATH i o (3041:3041:3041) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3391:3391:3391) (3295:3295:3295))
        (IOPATH i o (4318:4318:4318) (4394:4394:4394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3840:3840:3840) (3744:3744:3744))
        (IOPATH i o (2973:2973:2973) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2039:2039:2039) (2056:2056:2056))
        (IOPATH i o (2933:2933:2933) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2105:2105:2105) (1990:1990:1990))
        (IOPATH i o (3031:3031:3031) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1964:1964:1964) (1879:1879:1879))
        (IOPATH i o (3041:3041:3041) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1210:1210:1210) (1158:1158:1158))
        (IOPATH i o (3041:3041:3041) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (879:879:879) (839:839:839))
        (IOPATH i o (3051:3051:3051) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2219:2219:2219) (2156:2156:2156))
        (IOPATH i o (2993:2993:2993) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2187:2187:2187) (2118:2118:2118))
        (IOPATH i o (2983:2983:2983) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1760:1760:1760) (1716:1716:1716))
        (IOPATH i o (3031:3031:3031) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3273:3273:3273) (3157:3157:3157))
        (IOPATH i o (2983:2983:2983) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3190:3190:3190) (3101:3101:3101))
        (IOPATH i o (2953:2953:2953) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (890:890:890) (845:845:845))
        (IOPATH i o (3031:3031:3031) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1920:1920:1920) (1867:1867:1867))
        (IOPATH i o (2963:2963:2963) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1880:1880:1880) (1773:1773:1773))
        (IOPATH i o (3011:3011:3011) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1287:1287:1287) (1302:1302:1302))
        (IOPATH i o (2943:2943:2943) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1170:1170:1170) (1126:1126:1126))
        (IOPATH i o (3041:3041:3041) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (810:810:810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (391:391:391) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1613:1613:1613) (1619:1619:1619))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE we\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2304:2304:2304))
        (PORT d (88:88:88) (106:106:106))
        (PORT ena (2755:2755:2755) (2781:2781:2781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2197w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3804:3804:3804) (4084:4084:4084))
        (PORT datab (1670:1670:1670) (1677:1677:1677))
        (PORT datac (2099:2099:2099) (2042:2042:2042))
        (PORT datad (3722:3722:3722) (4011:4011:4011))
        (IOPATH dataa combout (353:353:353) (356:356:356))
        (IOPATH datab combout (353:353:353) (364:364:364))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (762:762:762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (762:762:762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (792:792:792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (802:802:802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (712:712:712) (822:822:822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4785:4785:4785))
        (PORT clk (2678:2678:2678) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (5314:5314:5314))
        (PORT d[1] (4390:4390:4390) (4732:4732:4732))
        (PORT d[2] (6720:6720:6720) (7124:7124:7124))
        (PORT d[3] (4584:4584:4584) (4906:4906:4906))
        (PORT d[4] (6925:6925:6925) (7368:7368:7368))
        (PORT d[5] (4304:4304:4304) (4633:4633:4633))
        (PORT d[6] (5551:5551:5551) (5996:5996:5996))
        (PORT d[7] (4955:4955:4955) (5302:5302:5302))
        (PORT d[8] (6531:6531:6531) (6962:6962:6962))
        (PORT d[9] (6026:6026:6026) (6457:6457:6457))
        (PORT d[10] (5766:5766:5766) (6159:6159:6159))
        (PORT d[11] (6230:6230:6230) (6660:6660:6660))
        (PORT d[12] (4628:4628:4628) (4991:4991:4991))
        (PORT clk (2674:2674:2674) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5420:5420:5420) (5455:5455:5455))
        (PORT clk (2674:2674:2674) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2603:2603:2603))
        (PORT d[0] (5989:5989:5989) (6037:6037:6037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5382:5382:5382) (5740:5740:5740))
        (PORT d[1] (4366:4366:4366) (4704:4704:4704))
        (PORT d[2] (6760:6760:6760) (7178:7178:7178))
        (PORT d[3] (4586:4586:4586) (4907:4907:4907))
        (PORT d[4] (6901:6901:6901) (7340:7340:7340))
        (PORT d[5] (4306:4306:4306) (4634:4634:4634))
        (PORT d[6] (5553:5553:5553) (5997:5997:5997))
        (PORT d[7] (4957:4957:4957) (5303:5303:5303))
        (PORT d[8] (6533:6533:6533) (6963:6963:6963))
        (PORT d[9] (6028:6028:6028) (6458:6458:6458))
        (PORT d[10] (5768:5768:5768) (6160:6160:6160))
        (PORT d[11] (6232:6232:6232) (6661:6661:6661))
        (PORT d[12] (4630:4630:4630) (4992:4992:4992))
        (PORT clk (2632:2632:2632) (2523:2523:2523))
        (PORT ena (5802:5802:5802) (5988:5988:5988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2632:2632:2632) (2523:2523:2523))
        (PORT d[0] (5802:5802:5802) (5988:5988:5988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3770:3770:3770) (4036:4036:4036))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2304:2304:2304))
        (PORT d (88:88:88) (106:106:106))
        (PORT ena (2755:2755:2755) (2781:2781:2781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2177w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3805:3805:3805) (4084:4084:4084))
        (PORT datab (1669:1669:1669) (1676:1676:1676))
        (PORT datac (2099:2099:2099) (2042:2042:2042))
        (PORT datad (3722:3722:3722) (4012:4012:4012))
        (IOPATH dataa combout (379:379:379) (385:385:385))
        (IOPATH datab combout (363:363:363) (364:364:364))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4509:4509:4509))
        (PORT clk (2710:2710:2710) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5387:5387:5387))
        (PORT d[1] (5798:5798:5798) (6166:6166:6166))
        (PORT d[2] (6027:6027:6027) (6451:6451:6451))
        (PORT d[3] (5888:5888:5888) (6216:6216:6216))
        (PORT d[4] (5813:5813:5813) (6270:6270:6270))
        (PORT d[5] (5822:5822:5822) (6261:6261:6261))
        (PORT d[6] (5476:5476:5476) (5912:5912:5912))
        (PORT d[7] (5346:5346:5346) (5702:5702:5702))
        (PORT d[8] (6099:6099:6099) (6530:6530:6530))
        (PORT d[9] (5847:5847:5847) (6326:6326:6326))
        (PORT d[10] (5386:5386:5386) (5778:5778:5778))
        (PORT d[11] (4205:4205:4205) (4525:4525:4525))
        (PORT d[12] (4997:4997:4997) (5363:5363:5363))
        (PORT clk (2706:2706:2706) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5442:5442:5442))
        (PORT clk (2706:2706:2706) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2637:2637:2637))
        (PORT d[0] (6152:6152:6152) (6077:6077:6077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5003:5003:5003) (5355:5355:5355))
        (PORT d[1] (5474:5474:5474) (5865:5865:5865))
        (PORT d[2] (6383:6383:6383) (6788:6788:6788))
        (PORT d[3] (5890:5890:5890) (6217:6217:6217))
        (PORT d[4] (5849:5849:5849) (6290:6290:6290))
        (PORT d[5] (5824:5824:5824) (6262:6262:6262))
        (PORT d[6] (5478:5478:5478) (5913:5913:5913))
        (PORT d[7] (5348:5348:5348) (5703:5703:5703))
        (PORT d[8] (6101:6101:6101) (6531:6531:6531))
        (PORT d[9] (5849:5849:5849) (6327:6327:6327))
        (PORT d[10] (5388:5388:5388) (5779:5779:5779))
        (PORT d[11] (4207:4207:4207) (4526:4526:4526))
        (PORT d[12] (4999:4999:4999) (5364:5364:5364))
        (PORT clk (2664:2664:2664) (2557:2557:2557))
        (PORT ena (5413:5413:5413) (5621:5621:5621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2557:2557:2557))
        (PORT d[0] (5413:5413:5413) (5621:5621:5621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6167:6167:6167) (6176:6176:6176))
        (PORT datab (752:752:752) (768:768:768))
        (PORT datac (4172:4172:4172) (4163:4163:4163))
        (PORT datad (1327:1327:1327) (1331:1331:1331))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2137w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3810:3810:3810) (4089:4089:4089))
        (PORT datab (1660:1660:1660) (1669:1669:1669))
        (PORT datac (2102:2102:2102) (2044:2044:2044))
        (PORT datad (3727:3727:3727) (4017:4017:4017))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4604:4604:4604))
        (PORT clk (2745:2745:2745) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (5300:5300:5300))
        (PORT d[1] (5110:5110:5110) (5511:5511:5511))
        (PORT d[2] (7515:7515:7515) (8065:8065:8065))
        (PORT d[3] (5084:5084:5084) (5475:5475:5475))
        (PORT d[4] (7816:7816:7816) (8414:8414:8414))
        (PORT d[5] (5090:5090:5090) (5510:5510:5510))
        (PORT d[6] (5450:5450:5450) (5837:5837:5837))
        (PORT d[7] (4723:4723:4723) (5080:5080:5080))
        (PORT d[8] (6817:6817:6817) (7354:7354:7354))
        (PORT d[9] (6588:6588:6588) (7082:7082:7082))
        (PORT d[10] (5065:5065:5065) (5461:5461:5461))
        (PORT d[11] (6799:6799:6799) (7184:7184:7184))
        (PORT d[12] (6886:6886:6886) (7279:7279:7279))
        (PORT clk (2741:2741:2741) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4321:4321:4321) (4367:4367:4367))
        (PORT clk (2741:2741:2741) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2666:2666:2666))
        (PORT d[0] (4948:4948:4948) (5002:5002:5002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (5040:5040:5040))
        (PORT d[1] (5414:5414:5414) (5799:5799:5799))
        (PORT d[2] (7474:7474:7474) (8006:8006:8006))
        (PORT d[3] (5086:5086:5086) (5476:5476:5476))
        (PORT d[4] (7492:7492:7492) (8099:8099:8099))
        (PORT d[5] (5092:5092:5092) (5511:5511:5511))
        (PORT d[6] (5452:5452:5452) (5838:5838:5838))
        (PORT d[7] (4725:4725:4725) (5081:5081:5081))
        (PORT d[8] (6819:6819:6819) (7355:7355:7355))
        (PORT d[9] (6590:6590:6590) (7083:7083:7083))
        (PORT d[10] (5067:5067:5067) (5462:5462:5462))
        (PORT d[11] (6801:6801:6801) (7185:7185:7185))
        (PORT d[12] (6888:6888:6888) (7280:7280:7280))
        (PORT clk (2699:2699:2699) (2586:2586:2586))
        (PORT ena (6064:6064:6064) (6267:6267:6267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2586:2586:2586))
        (PORT d[0] (6064:6064:6064) (6267:6267:6267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3806:3806:3806) (4086:4086:4086))
        (PORT datab (1666:1666:1666) (1674:1674:1674))
        (PORT datac (2100:2100:2100) (2043:2043:2043))
        (PORT datad (3724:3724:3724) (4013:4013:4013))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (5158:5158:5158))
        (PORT clk (2694:2694:2694) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5271:5271:5271) (5603:5603:5603))
        (PORT d[1] (5447:5447:5447) (5830:5830:5830))
        (PORT d[2] (6378:6378:6378) (6800:6800:6800))
        (PORT d[3] (4332:4332:4332) (4671:4671:4671))
        (PORT d[4] (6539:6539:6539) (6966:6966:6966))
        (PORT d[5] (6159:6159:6159) (6593:6593:6593))
        (PORT d[6] (5539:5539:5539) (5987:5987:5987))
        (PORT d[7] (4988:4988:4988) (5349:5349:5349))
        (PORT d[8] (6139:6139:6139) (6567:6567:6567))
        (PORT d[9] (5680:5680:5680) (6100:6100:6100))
        (PORT d[10] (5468:5468:5468) (5869:5869:5869))
        (PORT d[11] (4561:4561:4561) (4886:4886:4886))
        (PORT d[12] (4653:4653:4653) (5024:5024:5024))
        (PORT clk (2690:2690:2690) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6067:6067:6067) (5877:5877:5877))
        (PORT clk (2690:2690:2690) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2619:2619:2619))
        (PORT d[0] (6694:6694:6694) (6512:6512:6512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4970:4970:4970) (5325:5325:5325))
        (PORT d[1] (5807:5807:5807) (6189:6189:6189))
        (PORT d[2] (6714:6714:6714) (7132:7132:7132))
        (PORT d[3] (4334:4334:4334) (4672:4672:4672))
        (PORT d[4] (6556:6556:6556) (6997:6997:6997))
        (PORT d[5] (6161:6161:6161) (6594:6594:6594))
        (PORT d[6] (5541:5541:5541) (5988:5988:5988))
        (PORT d[7] (4990:4990:4990) (5350:5350:5350))
        (PORT d[8] (6141:6141:6141) (6568:6568:6568))
        (PORT d[9] (5682:5682:5682) (6101:6101:6101))
        (PORT d[10] (5470:5470:5470) (5870:5870:5870))
        (PORT d[11] (4563:4563:4563) (4887:4887:4887))
        (PORT d[12] (4655:4655:4655) (5025:5025:5025))
        (PORT clk (2648:2648:2648) (2539:2539:2539))
        (PORT ena (5527:5527:5527) (5736:5736:5736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2539:2539:2539))
        (PORT d[0] (5527:5527:5527) (5736:5736:5736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6155:6155:6155) (6161:6161:6161))
        (PORT datab (4208:4208:4208) (4188:4188:4188))
        (PORT datac (2341:2341:2341) (2238:2238:2238))
        (PORT datad (1022:1022:1022) (1034:1034:1034))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2304:2304:2304))
        (PORT asdata (4022:4022:4022) (4278:4278:4278))
        (PORT ena (2755:2755:2755) (2781:2781:2781))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2147w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3807:3807:3807) (4087:4087:4087))
        (PORT datab (1664:1664:1664) (1673:1673:1673))
        (PORT datac (2101:2101:2101) (2043:2043:2043))
        (PORT datad (3725:3725:3725) (4014:4014:4014))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4595:4595:4595))
        (PORT clk (2727:2727:2727) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7202:7202:7202) (7644:7644:7644))
        (PORT d[1] (6197:6197:6197) (6585:6585:6585))
        (PORT d[2] (7094:7094:7094) (7644:7644:7644))
        (PORT d[3] (5436:5436:5436) (5813:5813:5813))
        (PORT d[4] (8261:8261:8261) (8871:8871:8871))
        (PORT d[5] (5837:5837:5837) (6246:6246:6246))
        (PORT d[6] (6073:6073:6073) (6435:6435:6435))
        (PORT d[7] (4703:4703:4703) (5059:5059:5059))
        (PORT d[8] (6426:6426:6426) (6976:6976:6976))
        (PORT d[9] (7279:7279:7279) (7762:7762:7762))
        (PORT d[10] (5064:5064:5064) (5464:5464:5464))
        (PORT d[11] (6450:6450:6450) (6843:6843:6843))
        (PORT d[12] (6189:6189:6189) (6595:6595:6595))
        (PORT clk (2723:2723:2723) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4235:4235:4235))
        (PORT clk (2723:2723:2723) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2656:2656:2656))
        (PORT d[0] (4866:4866:4866) (4870:4870:4870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6857:6857:6857) (7303:7303:7303))
        (PORT d[1] (6225:6225:6225) (6615:6615:6615))
        (PORT d[2] (7123:7123:7123) (7673:7673:7673))
        (PORT d[3] (5438:5438:5438) (5814:5814:5814))
        (PORT d[4] (8247:8247:8247) (8841:8841:8841))
        (PORT d[5] (5839:5839:5839) (6247:6247:6247))
        (PORT d[6] (6075:6075:6075) (6436:6436:6436))
        (PORT d[7] (4705:4705:4705) (5060:5060:5060))
        (PORT d[8] (6428:6428:6428) (6977:6977:6977))
        (PORT d[9] (7281:7281:7281) (7763:7763:7763))
        (PORT d[10] (5066:5066:5066) (5465:5465:5465))
        (PORT d[11] (6452:6452:6452) (6844:6844:6844))
        (PORT d[12] (6191:6191:6191) (6596:6596:6596))
        (PORT clk (2681:2681:2681) (2576:2576:2576))
        (PORT ena (6180:6180:6180) (6390:6390:6390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2576:2576:2576))
        (PORT d[0] (6180:6180:6180) (6390:6390:6390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2120w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3813:3813:3813) (4093:4093:4093))
        (PORT datab (1654:1654:1654) (1666:1666:1666))
        (PORT datac (2103:2103:2103) (2046:2046:2046))
        (PORT datad (3729:3729:3729) (4020:4020:4020))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (5146:5146:5146))
        (PORT clk (2701:2701:2701) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (4977:4977:4977))
        (PORT d[1] (5479:5479:5479) (5868:5868:5868))
        (PORT d[2] (6393:6393:6393) (6821:6821:6821))
        (PORT d[3] (4932:4932:4932) (5259:5259:5259))
        (PORT d[4] (6526:6526:6526) (6969:6969:6969))
        (PORT d[5] (6158:6158:6158) (6592:6592:6592))
        (PORT d[6] (5811:5811:5811) (6257:6257:6257))
        (PORT d[7] (4962:4962:4962) (5320:5320:5320))
        (PORT d[8] (6172:6172:6172) (6604:6604:6604))
        (PORT d[9] (5862:5862:5862) (6338:6338:6338))
        (PORT d[10] (5436:5436:5436) (5833:5833:5833))
        (PORT d[11] (4583:4583:4583) (4911:4911:4911))
        (PORT d[12] (4694:4694:4694) (5064:5064:5064))
        (PORT clk (2697:2697:2697) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8360:8360:8360) (8584:8584:8584))
        (PORT clk (2697:2697:2697) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2625:2625:2625))
        (PORT d[0] (8987:8987:8987) (9219:9219:9219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (5002:5002:5002))
        (PORT d[1] (5481:5481:5481) (5869:5869:5869))
        (PORT d[2] (6391:6391:6391) (6795:6795:6795))
        (PORT d[3] (4934:4934:4934) (5260:5260:5260))
        (PORT d[4] (6502:6502:6502) (6941:6941:6941))
        (PORT d[5] (6160:6160:6160) (6593:6593:6593))
        (PORT d[6] (5813:5813:5813) (6258:6258:6258))
        (PORT d[7] (4964:4964:4964) (5321:5321:5321))
        (PORT d[8] (6174:6174:6174) (6605:6605:6605))
        (PORT d[9] (5864:5864:5864) (6339:6339:6339))
        (PORT d[10] (5438:5438:5438) (5834:5834:5834))
        (PORT d[11] (4585:4585:4585) (4912:4912:4912))
        (PORT d[12] (4696:4696:4696) (5065:5065:5065))
        (PORT clk (2655:2655:2655) (2545:2545:2545))
        (PORT ena (5532:5532:5532) (5719:5719:5719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2545:2545:2545))
        (PORT d[0] (5532:5532:5532) (5719:5719:5719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2546:2546:2546))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6161:6161:6161) (6168:6168:6168))
        (PORT datab (4213:4213:4213) (4196:4196:4196))
        (PORT datac (1612:1612:1612) (1531:1531:1531))
        (PORT datad (1054:1054:1054) (1062:1062:1062))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (3993:3993:3993) (3967:3967:3967))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2187w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3805:3805:3805) (4085:4085:4085))
        (PORT datab (1668:1668:1668) (1675:1675:1675))
        (PORT datac (2100:2100:2100) (2043:2043:2043))
        (PORT datad (3723:3723:3723) (4012:4012:4012))
        (IOPATH dataa combout (360:360:360) (355:355:355))
        (IOPATH datab combout (390:390:390) (389:389:389))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4577:4577:4577))
        (PORT clk (2750:2750:2750) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5000:5000:5000) (5349:5349:5349))
        (PORT d[1] (5801:5801:5801) (6184:6184:6184))
        (PORT d[2] (7477:7477:7477) (8029:8029:8029))
        (PORT d[3] (5089:5089:5089) (5481:5481:5481))
        (PORT d[4] (8165:8165:8165) (8762:8762:8762))
        (PORT d[5] (5427:5427:5427) (5840:5840:5840))
        (PORT d[6] (6069:6069:6069) (6426:6426:6426))
        (PORT d[7] (4710:4710:4710) (5068:5068:5068))
        (PORT d[8] (6479:6479:6479) (7026:7026:7026))
        (PORT d[9] (6897:6897:6897) (7388:7388:7388))
        (PORT d[10] (5055:5055:5055) (5454:5454:5454))
        (PORT d[11] (6790:6790:6790) (7177:7177:7177))
        (PORT d[12] (6843:6843:6843) (7234:7234:7234))
        (PORT clk (2746:2746:2746) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6587:6587:6587) (6444:6444:6444))
        (PORT clk (2746:2746:2746) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2675:2675:2675))
        (PORT d[0] (7214:7214:7214) (7079:7079:7079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4681:4681:4681) (5040:5040:5040))
        (PORT d[1] (5829:5829:5829) (6213:6213:6213))
        (PORT d[2] (7453:7453:7453) (8001:8001:8001))
        (PORT d[3] (5091:5091:5091) (5482:5482:5482))
        (PORT d[4] (7865:7865:7865) (8470:8470:8470))
        (PORT d[5] (5429:5429:5429) (5841:5841:5841))
        (PORT d[6] (6071:6071:6071) (6427:6427:6427))
        (PORT d[7] (4712:4712:4712) (5069:5069:5069))
        (PORT d[8] (6481:6481:6481) (7027:7027:7027))
        (PORT d[9] (6899:6899:6899) (7389:7389:7389))
        (PORT d[10] (5057:5057:5057) (5455:5455:5455))
        (PORT d[11] (6792:6792:6792) (7178:7178:7178))
        (PORT d[12] (6845:6845:6845) (7235:7235:7235))
        (PORT clk (2704:2704:2704) (2595:2595:2595))
        (PORT ena (5760:5760:5760) (5974:5974:5974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2595:2595:2595))
        (PORT d[0] (5760:5760:5760) (5974:5974:5974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2167w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3810:3810:3810) (4090:4090:4090))
        (PORT datab (1658:1658:1658) (1668:1668:1668))
        (PORT datac (2102:2102:2102) (2045:2045:2045))
        (PORT datad (3728:3728:3728) (4018:4018:4018))
        (IOPATH dataa combout (354:354:354) (355:355:355))
        (IOPATH datab combout (353:353:353) (364:364:364))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4619:4619:4619))
        (PORT clk (2701:2701:2701) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7960:7960:7960) (8377:8377:8377))
        (PORT d[1] (6587:6587:6587) (6971:6971:6971))
        (PORT d[2] (7398:7398:7398) (7912:7912:7912))
        (PORT d[3] (7012:7012:7012) (7483:7483:7483))
        (PORT d[4] (8566:8566:8566) (9168:9168:9168))
        (PORT d[5] (5042:5042:5042) (5424:5424:5424))
        (PORT d[6] (6440:6440:6440) (6802:6802:6802))
        (PORT d[7] (7645:7645:7645) (8058:8058:8058))
        (PORT d[8] (6557:6557:6557) (7119:7119:7119))
        (PORT d[9] (7622:7622:7622) (8104:8104:8104))
        (PORT d[10] (4702:4702:4702) (5073:5073:5073))
        (PORT d[11] (6096:6096:6096) (6493:6493:6493))
        (PORT d[12] (5834:5834:5834) (6247:6247:6247))
        (PORT clk (2697:2697:2697) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5698:5698:5698) (5487:5487:5487))
        (PORT clk (2697:2697:2697) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2626:2626:2626))
        (PORT d[0] (6022:6022:6022) (5830:5830:5830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6493:6493:6493) (6945:6945:6945))
        (PORT d[1] (4815:4815:4815) (5203:5203:5203))
        (PORT d[2] (7363:7363:7363) (7889:7889:7889))
        (PORT d[3] (7014:7014:7014) (7484:7484:7484))
        (PORT d[4] (8551:8551:8551) (9137:9137:9137))
        (PORT d[5] (5044:5044:5044) (5425:5425:5425))
        (PORT d[6] (6442:6442:6442) (6803:6803:6803))
        (PORT d[7] (7647:7647:7647) (8059:8059:8059))
        (PORT d[8] (6559:6559:6559) (7120:7120:7120))
        (PORT d[9] (7624:7624:7624) (8105:8105:8105))
        (PORT d[10] (4704:4704:4704) (5074:5074:5074))
        (PORT d[11] (6098:6098:6098) (6494:6494:6494))
        (PORT d[12] (5836:5836:5836) (6248:6248:6248))
        (PORT clk (2655:2655:2655) (2546:2546:2546))
        (PORT ena (6463:6463:6463) (6672:6672:6672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2546:2546:2546))
        (PORT d[0] (6463:6463:6463) (6672:6672:6672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6164:6164:6164) (6172:6172:6172))
        (PORT datab (4216:4216:4216) (4200:4200:4200))
        (PORT datac (2182:2182:2182) (2173:2173:2173))
        (PORT datad (1294:1294:1294) (1226:1226:1226))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (278:278:278))
        (PORT datab (240:240:240) (268:268:268))
        (PORT datac (3998:3998:3998) (3974:3974:3974))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4547:4547:4547))
        (PORT clk (2737:2737:2737) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6477:6477:6477) (6928:6928:6928))
        (PORT d[1] (5933:5933:5933) (6384:6384:6384))
        (PORT d[2] (4433:4433:4433) (4779:4779:4779))
        (PORT d[3] (8705:8705:8705) (9342:9342:9342))
        (PORT d[4] (4566:4566:4566) (4904:4904:4904))
        (PORT d[5] (6489:6489:6489) (7034:7034:7034))
        (PORT d[6] (8176:8176:8176) (8765:8765:8765))
        (PORT d[7] (6895:6895:6895) (7345:7345:7345))
        (PORT d[8] (4336:4336:4336) (4671:4671:4671))
        (PORT d[9] (6097:6097:6097) (6497:6497:6497))
        (PORT d[10] (5383:5383:5383) (5774:5774:5774))
        (PORT d[11] (8375:8375:8375) (9016:9016:9016))
        (PORT d[12] (6307:6307:6307) (6796:6796:6796))
        (PORT clk (2733:2733:2733) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4157:4157:4157))
        (PORT clk (2733:2733:2733) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2658:2658:2658))
        (PORT d[0] (4865:4865:4865) (4792:4792:4792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6453:6453:6453) (6900:6900:6900))
        (PORT d[1] (5961:5961:5961) (6411:6411:6411))
        (PORT d[2] (4383:4383:4383) (4724:4724:4724))
        (PORT d[3] (8707:8707:8707) (9343:9343:9343))
        (PORT d[4] (5562:5562:5562) (5869:5869:5869))
        (PORT d[5] (6491:6491:6491) (7035:7035:7035))
        (PORT d[6] (8178:8178:8178) (8766:8766:8766))
        (PORT d[7] (6897:6897:6897) (7346:7346:7346))
        (PORT d[8] (4338:4338:4338) (4672:4672:4672))
        (PORT d[9] (6099:6099:6099) (6498:6498:6498))
        (PORT d[10] (5385:5385:5385) (5775:5775:5775))
        (PORT d[11] (8377:8377:8377) (9017:9017:9017))
        (PORT d[12] (6309:6309:6309) (6797:6797:6797))
        (PORT clk (2691:2691:2691) (2578:2578:2578))
        (PORT ena (3584:3584:3584) (3538:3538:3538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2578:2578:2578))
        (PORT d[0] (3584:3584:3584) (3538:3538:3538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (4075:4075:4075))
        (PORT clk (2762:2762:2762) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6218:6218:6218) (6676:6676:6676))
        (PORT d[1] (6167:6167:6167) (6598:6598:6598))
        (PORT d[2] (4592:4592:4592) (4902:4902:4902))
        (PORT d[3] (5285:5285:5285) (5645:5645:5645))
        (PORT d[4] (7774:7774:7774) (8279:8279:8279))
        (PORT d[5] (7054:7054:7054) (7592:7592:7592))
        (PORT d[6] (7904:7904:7904) (8502:8502:8502))
        (PORT d[7] (4705:4705:4705) (5069:5069:5069))
        (PORT d[8] (5036:5036:5036) (5382:5382:5382))
        (PORT d[9] (4508:4508:4508) (4823:4823:4823))
        (PORT d[10] (5797:5797:5797) (6227:6227:6227))
        (PORT d[11] (6629:6629:6629) (7137:7137:7137))
        (PORT d[12] (7480:7480:7480) (7989:7989:7989))
        (PORT clk (2758:2758:2758) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8019:8019:8019) (8171:8171:8171))
        (PORT clk (2758:2758:2758) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2686:2686:2686))
        (PORT d[0] (8646:8646:8646) (8806:8806:8806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6194:6194:6194) (6648:6648:6648))
        (PORT d[1] (6195:6195:6195) (6625:6625:6625))
        (PORT d[2] (4622:4622:4622) (4930:4930:4930))
        (PORT d[3] (5287:5287:5287) (5646:5646:5646))
        (PORT d[4] (7813:7813:7813) (8304:8304:8304))
        (PORT d[5] (7056:7056:7056) (7593:7593:7593))
        (PORT d[6] (7906:7906:7906) (8503:8503:8503))
        (PORT d[7] (4707:4707:4707) (5070:5070:5070))
        (PORT d[8] (5038:5038:5038) (5383:5383:5383))
        (PORT d[9] (4510:4510:4510) (4824:4824:4824))
        (PORT d[10] (5799:5799:5799) (6228:6228:6228))
        (PORT d[11] (6631:6631:6631) (7138:7138:7138))
        (PORT d[12] (7482:7482:7482) (7990:7990:7990))
        (PORT clk (2716:2716:2716) (2606:2606:2606))
        (PORT ena (2446:2446:2446) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2606:2606:2606))
        (PORT d[0] (2446:2446:2446) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2564:2564:2564) (2574:2574:2574))
        (PORT datab (1460:1460:1460) (1462:1462:1462))
        (PORT datac (5356:5356:5356) (5445:5445:5445))
        (PORT datad (2101:2101:2101) (2072:2072:2072))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4555:4555:4555))
        (PORT clk (2736:2736:2736) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6477:6477:6477) (6923:6923:6923))
        (PORT d[1] (5571:5571:5571) (6025:6025:6025))
        (PORT d[2] (4433:4433:4433) (4759:4759:4759))
        (PORT d[3] (8377:8377:8377) (9026:9026:9026))
        (PORT d[4] (4700:4700:4700) (5020:5020:5020))
        (PORT d[5] (6477:6477:6477) (7025:7025:7025))
        (PORT d[6] (7852:7852:7852) (8445:8445:8445))
        (PORT d[7] (6539:6539:6539) (6992:6992:6992))
        (PORT d[8] (4683:4683:4683) (5028:5028:5028))
        (PORT d[9] (6098:6098:6098) (6497:6497:6497))
        (PORT d[10] (5404:5404:5404) (5799:5799:5799))
        (PORT d[11] (8305:8305:8305) (8934:8934:8934))
        (PORT d[12] (6364:6364:6364) (6857:6857:6857))
        (PORT clk (2732:2732:2732) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3184:3184:3184))
        (PORT clk (2732:2732:2732) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2656:2656:2656))
        (PORT d[0] (3966:3966:3966) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6899:6899:6899))
        (PORT d[1] (5584:5584:5584) (6022:6022:6022))
        (PORT d[2] (4397:4397:4397) (4734:4734:4734))
        (PORT d[3] (8379:8379:8379) (9027:9027:9027))
        (PORT d[4] (4675:4675:4675) (4993:4993:4993))
        (PORT d[5] (6479:6479:6479) (7026:7026:7026))
        (PORT d[6] (7854:7854:7854) (8446:8446:8446))
        (PORT d[7] (6541:6541:6541) (6993:6993:6993))
        (PORT d[8] (4685:4685:4685) (5029:5029:5029))
        (PORT d[9] (6100:6100:6100) (6498:6498:6498))
        (PORT d[10] (5406:5406:5406) (5800:5800:5800))
        (PORT d[11] (8307:8307:8307) (8935:8935:8935))
        (PORT d[12] (6366:6366:6366) (6858:6858:6858))
        (PORT clk (2690:2690:2690) (2576:2576:2576))
        (PORT ena (3576:3576:3576) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2576:2576:2576))
        (PORT d[0] (3576:3576:3576) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4556:4556:4556))
        (PORT clk (2734:2734:2734) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6161:6161:6161) (6617:6617:6617))
        (PORT d[1] (5900:5900:5900) (6360:6360:6360))
        (PORT d[2] (4422:4422:4422) (4763:4763:4763))
        (PORT d[3] (8391:8391:8391) (9032:9032:9032))
        (PORT d[4] (4638:4638:4638) (4954:4954:4954))
        (PORT d[5] (6408:6408:6408) (6946:6946:6946))
        (PORT d[6] (5352:5352:5352) (5723:5723:5723))
        (PORT d[7] (6538:6538:6538) (6991:6991:6991))
        (PORT d[8] (4307:4307:4307) (4641:4641:4641))
        (PORT d[9] (6444:6444:6444) (6837:6837:6837))
        (PORT d[10] (5327:5327:5327) (5711:5711:5711))
        (PORT d[11] (7981:7981:7981) (8615:8615:8615))
        (PORT d[12] (6294:6294:6294) (6783:6783:6783))
        (PORT clk (2730:2730:2730) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4064:4064:4064))
        (PORT clk (2730:2730:2730) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2654:2654:2654))
        (PORT d[0] (4741:4741:4741) (4693:4693:4693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6147:6147:6147) (6586:6586:6586))
        (PORT d[1] (5582:5582:5582) (6021:6021:6021))
        (PORT d[2] (4398:4398:4398) (4736:4736:4736))
        (PORT d[3] (8393:8393:8393) (9033:9033:9033))
        (PORT d[4] (4320:4320:4320) (4640:4640:4640))
        (PORT d[5] (6410:6410:6410) (6947:6947:6947))
        (PORT d[6] (5354:5354:5354) (5724:5724:5724))
        (PORT d[7] (6540:6540:6540) (6992:6992:6992))
        (PORT d[8] (4309:4309:4309) (4642:4642:4642))
        (PORT d[9] (6446:6446:6446) (6838:6838:6838))
        (PORT d[10] (5329:5329:5329) (5712:5712:5712))
        (PORT d[11] (7983:7983:7983) (8616:8616:8616))
        (PORT d[12] (6296:6296:6296) (6784:6784:6784))
        (PORT clk (2688:2688:2688) (2574:2574:2574))
        (PORT ena (3205:3205:3205) (3175:3175:3175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2574:2574:2574))
        (PORT d[0] (3205:3205:3205) (3175:3175:3175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2563:2563:2563) (2573:2573:2573))
        (PORT datab (1736:1736:1736) (1727:1727:1727))
        (PORT datac (5355:5355:5355) (5443:5443:5443))
        (PORT datad (1632:1632:1632) (1617:1617:1617))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4533:4533:4533))
        (PORT clk (2739:2739:2739) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6815:6815:6815) (7235:7235:7235))
        (PORT d[1] (5972:5972:5972) (6424:6424:6424))
        (PORT d[2] (4393:4393:4393) (4733:4733:4733))
        (PORT d[3] (8743:8743:8743) (9379:9379:9379))
        (PORT d[4] (4877:4877:4877) (5205:5205:5205))
        (PORT d[5] (6459:6459:6459) (7001:7001:7001))
        (PORT d[6] (8190:8190:8190) (8778:8778:8778))
        (PORT d[7] (6872:6872:6872) (7316:7316:7316))
        (PORT d[8] (4352:4352:4352) (4709:4709:4709))
        (PORT d[9] (6086:6086:6086) (6488:6488:6488))
        (PORT d[10] (5416:5416:5416) (5807:5807:5807))
        (PORT d[11] (8360:8360:8360) (8997:8997:8997))
        (PORT d[12] (6674:6674:6674) (7159:7159:7159))
        (PORT clk (2735:2735:2735) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3286:3286:3286))
        (PORT clk (2735:2735:2735) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2660:2660:2660))
        (PORT d[0] (3757:3757:3757) (3624:3624:3624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6473:6473:6473) (6918:6918:6918))
        (PORT d[1] (5985:5985:5985) (6423:6423:6423))
        (PORT d[2] (4395:4395:4395) (4733:4733:4733))
        (PORT d[3] (8745:8745:8745) (9380:9380:9380))
        (PORT d[4] (4879:4879:4879) (5206:5206:5206))
        (PORT d[5] (6461:6461:6461) (7002:7002:7002))
        (PORT d[6] (8192:8192:8192) (8779:8779:8779))
        (PORT d[7] (6874:6874:6874) (7317:7317:7317))
        (PORT d[8] (4354:4354:4354) (4710:4710:4710))
        (PORT d[9] (6088:6088:6088) (6489:6489:6489))
        (PORT d[10] (5418:5418:5418) (5808:5808:5808))
        (PORT d[11] (8362:8362:8362) (8998:8998:8998))
        (PORT d[12] (6676:6676:6676) (7160:7160:7160))
        (PORT clk (2693:2693:2693) (2580:2580:2580))
        (PORT ena (3536:3536:3536) (3496:3496:3496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2580:2580:2580))
        (PORT d[0] (3536:3536:3536) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4489:4489:4489))
        (PORT clk (2739:2739:2739) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6821:6821:6821) (7266:7266:7266))
        (PORT d[1] (5947:5947:5947) (6399:6399:6399))
        (PORT d[2] (4376:4376:4376) (4694:4694:4694))
        (PORT d[3] (8744:8744:8744) (9380:9380:9380))
        (PORT d[4] (4518:4518:4518) (4856:4856:4856))
        (PORT d[5] (6838:6838:6838) (7380:7380:7380))
        (PORT d[6] (8191:8191:8191) (8778:8778:8778))
        (PORT d[7] (6873:6873:6873) (7317:7317:7317))
        (PORT d[8] (4361:4361:4361) (4699:4699:4699))
        (PORT d[9] (6075:6075:6075) (6474:6474:6474))
        (PORT d[10] (5058:5058:5058) (5453:5453:5453))
        (PORT d[11] (8331:8331:8331) (8962:8962:8962))
        (PORT d[12] (6743:6743:6743) (7232:7232:7232))
        (PORT clk (2735:2735:2735) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (2976:2976:2976))
        (PORT clk (2735:2735:2735) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2661:2661:2661))
        (PORT d[0] (3758:3758:3758) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6474:6474:6474) (6919:6919:6919))
        (PORT d[1] (5987:5987:5987) (6425:6425:6425))
        (PORT d[2] (4367:4367:4367) (4701:4701:4701))
        (PORT d[3] (8746:8746:8746) (9381:9381:9381))
        (PORT d[4] (4547:4547:4547) (4882:4882:4882))
        (PORT d[5] (6840:6840:6840) (7381:7381:7381))
        (PORT d[6] (8193:8193:8193) (8779:8779:8779))
        (PORT d[7] (6875:6875:6875) (7318:7318:7318))
        (PORT d[8] (4363:4363:4363) (4700:4700:4700))
        (PORT d[9] (6077:6077:6077) (6475:6475:6475))
        (PORT d[10] (5060:5060:5060) (5454:5454:5454))
        (PORT d[11] (8333:8333:8333) (8963:8963:8963))
        (PORT d[12] (6745:6745:6745) (7233:7233:7233))
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (PORT ena (2891:2891:2891) (2841:2841:2841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (PORT d[0] (2891:2891:2891) (2841:2841:2841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2577:2577:2577))
        (PORT datab (1383:1383:1383) (1382:1382:1382))
        (PORT datac (5360:5360:5360) (5449:5449:5449))
        (PORT datad (1042:1042:1042) (1054:1054:1054))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4215:4215:4215) (4516:4516:4516))
        (PORT clk (2739:2739:2739) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6886:6886:6886) (7335:7335:7335))
        (PORT d[1] (5921:5921:5921) (6371:6371:6371))
        (PORT d[2] (4690:4690:4690) (5013:5013:5013))
        (PORT d[3] (8705:8705:8705) (9346:9346:9346))
        (PORT d[4] (5215:5215:5215) (5532:5532:5532))
        (PORT d[5] (6877:6877:6877) (7422:7422:7422))
        (PORT d[6] (8189:8189:8189) (8776:8776:8776))
        (PORT d[7] (6863:6863:6863) (7308:7308:7308))
        (PORT d[8] (4338:4338:4338) (4680:4680:4680))
        (PORT d[9] (5739:5739:5739) (6143:6143:6143))
        (PORT d[10] (5732:5732:5732) (6117:6117:6117))
        (PORT d[11] (8761:8761:8761) (9394:9394:9394))
        (PORT d[12] (6686:6686:6686) (7171:7171:7171))
        (PORT clk (2735:2735:2735) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4419:4419:4419))
        (PORT clk (2735:2735:2735) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2662:2662:2662))
        (PORT d[0] (5149:5149:5149) (5054:5054:5054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6836:6836:6836) (7281:7281:7281))
        (PORT d[1] (5934:5934:5934) (6367:6367:6367))
        (PORT d[2] (4361:4361:4361) (4695:4695:4695))
        (PORT d[3] (8707:8707:8707) (9347:9347:9347))
        (PORT d[4] (4881:4881:4881) (5209:5209:5209))
        (PORT d[5] (6879:6879:6879) (7423:7423:7423))
        (PORT d[6] (8191:8191:8191) (8777:8777:8777))
        (PORT d[7] (6865:6865:6865) (7309:7309:7309))
        (PORT d[8] (4340:4340:4340) (4681:4681:4681))
        (PORT d[9] (5741:5741:5741) (6144:6144:6144))
        (PORT d[10] (5734:5734:5734) (6118:6118:6118))
        (PORT d[11] (8763:8763:8763) (9395:9395:9395))
        (PORT d[12] (6688:6688:6688) (7172:7172:7172))
        (PORT clk (2693:2693:2693) (2582:2582:2582))
        (PORT ena (2890:2890:2890) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2582:2582:2582))
        (PORT d[0] (2890:2890:2890) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4384:4384:4384))
        (PORT clk (2763:2763:2763) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6246:6246:6246) (6701:6701:6701))
        (PORT d[1] (6518:6518:6518) (6939:6939:6939))
        (PORT d[2] (4327:4327:4327) (4644:4644:4644))
        (PORT d[3] (4613:4613:4613) (4938:4938:4938))
        (PORT d[4] (7817:7817:7817) (8324:8324:8324))
        (PORT d[5] (7060:7060:7060) (7603:7603:7603))
        (PORT d[6] (7874:7874:7874) (8465:8465:8465))
        (PORT d[7] (4674:4674:4674) (5032:5032:5032))
        (PORT d[8] (5034:5034:5034) (5382:5382:5382))
        (PORT d[9] (4500:4500:4500) (4817:4817:4817))
        (PORT d[10] (5866:5866:5866) (6303:6303:6303))
        (PORT d[11] (6352:6352:6352) (6874:6874:6874))
        (PORT d[12] (7459:7459:7459) (7965:7965:7965))
        (PORT clk (2759:2759:2759) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (4995:4995:4995))
        (PORT clk (2759:2759:2759) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2687:2687:2687))
        (PORT d[0] (5358:5358:5358) (5296:5296:5296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6521:6521:6521) (6966:6966:6966))
        (PORT d[1] (6196:6196:6196) (6629:6629:6629))
        (PORT d[2] (4623:4623:4623) (4916:4916:4916))
        (PORT d[3] (4615:4615:4615) (4939:4939:4939))
        (PORT d[4] (7776:7776:7776) (8269:8269:8269))
        (PORT d[5] (7062:7062:7062) (7604:7604:7604))
        (PORT d[6] (7876:7876:7876) (8466:8466:8466))
        (PORT d[7] (4676:4676:4676) (5033:5033:5033))
        (PORT d[8] (5036:5036:5036) (5383:5383:5383))
        (PORT d[9] (4502:4502:4502) (4818:4818:4818))
        (PORT d[10] (5868:5868:5868) (6304:6304:6304))
        (PORT d[11] (6354:6354:6354) (6875:6875:6875))
        (PORT d[12] (7461:7461:7461) (7966:7966:7966))
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (PORT ena (2445:2445:2445) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (PORT d[0] (2445:2445:2445) (2346:2346:2346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2563:2563:2563) (2573:2573:2573))
        (PORT datab (1109:1109:1109) (1118:1118:1118))
        (PORT datac (5355:5355:5355) (5444:5444:5444))
        (PORT datad (2187:2187:2187) (2198:2198:2198))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2439:2439:2439))
        (PORT datab (239:239:239) (267:267:267))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2439:2439:2439))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (206:206:206) (231:231:231))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (403:403:403) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (4880:4880:4880))
        (PORT clk (2665:2665:2665) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (6642:6642:6642))
        (PORT d[1] (5214:5214:5214) (5637:5637:5637))
        (PORT d[2] (7526:7526:7526) (8084:8084:8084))
        (PORT d[3] (6215:6215:6215) (6655:6655:6655))
        (PORT d[4] (6721:6721:6721) (7278:7278:7278))
        (PORT d[5] (6619:6619:6619) (7056:7056:7056))
        (PORT d[6] (6741:6741:6741) (7273:7273:7273))
        (PORT d[7] (8093:8093:8093) (8564:8564:8564))
        (PORT d[8] (7860:7860:7860) (8376:8376:8376))
        (PORT d[9] (6910:6910:6910) (7419:7419:7419))
        (PORT d[10] (6252:6252:6252) (6727:6727:6727))
        (PORT d[11] (6355:6355:6355) (6842:6842:6842))
        (PORT d[12] (6238:6238:6238) (6683:6683:6683))
        (PORT clk (2661:2661:2661) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6647:6647:6647) (6636:6636:6636))
        (PORT clk (2661:2661:2661) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2586:2586:2586))
        (PORT d[0] (7274:7274:7274) (7271:7271:7271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6173:6173:6173) (6624:6624:6624))
        (PORT d[1] (5242:5242:5242) (5666:5666:5666))
        (PORT d[2] (7501:7501:7501) (8059:8059:8059))
        (PORT d[3] (6217:6217:6217) (6656:6656:6656))
        (PORT d[4] (6748:6748:6748) (7303:7303:7303))
        (PORT d[5] (6621:6621:6621) (7057:7057:7057))
        (PORT d[6] (6743:6743:6743) (7274:7274:7274))
        (PORT d[7] (8095:8095:8095) (8565:8565:8565))
        (PORT d[8] (7862:7862:7862) (8377:8377:8377))
        (PORT d[9] (6912:6912:6912) (7420:7420:7420))
        (PORT d[10] (6254:6254:6254) (6728:6728:6728))
        (PORT d[11] (6357:6357:6357) (6843:6843:6843))
        (PORT d[12] (6240:6240:6240) (6684:6684:6684))
        (PORT clk (2619:2619:2619) (2506:2506:2506))
        (PORT ena (5364:5364:5364) (5498:5498:5498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2506:2506:2506))
        (PORT d[0] (5364:5364:5364) (5498:5498:5498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4891:4891:4891))
        (PORT clk (2672:2672:2672) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6183:6183:6183) (6623:6623:6623))
        (PORT d[1] (5239:5239:5239) (5661:5661:5661))
        (PORT d[2] (7114:7114:7114) (7673:7673:7673))
        (PORT d[3] (6177:6177:6177) (6609:6609:6609))
        (PORT d[4] (7086:7086:7086) (7635:7635:7635))
        (PORT d[5] (6291:6291:6291) (6734:6734:6734))
        (PORT d[6] (6738:6738:6738) (7269:7269:7269))
        (PORT d[7] (8403:8403:8403) (8863:8863:8863))
        (PORT d[8] (7852:7852:7852) (8367:8367:8367))
        (PORT d[9] (6636:6636:6636) (7158:7158:7158))
        (PORT d[10] (6545:6545:6545) (7008:7008:7008))
        (PORT d[11] (6321:6321:6321) (6803:6803:6803))
        (PORT d[12] (6271:6271:6271) (6720:6720:6720))
        (PORT clk (2668:2668:2668) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5855:5855:5855) (5830:5830:5830))
        (PORT clk (2668:2668:2668) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2594:2594:2594))
        (PORT d[0] (6484:6484:6484) (6467:6467:6467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6150:6150:6150) (6605:6605:6605))
        (PORT d[1] (5267:5267:5267) (5691:5691:5691))
        (PORT d[2] (7143:7143:7143) (7704:7704:7704))
        (PORT d[3] (6179:6179:6179) (6610:6610:6610))
        (PORT d[4] (6735:6735:6735) (7293:7293:7293))
        (PORT d[5] (6293:6293:6293) (6735:6735:6735))
        (PORT d[6] (6740:6740:6740) (7270:7270:7270))
        (PORT d[7] (8405:8405:8405) (8864:8864:8864))
        (PORT d[8] (7854:7854:7854) (8368:8368:8368))
        (PORT d[9] (6638:6638:6638) (7159:7159:7159))
        (PORT d[10] (6547:6547:6547) (7009:7009:7009))
        (PORT d[11] (6323:6323:6323) (6804:6804:6804))
        (PORT d[12] (6273:6273:6273) (6721:6721:6721))
        (PORT clk (2626:2626:2626) (2514:2514:2514))
        (PORT ena (5305:5305:5305) (5444:5444:5444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2514:2514:2514))
        (PORT d[0] (5305:5305:5305) (5444:5444:5444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1087:1087:1087))
        (PORT datab (5759:5759:5759) (5751:5751:5751))
        (PORT datac (6143:6143:6143) (6293:6293:6293))
        (PORT datad (1007:1007:1007) (1015:1015:1015))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4848:4848:4848) (5203:5203:5203))
        (PORT clk (2680:2680:2680) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7972:7972:7972) (8420:8420:8420))
        (PORT d[1] (4842:4842:4842) (5249:5249:5249))
        (PORT d[2] (7566:7566:7566) (8128:8128:8128))
        (PORT d[3] (5475:5475:5475) (5929:5929:5929))
        (PORT d[4] (7359:7359:7359) (7890:7890:7890))
        (PORT d[5] (5125:5125:5125) (5540:5540:5540))
        (PORT d[6] (7055:7055:7055) (7576:7576:7576))
        (PORT d[7] (8151:8151:8151) (8627:8627:8627))
        (PORT d[8] (7033:7033:7033) (7588:7588:7588))
        (PORT d[9] (6275:6275:6275) (6752:6752:6752))
        (PORT d[10] (6562:6562:6562) (7025:7025:7025))
        (PORT d[11] (6376:6376:6376) (6866:6866:6866))
        (PORT d[12] (5909:5909:5909) (6360:6360:6360))
        (PORT clk (2676:2676:2676) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4624:4624:4624))
        (PORT clk (2676:2676:2676) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2602:2602:2602))
        (PORT d[0] (5330:5330:5330) (5304:5304:5304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7625:7625:7625) (8076:8076:8076))
        (PORT d[1] (4795:4795:4795) (5199:5199:5199))
        (PORT d[2] (7542:7542:7542) (8100:8100:8100))
        (PORT d[3] (5477:5477:5477) (5930:5930:5930))
        (PORT d[4] (7075:7075:7075) (7612:7612:7612))
        (PORT d[5] (5127:5127:5127) (5541:5541:5541))
        (PORT d[6] (7057:7057:7057) (7577:7577:7577))
        (PORT d[7] (8153:8153:8153) (8628:8628:8628))
        (PORT d[8] (7035:7035:7035) (7589:7589:7589))
        (PORT d[9] (6277:6277:6277) (6753:6753:6753))
        (PORT d[10] (6564:6564:6564) (7026:7026:7026))
        (PORT d[11] (6378:6378:6378) (6867:6867:6867))
        (PORT d[12] (5911:5911:5911) (6361:6361:6361))
        (PORT clk (2634:2634:2634) (2522:2522:2522))
        (PORT ena (5664:5664:5664) (5803:5803:5803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2522:2522:2522))
        (PORT d[0] (5664:5664:5664) (5803:5803:5803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4335:4335:4335))
        (PORT clk (2716:2716:2716) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6872:6872:6872) (7319:7319:7319))
        (PORT d[1] (6224:6224:6224) (6595:6595:6595))
        (PORT d[2] (7386:7386:7386) (7914:7914:7914))
        (PORT d[3] (5727:5727:5727) (6109:6109:6109))
        (PORT d[4] (8232:8232:8232) (8838:8838:8838))
        (PORT d[5] (5390:5390:5390) (5763:5763:5763))
        (PORT d[6] (6124:6124:6124) (6489:6489:6489))
        (PORT d[7] (7669:7669:7669) (8080:8080:8080))
        (PORT d[8] (6514:6514:6514) (7072:7072:7072))
        (PORT d[9] (7282:7282:7282) (7769:7769:7769))
        (PORT d[10] (5102:5102:5102) (5502:5502:5502))
        (PORT d[11] (6118:6118:6118) (6516:6516:6516))
        (PORT d[12] (6223:6223:6223) (6633:6633:6633))
        (PORT clk (2712:2712:2712) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6931:6931:6931) (6851:6851:6851))
        (PORT clk (2712:2712:2712) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2643:2643:2643))
        (PORT d[0] (7558:7558:7558) (7486:7486:7486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6538:6538:6538) (6984:6984:6984))
        (PORT d[1] (6240:6240:6240) (6628:6628:6628))
        (PORT d[2] (7388:7388:7388) (7915:7915:7915))
        (PORT d[3] (5729:5729:5729) (6110:6110:6110))
        (PORT d[4] (8617:8617:8617) (9218:9218:9218))
        (PORT d[5] (5392:5392:5392) (5764:5764:5764))
        (PORT d[6] (6126:6126:6126) (6490:6490:6490))
        (PORT d[7] (7671:7671:7671) (8081:8081:8081))
        (PORT d[8] (6516:6516:6516) (7073:7073:7073))
        (PORT d[9] (7284:7284:7284) (7770:7770:7770))
        (PORT d[10] (5104:5104:5104) (5503:5503:5503))
        (PORT d[11] (6120:6120:6120) (6517:6517:6517))
        (PORT d[12] (6225:6225:6225) (6634:6634:6634))
        (PORT clk (2670:2670:2670) (2563:2563:2563))
        (PORT ena (6511:6511:6511) (6717:6717:6717))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2563:2563:2563))
        (PORT d[0] (6511:6511:6511) (6717:6717:6717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1111:1111:1111))
        (PORT datab (5756:5756:5756) (5747:5747:5747))
        (PORT datac (6157:6157:6157) (6308:6308:6308))
        (PORT datad (1901:1901:1901) (1896:1896:1896))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4650:4650:4650))
        (PORT clk (2724:2724:2724) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6510:6510:6510) (6956:6956:6956))
        (PORT d[1] (6210:6210:6210) (6597:6597:6597))
        (PORT d[2] (6757:6757:6757) (7312:7312:7312))
        (PORT d[3] (5746:5746:5746) (6127:6127:6127))
        (PORT d[4] (8238:8238:8238) (8848:8848:8848))
        (PORT d[5] (5807:5807:5807) (6216:6216:6216))
        (PORT d[6] (6085:6085:6085) (6450:6450:6450))
        (PORT d[7] (7670:7670:7670) (8081:8081:8081))
        (PORT d[8] (6501:6501:6501) (7055:7055:7055))
        (PORT d[9] (5857:5857:5857) (6337:6337:6337))
        (PORT d[10] (5105:5105:5105) (5504:5504:5504))
        (PORT d[11] (6089:6089:6089) (6483:6483:6483))
        (PORT d[12] (6224:6224:6224) (6634:6634:6634))
        (PORT clk (2720:2720:2720) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (4019:4019:4019))
        (PORT clk (2720:2720:2720) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2649:2649:2649))
        (PORT d[0] (4657:4657:4657) (4646:4646:4646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (7014:7014:7014))
        (PORT d[1] (6186:6186:6186) (6570:6570:6570))
        (PORT d[2] (6733:6733:6733) (7285:7285:7285))
        (PORT d[3] (5748:5748:5748) (6128:6128:6128))
        (PORT d[4] (8606:8606:8606) (9209:9209:9209))
        (PORT d[5] (5809:5809:5809) (6217:6217:6217))
        (PORT d[6] (6087:6087:6087) (6451:6451:6451))
        (PORT d[7] (7672:7672:7672) (8082:8082:8082))
        (PORT d[8] (6503:6503:6503) (7056:7056:7056))
        (PORT d[9] (5859:5859:5859) (6338:6338:6338))
        (PORT d[10] (5107:5107:5107) (5505:5505:5505))
        (PORT d[11] (6091:6091:6091) (6484:6484:6484))
        (PORT d[12] (6226:6226:6226) (6635:6635:6635))
        (PORT clk (2678:2678:2678) (2569:2569:2569))
        (PORT ena (6125:6125:6125) (6341:6341:6341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2569:2569:2569))
        (PORT d[0] (6125:6125:6125) (6341:6341:6341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4570:4570:4570) (4926:4926:4926))
        (PORT clk (2673:2673:2673) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6173:6173:6173) (6616:6616:6616))
        (PORT d[1] (4815:4815:4815) (5204:5204:5204))
        (PORT d[2] (7538:7538:7538) (8100:8100:8100))
        (PORT d[3] (6187:6187:6187) (6625:6625:6625))
        (PORT d[4] (6774:6774:6774) (7329:7329:7329))
        (PORT d[5] (6624:6624:6624) (7059:7059:7059))
        (PORT d[6] (7054:7054:7054) (7575:7575:7575))
        (PORT d[7] (5803:5803:5803) (6219:6219:6219))
        (PORT d[8] (6742:6742:6742) (7303:7303:7303))
        (PORT d[9] (6949:6949:6949) (7463:7463:7463))
        (PORT d[10] (6227:6227:6227) (6699:6699:6699))
        (PORT d[11] (6354:6354:6354) (6840:6840:6840))
        (PORT d[12] (5488:5488:5488) (5923:5923:5923))
        (PORT clk (2669:2669:2669) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8014:8014:8014) (8170:8170:8170))
        (PORT clk (2669:2669:2669) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2595:2595:2595))
        (PORT d[0] (8641:8641:8641) (8805:8805:8805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6140:6140:6140) (6598:6598:6598))
        (PORT d[1] (5145:5145:5145) (5522:5522:5522))
        (PORT d[2] (7541:7541:7541) (8098:8098:8098))
        (PORT d[3] (6189:6189:6189) (6626:6626:6626))
        (PORT d[4] (6733:6733:6733) (7272:7272:7272))
        (PORT d[5] (6626:6626:6626) (7060:7060:7060))
        (PORT d[6] (7056:7056:7056) (7576:7576:7576))
        (PORT d[7] (5805:5805:5805) (6220:6220:6220))
        (PORT d[8] (6744:6744:6744) (7304:7304:7304))
        (PORT d[9] (6951:6951:6951) (7464:7464:7464))
        (PORT d[10] (6229:6229:6229) (6700:6700:6700))
        (PORT d[11] (6356:6356:6356) (6841:6841:6841))
        (PORT d[12] (5490:5490:5490) (5924:5924:5924))
        (PORT clk (2627:2627:2627) (2515:2515:2515))
        (PORT ena (5654:5654:5654) (5792:5792:5792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2515:2515:2515))
        (PORT d[0] (5654:5654:5654) (5792:5792:5792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6195:6195:6195) (6356:6356:6356))
        (PORT datab (5756:5756:5756) (5747:5747:5747))
        (PORT datac (1846:1846:1846) (1845:1845:1845))
        (PORT datad (998:998:998) (1004:1004:1004))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (270:270:270))
        (PORT datac (4462:4462:4462) (4504:4504:4504))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4915:4915:4915))
        (PORT clk (2697:2697:2697) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7934:7934:7934) (8369:8369:8369))
        (PORT d[1] (4866:4866:4866) (5260:5260:5260))
        (PORT d[2] (7828:7828:7828) (8382:8382:8382))
        (PORT d[3] (5824:5824:5824) (6267:6267:6267))
        (PORT d[4] (7089:7089:7089) (7644:7644:7644))
        (PORT d[5] (5474:5474:5474) (5881:5881:5881))
        (PORT d[6] (7361:7361:7361) (7880:7880:7880))
        (PORT d[7] (7757:7757:7757) (8233:8233:8233))
        (PORT d[8] (7087:7087:7087) (7647:7647:7647))
        (PORT d[9] (6258:6258:6258) (6734:6734:6734))
        (PORT d[10] (8300:8300:8300) (8750:8750:8750))
        (PORT d[11] (5994:5994:5994) (6487:6487:6487))
        (PORT d[12] (5866:5866:5866) (6318:6318:6318))
        (PORT clk (2693:2693:2693) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6413:6413:6413) (6186:6186:6186))
        (PORT clk (2693:2693:2693) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2618:2618:2618))
        (PORT d[0] (7040:7040:7040) (6821:6821:6821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7635:7635:7635) (8093:8093:8093))
        (PORT d[1] (4842:4842:4842) (5235:5235:5235))
        (PORT d[2] (7856:7856:7856) (8412:8412:8412))
        (PORT d[3] (5826:5826:5826) (6268:6268:6268))
        (PORT d[4] (7115:7115:7115) (7670:7670:7670))
        (PORT d[5] (5476:5476:5476) (5882:5882:5882))
        (PORT d[6] (7363:7363:7363) (7881:7881:7881))
        (PORT d[7] (7759:7759:7759) (8234:8234:8234))
        (PORT d[8] (7089:7089:7089) (7648:7648:7648))
        (PORT d[9] (6260:6260:6260) (6735:6735:6735))
        (PORT d[10] (8302:8302:8302) (8751:8751:8751))
        (PORT d[11] (5996:5996:5996) (6488:6488:6488))
        (PORT d[12] (5868:5868:5868) (6319:6319:6319))
        (PORT clk (2651:2651:2651) (2538:2538:2538))
        (PORT ena (6038:6038:6038) (6164:6164:6164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2538:2538:2538))
        (PORT d[0] (6038:6038:6038) (6164:6164:6164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (5304:5304:5304))
        (PORT clk (2721:2721:2721) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6787:6787:6787) (7227:7227:7227))
        (PORT d[1] (5226:5226:5226) (5650:5650:5650))
        (PORT d[2] (7098:7098:7098) (7648:7648:7648))
        (PORT d[3] (5490:5490:5490) (5890:5890:5890))
        (PORT d[4] (7099:7099:7099) (7647:7647:7647))
        (PORT d[5] (5540:5540:5540) (5986:5986:5986))
        (PORT d[6] (6346:6346:6346) (6868:6868:6868))
        (PORT d[7] (5100:5100:5100) (5513:5513:5513))
        (PORT d[8] (6771:6771:6771) (7300:7300:7300))
        (PORT d[9] (6653:6653:6653) (7160:7160:7160))
        (PORT d[10] (6218:6218:6218) (6683:6683:6683))
        (PORT d[11] (5093:5093:5093) (5500:5500:5500))
        (PORT d[12] (7259:7259:7259) (7686:7686:7686))
        (PORT clk (2717:2717:2717) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6989:6989:6989) (6888:6888:6888))
        (PORT clk (2717:2717:2717) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2645:2645:2645))
        (PORT d[0] (7616:7616:7616) (7523:7523:7523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6816:6816:6816) (7256:7256:7256))
        (PORT d[1] (5202:5202:5202) (5622:5622:5622))
        (PORT d[2] (7465:7465:7465) (8010:8010:8010))
        (PORT d[3] (5492:5492:5492) (5891:5891:5891))
        (PORT d[4] (7084:7084:7084) (7616:7616:7616))
        (PORT d[5] (5542:5542:5542) (5987:5987:5987))
        (PORT d[6] (6348:6348:6348) (6869:6869:6869))
        (PORT d[7] (5102:5102:5102) (5514:5514:5514))
        (PORT d[8] (6773:6773:6773) (7301:7301:7301))
        (PORT d[9] (6655:6655:6655) (7161:7161:7161))
        (PORT d[10] (6220:6220:6220) (6684:6684:6684))
        (PORT d[11] (5095:5095:5095) (5501:5501:5501))
        (PORT d[12] (7261:7261:7261) (7687:7687:7687))
        (PORT clk (2675:2675:2675) (2565:2565:2565))
        (PORT ena (4919:4919:4919) (5061:5061:5061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2565:2565:2565))
        (PORT d[0] (4919:4919:4919) (5061:5061:5061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5441:5441:5441) (5410:5410:5410))
        (PORT datab (5831:5831:5831) (5959:5959:5959))
        (PORT datac (950:950:950) (926:926:926))
        (PORT datad (1876:1876:1876) (1830:1830:1830))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (276:276:276))
        (PORT datab (240:240:240) (268:268:268))
        (PORT datac (4463:4463:4463) (4505:4505:4505))
        (PORT datad (1333:1333:1333) (1323:1323:1323))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4778:4778:4778))
        (PORT clk (2679:2679:2679) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5412:5412:5412) (5844:5844:5844))
        (PORT d[1] (5925:5925:5925) (6397:6397:6397))
        (PORT d[2] (6345:6345:6345) (6879:6879:6879))
        (PORT d[3] (6798:6798:6798) (7219:7219:7219))
        (PORT d[4] (6286:6286:6286) (6798:6798:6798))
        (PORT d[5] (5520:5520:5520) (5927:5927:5927))
        (PORT d[6] (5896:5896:5896) (6374:6374:6374))
        (PORT d[7] (5142:5142:5142) (5540:5540:5540))
        (PORT d[8] (6505:6505:6505) (7054:7054:7054))
        (PORT d[9] (6235:6235:6235) (6748:6748:6748))
        (PORT d[10] (6202:6202:6202) (6680:6680:6680))
        (PORT d[11] (6905:6905:6905) (7334:7334:7334))
        (PORT d[12] (5720:5720:5720) (6151:6151:6151))
        (PORT clk (2675:2675:2675) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4138:4138:4138))
        (PORT clk (2675:2675:2675) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2599:2599:2599))
        (PORT d[0] (4735:4735:4735) (4773:4773:4773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5440:5440:5440) (5869:5869:5869))
        (PORT d[1] (5979:5979:5979) (6449:6449:6449))
        (PORT d[2] (6347:6347:6347) (6880:6880:6880))
        (PORT d[3] (6800:6800:6800) (7220:7220:7220))
        (PORT d[4] (6279:6279:6279) (6802:6802:6802))
        (PORT d[5] (5522:5522:5522) (5928:5928:5928))
        (PORT d[6] (5898:5898:5898) (6375:6375:6375))
        (PORT d[7] (5144:5144:5144) (5541:5541:5541))
        (PORT d[8] (6507:6507:6507) (7055:7055:7055))
        (PORT d[9] (6237:6237:6237) (6749:6749:6749))
        (PORT d[10] (6204:6204:6204) (6681:6681:6681))
        (PORT d[11] (6907:6907:6907) (7335:7335:7335))
        (PORT d[12] (5722:5722:5722) (6152:6152:6152))
        (PORT clk (2633:2633:2633) (2519:2519:2519))
        (PORT ena (4512:4512:4512) (4631:4631:4631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2519:2519:2519))
        (PORT d[0] (4512:4512:4512) (4631:4631:4631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2520:2520:2520))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4513:4513:4513) (4864:4864:4864))
        (PORT clk (2687:2687:2687) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6445:6445:6445) (6897:6897:6897))
        (PORT d[1] (5559:5559:5559) (5973:5973:5973))
        (PORT d[2] (7151:7151:7151) (7717:7717:7717))
        (PORT d[3] (5127:5127:5127) (5520:5520:5520))
        (PORT d[4] (6602:6602:6602) (7141:7141:7141))
        (PORT d[5] (6279:6279:6279) (6718:6718:6718))
        (PORT d[6] (6735:6735:6735) (7267:7267:7267))
        (PORT d[7] (6180:6180:6180) (6594:6594:6594))
        (PORT d[8] (7023:7023:7023) (7572:7572:7572))
        (PORT d[9] (6624:6624:6624) (7149:7149:7149))
        (PORT d[10] (5880:5880:5880) (6360:6360:6360))
        (PORT d[11] (5084:5084:5084) (5487:5487:5487))
        (PORT d[12] (6599:6599:6599) (7043:7043:7043))
        (PORT clk (2683:2683:2683) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8004:8004:8004) (8176:8176:8176))
        (PORT clk (2683:2683:2683) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2609:2609:2609))
        (PORT d[0] (8631:8631:8631) (8811:8811:8811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2610:2610:2610))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6474:6474:6474) (6922:6922:6922))
        (PORT d[1] (5216:5216:5216) (5640:5640:5640))
        (PORT d[2] (7126:7126:7126) (7689:7689:7689))
        (PORT d[3] (5129:5129:5129) (5521:5521:5521))
        (PORT d[4] (6632:6632:6632) (7166:7166:7166))
        (PORT d[5] (6281:6281:6281) (6719:6719:6719))
        (PORT d[6] (6737:6737:6737) (7268:7268:7268))
        (PORT d[7] (6182:6182:6182) (6595:6595:6595))
        (PORT d[8] (7025:7025:7025) (7573:7573:7573))
        (PORT d[9] (6626:6626:6626) (7150:7150:7150))
        (PORT d[10] (5882:5882:5882) (6361:6361:6361))
        (PORT d[11] (5086:5086:5086) (5488:5488:5488))
        (PORT d[12] (6601:6601:6601) (7044:7044:7044))
        (PORT clk (2641:2641:2641) (2529:2529:2529))
        (PORT ena (5007:5007:5007) (5146:5146:5146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2529:2529:2529))
        (PORT d[0] (5007:5007:5007) (5146:5146:5146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6194:6194:6194) (6355:6355:6355))
        (PORT datab (5756:5756:5756) (5747:5747:5747))
        (PORT datac (1670:1670:1670) (1586:1586:1586))
        (PORT datad (1018:1018:1018) (1018:1018:1018))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4761:4761:4761))
        (PORT clk (2665:2665:2665) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5444:5444:5444) (5872:5872:5872))
        (PORT d[1] (5952:5952:5952) (6434:6434:6434))
        (PORT d[2] (6705:6705:6705) (7232:7232:7232))
        (PORT d[3] (6727:6727:6727) (7146:7146:7146))
        (PORT d[4] (6281:6281:6281) (6806:6806:6806))
        (PORT d[5] (5536:5536:5536) (5950:5950:5950))
        (PORT d[6] (5908:5908:5908) (6387:6387:6387))
        (PORT d[7] (5523:5523:5523) (5920:5920:5920))
        (PORT d[8] (6828:6828:6828) (7369:7369:7369))
        (PORT d[9] (6593:6593:6593) (7095:7095:7095))
        (PORT d[10] (6229:6229:6229) (6668:6668:6668))
        (PORT d[11] (6509:6509:6509) (6937:6937:6937))
        (PORT d[12] (5782:5782:5782) (6217:6217:6217))
        (PORT clk (2661:2661:2661) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4490:4490:4490))
        (PORT clk (2661:2661:2661) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2586:2586:2586))
        (PORT d[0] (5067:5067:5067) (5125:5125:5125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5463:5463:5463) (5905:5905:5905))
        (PORT d[1] (5928:5928:5928) (6406:6406:6406))
        (PORT d[2] (6707:6707:6707) (7233:7233:7233))
        (PORT d[3] (6729:6729:6729) (7147:7147:7147))
        (PORT d[4] (6311:6311:6311) (6835:6835:6835))
        (PORT d[5] (5538:5538:5538) (5951:5951:5951))
        (PORT d[6] (5910:5910:5910) (6388:6388:6388))
        (PORT d[7] (5525:5525:5525) (5921:5921:5921))
        (PORT d[8] (6830:6830:6830) (7370:7370:7370))
        (PORT d[9] (6595:6595:6595) (7096:7096:7096))
        (PORT d[10] (6231:6231:6231) (6669:6669:6669))
        (PORT d[11] (6511:6511:6511) (6938:6938:6938))
        (PORT d[12] (5784:5784:5784) (6218:6218:6218))
        (PORT clk (2619:2619:2619) (2506:2506:2506))
        (PORT ena (4877:4877:4877) (4985:4985:4985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2506:2506:2506))
        (PORT d[0] (4877:4877:4877) (4985:4985:4985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4810:4810:4810) (5156:5156:5156))
        (PORT clk (2695:2695:2695) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6815:6815:6815) (7262:7262:7262))
        (PORT d[1] (5166:5166:5166) (5584:5584:5584))
        (PORT d[2] (7083:7083:7083) (7640:7640:7640))
        (PORT d[3] (5029:5029:5029) (5419:5419:5419))
        (PORT d[4] (6719:6719:6719) (7274:7274:7274))
        (PORT d[5] (6269:6269:6269) (6707:6707:6707))
        (PORT d[6] (6416:6416:6416) (6956:6956:6956))
        (PORT d[7] (6532:6532:6532) (6947:6947:6947))
        (PORT d[8] (7465:7465:7465) (7982:7982:7982))
        (PORT d[9] (6583:6583:6583) (7103:7103:7103))
        (PORT d[10] (6172:6172:6172) (6634:6634:6634))
        (PORT d[11] (5083:5083:5083) (5486:5486:5486))
        (PORT d[12] (6632:6632:6632) (7076:7076:7076))
        (PORT clk (2691:2691:2691) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7332:7332:7332) (7287:7287:7287))
        (PORT clk (2691:2691:2691) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2616:2616:2616))
        (PORT d[0] (7959:7959:7959) (7922:7922:7922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6816:6816:6816) (7268:7268:7268))
        (PORT d[1] (5168:5168:5168) (5585:5585:5585))
        (PORT d[2] (7111:7111:7111) (7670:7670:7670))
        (PORT d[3] (5031:5031:5031) (5420:5420:5420))
        (PORT d[4] (7030:7030:7030) (7553:7553:7553))
        (PORT d[5] (6271:6271:6271) (6708:6708:6708))
        (PORT d[6] (6418:6418:6418) (6957:6957:6957))
        (PORT d[7] (6534:6534:6534) (6948:6948:6948))
        (PORT d[8] (7467:7467:7467) (7983:7983:7983))
        (PORT d[9] (6585:6585:6585) (7104:7104:7104))
        (PORT d[10] (6174:6174:6174) (6635:6635:6635))
        (PORT d[11] (5085:5085:5085) (5487:5487:5487))
        (PORT d[12] (6634:6634:6634) (7077:7077:7077))
        (PORT clk (2649:2649:2649) (2536:2536:2536))
        (PORT ena (4950:4950:4950) (5100:5100:5100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2536:2536:2536))
        (PORT d[0] (4950:4950:4950) (5100:5100:5100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1565:1565:1565))
        (PORT datab (5758:5758:5758) (5749:5749:5749))
        (PORT datac (6148:6148:6148) (6298:6298:6298))
        (PORT datad (1029:1029:1029) (1032:1032:1032))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (265:265:265))
        (PORT datac (4463:4463:4463) (4505:4505:4505))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4838:4838:4838) (5175:5175:5175))
        (PORT clk (2708:2708:2708) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6801:6801:6801) (7247:7247:7247))
        (PORT d[1] (5171:5171:5171) (5586:5586:5586))
        (PORT d[2] (7006:7006:7006) (7547:7547:7547))
        (PORT d[3] (5169:5169:5169) (5581:5581:5581))
        (PORT d[4] (6771:6771:6771) (7326:7326:7326))
        (PORT d[5] (5905:5905:5905) (6348:6348:6348))
        (PORT d[6] (6403:6403:6403) (6945:6945:6945))
        (PORT d[7] (6515:6515:6515) (6925:6925:6925))
        (PORT d[8] (6731:6731:6731) (7261:7261:7261))
        (PORT d[9] (6659:6659:6659) (7167:7167:7167))
        (PORT d[10] (5856:5856:5856) (6333:6333:6333))
        (PORT d[11] (5064:5064:5064) (5466:5466:5466))
        (PORT d[12] (7001:7001:7001) (7449:7449:7449))
        (PORT clk (2704:2704:2704) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6355:6355:6355) (6353:6353:6353))
        (PORT clk (2704:2704:2704) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2628:2628:2628))
        (PORT d[0] (6924:6924:6924) (6936:6936:6936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6829:6829:6829) (7277:7277:7277))
        (PORT d[1] (5199:5199:5199) (5616:5616:5616))
        (PORT d[2] (7026:7026:7026) (7577:7577:7577))
        (PORT d[3] (5171:5171:5171) (5582:5582:5582))
        (PORT d[4] (6758:6758:6758) (7297:7297:7297))
        (PORT d[5] (5907:5907:5907) (6349:6349:6349))
        (PORT d[6] (6405:6405:6405) (6946:6946:6946))
        (PORT d[7] (6517:6517:6517) (6926:6926:6926))
        (PORT d[8] (6733:6733:6733) (7262:7262:7262))
        (PORT d[9] (6661:6661:6661) (7168:7168:7168))
        (PORT d[10] (5858:5858:5858) (6334:6334:6334))
        (PORT d[11] (5066:5066:5066) (5467:5467:5467))
        (PORT d[12] (7003:7003:7003) (7450:7450:7450))
        (PORT clk (2662:2662:2662) (2548:2548:2548))
        (PORT ena (4943:4943:4943) (5065:5065:5065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2548:2548:2548))
        (PORT d[0] (4943:4943:4943) (5065:5065:5065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4480:4480:4480) (4811:4811:4811))
        (PORT clk (2679:2679:2679) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8259:8259:8259) (8696:8696:8696))
        (PORT d[1] (5200:5200:5200) (5626:5626:5626))
        (PORT d[2] (7139:7139:7139) (7700:7700:7700))
        (PORT d[3] (5127:5127:5127) (5534:5534:5534))
        (PORT d[4] (7038:7038:7038) (7582:7582:7582))
        (PORT d[5] (6312:6312:6312) (6752:6752:6752))
        (PORT d[6] (6736:6736:6736) (7268:7268:7268))
        (PORT d[7] (6147:6147:6147) (6561:6561:6561))
        (PORT d[8] (7476:7476:7476) (7993:7993:7993))
        (PORT d[9] (6603:6603:6603) (7124:7124:7124))
        (PORT d[10] (6233:6233:6233) (6707:6707:6707))
        (PORT d[11] (6691:6691:6691) (7169:7169:7169))
        (PORT d[12] (5517:5517:5517) (5956:5956:5956))
        (PORT clk (2675:2675:2675) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (5476:5476:5476))
        (PORT clk (2675:2675:2675) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2601:2601:2601))
        (PORT d[0] (6141:6141:6141) (6107:6107:6107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2602:2602:2602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8261:8261:8261) (8697:8697:8697))
        (PORT d[1] (5166:5166:5166) (5544:5544:5544))
        (PORT d[2] (7141:7141:7141) (7702:7702:7702))
        (PORT d[3] (5129:5129:5129) (5535:5535:5535))
        (PORT d[4] (6707:6707:6707) (7244:7244:7244))
        (PORT d[5] (6314:6314:6314) (6753:6753:6753))
        (PORT d[6] (6738:6738:6738) (7269:7269:7269))
        (PORT d[7] (6149:6149:6149) (6562:6562:6562))
        (PORT d[8] (7478:7478:7478) (7994:7994:7994))
        (PORT d[9] (6605:6605:6605) (7125:7125:7125))
        (PORT d[10] (6235:6235:6235) (6708:6708:6708))
        (PORT d[11] (6693:6693:6693) (7170:7170:7170))
        (PORT d[12] (5519:5519:5519) (5957:5957:5957))
        (PORT clk (2633:2633:2633) (2521:2521:2521))
        (PORT ena (5295:5295:5295) (5434:5434:5434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2521:2521:2521))
        (PORT d[0] (5295:5295:5295) (5434:5434:5434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2522:2522:2522))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1082:1082:1082))
        (PORT datab (5758:5758:5758) (5750:5750:5750))
        (PORT datac (6145:6145:6145) (6295:6295:6295))
        (PORT datad (747:747:747) (757:757:757))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4104:4104:4104) (4431:4431:4431))
        (PORT clk (2657:2657:2657) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6105:6105:6105) (6532:6532:6532))
        (PORT d[1] (5934:5934:5934) (6417:6417:6417))
        (PORT d[2] (6305:6305:6305) (6838:6838:6838))
        (PORT d[3] (6474:6474:6474) (6904:6904:6904))
        (PORT d[4] (6596:6596:6596) (7093:7093:7093))
        (PORT d[5] (5495:5495:5495) (5905:5905:5905))
        (PORT d[6] (6260:6260:6260) (6735:6735:6735))
        (PORT d[7] (5520:5520:5520) (5917:5917:5917))
        (PORT d[8] (6830:6830:6830) (7370:7370:7370))
        (PORT d[9] (6633:6633:6633) (7136:7136:7136))
        (PORT d[10] (6193:6193:6193) (6631:6631:6631))
        (PORT d[11] (6546:6546:6546) (6981:6981:6981))
        (PORT d[12] (5424:5424:5424) (5865:5865:5865))
        (PORT clk (2653:2653:2653) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7431:7431:7431) (7155:7155:7155))
        (PORT clk (2653:2653:2653) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2577:2577:2577))
        (PORT d[0] (8058:8058:8058) (7790:7790:7790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6434:6434:6434) (6847:6847:6847))
        (PORT d[1] (5936:5936:5936) (6418:6418:6418))
        (PORT d[2] (6307:6307:6307) (6839:6839:6839))
        (PORT d[3] (6476:6476:6476) (6905:6905:6905))
        (PORT d[4] (6589:6589:6589) (7097:7097:7097))
        (PORT d[5] (5497:5497:5497) (5906:5906:5906))
        (PORT d[6] (6262:6262:6262) (6736:6736:6736))
        (PORT d[7] (5522:5522:5522) (5918:5918:5918))
        (PORT d[8] (6832:6832:6832) (7371:7371:7371))
        (PORT d[9] (6635:6635:6635) (7137:7137:7137))
        (PORT d[10] (6195:6195:6195) (6632:6632:6632))
        (PORT d[11] (6548:6548:6548) (6982:6982:6982))
        (PORT d[12] (5426:5426:5426) (5866:5866:5866))
        (PORT clk (2611:2611:2611) (2497:2497:2497))
        (PORT ena (4885:4885:4885) (4991:4991:4991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2611:2611:2611) (2497:2497:2497))
        (PORT d[0] (4885:4885:4885) (4991:4991:4991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2612:2612:2612) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2612:2612:2612) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2612:2612:2612) (2498:2498:2498))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4878:4878:4878))
        (PORT clk (2701:2701:2701) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6901:6901:6901))
        (PORT d[1] (5148:5148:5148) (5563:5563:5563))
        (PORT d[2] (6788:6788:6788) (7351:7351:7351))
        (PORT d[3] (5158:5158:5158) (5567:5567:5567))
        (PORT d[4] (6732:6732:6732) (7290:7290:7290))
        (PORT d[5] (5879:5879:5879) (6319:6319:6319))
        (PORT d[6] (6415:6415:6415) (6955:6955:6955))
        (PORT d[7] (6483:6483:6483) (6888:6888:6888))
        (PORT d[8] (7114:7114:7114) (7635:7635:7635))
        (PORT d[9] (6580:6580:6580) (7107:7107:7107))
        (PORT d[10] (5871:5871:5871) (6350:6350:6350))
        (PORT d[11] (5073:5073:5073) (5479:5479:5479))
        (PORT d[12] (6933:6933:6933) (7372:7372:7372))
        (PORT clk (2697:2697:2697) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7319:7319:7319) (7202:7202:7202))
        (PORT clk (2697:2697:2697) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2622:2622:2622))
        (PORT d[0] (7611:7611:7611) (7511:7511:7511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6801:6801:6801) (7247:7247:7247))
        (PORT d[1] (5204:5204:5204) (5620:5620:5620))
        (PORT d[2] (6737:6737:6737) (7295:7295:7295))
        (PORT d[3] (5160:5160:5160) (5568:5568:5568))
        (PORT d[4] (6734:6734:6734) (7291:7291:7291))
        (PORT d[5] (5881:5881:5881) (6320:6320:6320))
        (PORT d[6] (6417:6417:6417) (6956:6956:6956))
        (PORT d[7] (6485:6485:6485) (6889:6889:6889))
        (PORT d[8] (7116:7116:7116) (7636:7636:7636))
        (PORT d[9] (6582:6582:6582) (7108:7108:7108))
        (PORT d[10] (5873:5873:5873) (6351:6351:6351))
        (PORT d[11] (5075:5075:5075) (5480:5480:5480))
        (PORT d[12] (6935:6935:6935) (7373:7373:7373))
        (PORT clk (2655:2655:2655) (2542:2542:2542))
        (PORT ena (4938:4938:4938) (5084:5084:5084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2542:2542:2542))
        (PORT d[0] (4938:4938:4938) (5084:5084:5084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1299:1299:1299))
        (PORT datab (5757:5757:5757) (5748:5748:5748))
        (PORT datac (6152:6152:6152) (6304:6304:6304))
        (PORT datad (1064:1064:1064) (1072:1072:1072))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (4462:4462:4462) (4504:4504:4504))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (770:770:770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4722:4722:4722))
        (PORT clk (2733:2733:2733) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7211:7211:7211) (7654:7654:7654))
        (PORT d[1] (6182:6182:6182) (6568:6568:6568))
        (PORT d[2] (7108:7108:7108) (7659:7659:7659))
        (PORT d[3] (5435:5435:5435) (5812:5812:5812))
        (PORT d[4] (8224:8224:8224) (8830:8830:8830))
        (PORT d[5] (5827:5827:5827) (6236:6236:6236))
        (PORT d[6] (5749:5749:5749) (6118:6118:6118))
        (PORT d[7] (4721:4721:4721) (5082:5082:5082))
        (PORT d[8] (6488:6488:6488) (7036:7036:7036))
        (PORT d[9] (7270:7270:7270) (7755:7755:7755))
        (PORT d[10] (5081:5081:5081) (5480:5480:5480))
        (PORT d[11] (6492:6492:6492) (6887:6887:6887))
        (PORT d[12] (6553:6553:6553) (6955:6955:6955))
        (PORT clk (2729:2729:2729) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4016:4016:4016) (4045:4045:4045))
        (PORT clk (2729:2729:2729) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2661:2661:2661))
        (PORT d[0] (4643:4643:4643) (4680:4680:4680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7197:7197:7197) (7623:7623:7623))
        (PORT d[1] (6158:6158:6158) (6540:6540:6540))
        (PORT d[2] (7110:7110:7110) (7660:7660:7660))
        (PORT d[3] (5437:5437:5437) (5813:5813:5813))
        (PORT d[4] (8557:8557:8557) (9153:9153:9153))
        (PORT d[5] (5829:5829:5829) (6237:6237:6237))
        (PORT d[6] (5751:5751:5751) (6119:6119:6119))
        (PORT d[7] (4723:4723:4723) (5083:5083:5083))
        (PORT d[8] (6490:6490:6490) (7037:7037:7037))
        (PORT d[9] (7272:7272:7272) (7756:7756:7756))
        (PORT d[10] (5083:5083:5083) (5481:5481:5481))
        (PORT d[11] (6494:6494:6494) (6888:6888:6888))
        (PORT d[12] (6555:6555:6555) (6956:6956:6956))
        (PORT clk (2687:2687:2687) (2581:2581:2581))
        (PORT ena (6112:6112:6112) (6328:6328:6328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2581:2581:2581))
        (PORT d[0] (6112:6112:6112) (6328:6328:6328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4464:4464:4464) (4794:4794:4794))
        (PORT clk (2716:2716:2716) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6785:6785:6785) (7225:7225:7225))
        (PORT d[1] (5190:5190:5190) (5614:5614:5614))
        (PORT d[2] (7070:7070:7070) (7622:7622:7622))
        (PORT d[3] (5154:5154:5154) (5566:5566:5566))
        (PORT d[4] (7091:7091:7091) (7641:7641:7641))
        (PORT d[5] (5854:5854:5854) (6291:6291:6291))
        (PORT d[6] (6280:6280:6280) (6807:6807:6807))
        (PORT d[7] (6845:6845:6845) (7248:7248:7248))
        (PORT d[8] (6674:6674:6674) (7191:7191:7191))
        (PORT d[9] (6652:6652:6652) (7158:7158:7158))
        (PORT d[10] (6172:6172:6172) (6653:6653:6653))
        (PORT d[11] (5054:5054:5054) (5455:5455:5455))
        (PORT d[12] (6986:6986:6986) (7428:7428:7428))
        (PORT clk (2712:2712:2712) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7751:7751:7751) (7743:7743:7743))
        (PORT clk (2712:2712:2712) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
        (PORT d[0] (8378:8378:8378) (8378:8378:8378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6814:6814:6814) (7254:7254:7254))
        (PORT d[1] (5511:5511:5511) (5924:5924:5924))
        (PORT d[2] (7098:7098:7098) (7648:7648:7648))
        (PORT d[3] (5156:5156:5156) (5567:5567:5567))
        (PORT d[4] (6714:6714:6714) (7261:7261:7261))
        (PORT d[5] (5856:5856:5856) (6292:6292:6292))
        (PORT d[6] (6282:6282:6282) (6808:6808:6808))
        (PORT d[7] (6847:6847:6847) (7249:7249:7249))
        (PORT d[8] (6676:6676:6676) (7192:7192:7192))
        (PORT d[9] (6654:6654:6654) (7159:7159:7159))
        (PORT d[10] (6174:6174:6174) (6654:6654:6654))
        (PORT d[11] (5056:5056:5056) (5456:5456:5456))
        (PORT d[12] (6988:6988:6988) (7429:7429:7429))
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (PORT ena (4912:4912:4912) (5051:5051:5051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (PORT d[0] (4912:4912:4912) (5051:5051:5051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6189:6189:6189) (6350:6350:6350))
        (PORT datab (5757:5757:5757) (5749:5749:5749))
        (PORT datac (1773:1773:1773) (1805:1805:1805))
        (PORT datad (1375:1375:1375) (1368:1368:1368))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4686:4686:4686))
        (PORT clk (2673:2673:2673) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6712:6712:6712) (7121:7121:7121))
        (PORT d[1] (5603:5603:5603) (6092:6092:6092))
        (PORT d[2] (6698:6698:6698) (7223:7223:7223))
        (PORT d[3] (6790:6790:6790) (7214:7214:7214))
        (PORT d[4] (6577:6577:6577) (7073:7073:7073))
        (PORT d[5] (5487:5487:5487) (5895:5895:5895))
        (PORT d[6] (6221:6221:6221) (6684:6684:6684))
        (PORT d[7] (5539:5539:5539) (5938:5938:5938))
        (PORT d[8] (6506:6506:6506) (7055:7055:7055))
        (PORT d[9] (6584:6584:6584) (7086:7086:7086))
        (PORT d[10] (6235:6235:6235) (6675:6675:6675))
        (PORT d[11] (6872:6872:6872) (7298:7298:7298))
        (PORT d[12] (5427:5427:5427) (5870:5870:5870))
        (PORT clk (2669:2669:2669) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4137:4137:4137))
        (PORT clk (2669:2669:2669) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2592:2592:2592))
        (PORT d[0] (4734:4734:4734) (4772:4772:4772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6393:6393:6393) (6810:6810:6810))
        (PORT d[1] (5640:5640:5640) (6111:6111:6111))
        (PORT d[2] (6699:6699:6699) (7224:7224:7224))
        (PORT d[3] (6792:6792:6792) (7215:7215:7215))
        (PORT d[4] (6571:6571:6571) (7081:7081:7081))
        (PORT d[5] (5489:5489:5489) (5896:5896:5896))
        (PORT d[6] (6223:6223:6223) (6685:6685:6685))
        (PORT d[7] (5541:5541:5541) (5939:5939:5939))
        (PORT d[8] (6508:6508:6508) (7056:7056:7056))
        (PORT d[9] (6586:6586:6586) (7087:7087:7087))
        (PORT d[10] (6237:6237:6237) (6676:6676:6676))
        (PORT d[11] (6874:6874:6874) (7299:7299:7299))
        (PORT d[12] (5429:5429:5429) (5871:5871:5871))
        (PORT clk (2627:2627:2627) (2512:2512:2512))
        (PORT ena (4569:4569:4569) (4679:4679:4679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2512:2512:2512))
        (PORT d[0] (4569:4569:4569) (4679:4679:4679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4459:4459:4459) (4807:4807:4807))
        (PORT clk (2669:2669:2669) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8355:8355:8355) (8844:8844:8844))
        (PORT d[1] (9148:9148:9148) (9615:9615:9615))
        (PORT d[2] (6291:6291:6291) (6808:6808:6808))
        (PORT d[3] (5755:5755:5755) (6193:6193:6193))
        (PORT d[4] (7007:7007:7007) (7531:7531:7531))
        (PORT d[5] (5130:5130:5130) (5543:5543:5543))
        (PORT d[6] (6645:6645:6645) (7118:7118:7118))
        (PORT d[7] (6137:6137:6137) (6516:6516:6516))
        (PORT d[8] (6242:6242:6242) (6715:6715:6715))
        (PORT d[9] (5926:5926:5926) (6411:6411:6411))
        (PORT d[10] (5875:5875:5875) (6322:6322:6322))
        (PORT d[11] (6138:6138:6138) (6576:6576:6576))
        (PORT d[12] (5546:5546:5546) (5998:5998:5998))
        (PORT clk (2665:2665:2665) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7220:7220:7220) (7390:7390:7390))
        (PORT clk (2665:2665:2665) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2587:2587:2587))
        (PORT d[0] (7847:7847:7847) (8025:8025:8025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8340:8340:8340) (8812:8812:8812))
        (PORT d[1] (6252:6252:6252) (6717:6717:6717))
        (PORT d[2] (6286:6286:6286) (6816:6816:6816))
        (PORT d[3] (5757:5757:5757) (6194:6194:6194))
        (PORT d[4] (6983:6983:6983) (7503:7503:7503))
        (PORT d[5] (5132:5132:5132) (5544:5544:5544))
        (PORT d[6] (6647:6647:6647) (7119:7119:7119))
        (PORT d[7] (6139:6139:6139) (6517:6517:6517))
        (PORT d[8] (6244:6244:6244) (6716:6716:6716))
        (PORT d[9] (5928:5928:5928) (6412:6412:6412))
        (PORT d[10] (5877:5877:5877) (6323:6323:6323))
        (PORT d[11] (6140:6140:6140) (6577:6577:6577))
        (PORT d[12] (5548:5548:5548) (5999:5999:5999))
        (PORT clk (2623:2623:2623) (2507:2507:2507))
        (PORT ena (4550:4550:4550) (4663:4663:4663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2507:2507:2507))
        (PORT d[0] (4550:4550:4550) (4663:4663:4663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2508:2508:2508))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (2022:2022:2022))
        (PORT datab (5758:5758:5758) (5749:5749:5749))
        (PORT datac (6148:6148:6148) (6299:6299:6299))
        (PORT datad (1923:1923:1923) (1915:1915:1915))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (4462:4462:4462) (4504:4504:4504))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4812:4812:4812) (5166:5166:5166))
        (PORT clk (2765:2765:2765) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6573:6573:6573) (7014:7014:7014))
        (PORT d[1] (7659:7659:7659) (8102:8102:8102))
        (PORT d[2] (5118:5118:5118) (5509:5509:5509))
        (PORT d[3] (5866:5866:5866) (6340:6340:6340))
        (PORT d[4] (5495:5495:5495) (5936:5936:5936))
        (PORT d[5] (7755:7755:7755) (8251:8251:8251))
        (PORT d[6] (5055:5055:5055) (5417:5417:5417))
        (PORT d[7] (6287:6287:6287) (6727:6727:6727))
        (PORT d[8] (5859:5859:5859) (6301:6301:6301))
        (PORT d[9] (6655:6655:6655) (7164:7164:7164))
        (PORT d[10] (5005:5005:5005) (5403:5403:5403))
        (PORT d[11] (5387:5387:5387) (5786:5786:5786))
        (PORT d[12] (8813:8813:8813) (9296:9296:9296))
        (PORT clk (2761:2761:2761) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6582:6582:6582) (6411:6411:6411))
        (PORT clk (2761:2761:2761) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2693:2693:2693))
        (PORT d[0] (7209:7209:7209) (7046:7046:7046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6549:6549:6549) (6986:6986:6986))
        (PORT d[1] (7661:7661:7661) (8103:8103:8103))
        (PORT d[2] (5093:5093:5093) (5485:5485:5485))
        (PORT d[3] (5868:5868:5868) (6341:6341:6341))
        (PORT d[4] (5445:5445:5445) (5886:5886:5886))
        (PORT d[5] (7757:7757:7757) (8252:8252:8252))
        (PORT d[6] (5057:5057:5057) (5418:5418:5418))
        (PORT d[7] (6289:6289:6289) (6728:6728:6728))
        (PORT d[8] (5861:5861:5861) (6302:6302:6302))
        (PORT d[9] (6657:6657:6657) (7165:7165:7165))
        (PORT d[10] (5007:5007:5007) (5404:5404:5404))
        (PORT d[11] (5389:5389:5389) (5787:5787:5787))
        (PORT d[12] (8815:8815:8815) (9297:9297:9297))
        (PORT clk (2719:2719:2719) (2613:2613:2613))
        (PORT ena (6494:6494:6494) (6737:6737:6737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2613:2613:2613))
        (PORT d[0] (6494:6494:6494) (6737:6737:6737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4880:4880:4880))
        (PORT clk (2714:2714:2714) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7692:7692:7692) (8195:8195:8195))
        (PORT d[1] (8446:8446:8446) (8923:8923:8923))
        (PORT d[2] (5916:5916:5916) (6399:6399:6399))
        (PORT d[3] (5779:5779:5779) (6208:6208:6208))
        (PORT d[4] (5872:5872:5872) (6359:6359:6359))
        (PORT d[5] (6951:6951:6951) (7423:7423:7423))
        (PORT d[6] (5325:5325:5325) (5717:5717:5717))
        (PORT d[7] (7004:7004:7004) (7493:7493:7493))
        (PORT d[8] (6844:6844:6844) (7296:7296:7296))
        (PORT d[9] (6581:6581:6581) (7058:7058:7058))
        (PORT d[10] (5503:5503:5503) (5946:5946:5946))
        (PORT d[11] (6169:6169:6169) (6638:6638:6638))
        (PORT d[12] (8608:8608:8608) (9091:9091:9091))
        (PORT clk (2710:2710:2710) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8768:8768:8768) (8473:8473:8473))
        (PORT clk (2710:2710:2710) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2635:2635:2635))
        (PORT d[0] (9395:9395:9395) (9108:9108:9108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7677:7677:7677) (8163:8163:8163))
        (PORT d[1] (8421:8421:8421) (8895:8895:8895))
        (PORT d[2] (5935:5935:5935) (6432:6432:6432))
        (PORT d[3] (5781:5781:5781) (6209:6209:6209))
        (PORT d[4] (5874:5874:5874) (6360:6360:6360))
        (PORT d[5] (6953:6953:6953) (7424:7424:7424))
        (PORT d[6] (5327:5327:5327) (5718:5718:5718))
        (PORT d[7] (7006:7006:7006) (7494:7494:7494))
        (PORT d[8] (6846:6846:6846) (7297:7297:7297))
        (PORT d[9] (6583:6583:6583) (7059:7059:7059))
        (PORT d[10] (5505:5505:5505) (5947:5947:5947))
        (PORT d[11] (6171:6171:6171) (6639:6639:6639))
        (PORT d[12] (8610:8610:8610) (9092:9092:9092))
        (PORT clk (2668:2668:2668) (2555:2555:2555))
        (PORT ena (4518:4518:4518) (4585:4585:4585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2555:2555:2555))
        (PORT d[0] (4518:4518:4518) (4585:4585:4585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6205:6205:6205) (6342:6342:6342))
        (PORT datab (1868:1868:1868) (1907:1907:1907))
        (PORT datac (1931:1931:1931) (1954:1954:1954))
        (PORT datad (4673:4673:4673) (4648:4648:4648))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4860:4860:4860) (5227:5227:5227))
        (PORT clk (2711:2711:2711) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7620:7620:7620) (8069:8069:8069))
        (PORT d[1] (4906:4906:4906) (5300:5300:5300))
        (PORT d[2] (7855:7855:7855) (8411:8411:8411))
        (PORT d[3] (6091:6091:6091) (6532:6532:6532))
        (PORT d[4] (7780:7780:7780) (8321:8321:8321))
        (PORT d[5] (6288:6288:6288) (6675:6675:6675))
        (PORT d[6] (7413:7413:7413) (7935:7935:7935))
        (PORT d[7] (7706:7706:7706) (8176:8176:8176))
        (PORT d[8] (7444:7444:7444) (7999:7999:7999))
        (PORT d[9] (6262:6262:6262) (6738:6738:6738))
        (PORT d[10] (8042:8042:8042) (8507:8507:8507))
        (PORT d[11] (5972:5972:5972) (6462:6462:6462))
        (PORT d[12] (5522:5522:5522) (5977:5977:5977))
        (PORT clk (2707:2707:2707) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6592:6592:6592) (6546:6546:6546))
        (PORT clk (2707:2707:2707) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2631:2631:2631))
        (PORT d[0] (7219:7219:7219) (7181:7181:7181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7299:7299:7299) (7763:7763:7763))
        (PORT d[1] (4882:4882:4882) (5273:5273:5273))
        (PORT d[2] (7113:7113:7113) (7710:7710:7710))
        (PORT d[3] (6093:6093:6093) (6533:6533:6533))
        (PORT d[4] (7450:7450:7450) (7984:7984:7984))
        (PORT d[5] (6290:6290:6290) (6676:6676:6676))
        (PORT d[6] (7415:7415:7415) (7936:7936:7936))
        (PORT d[7] (7708:7708:7708) (8177:8177:8177))
        (PORT d[8] (7446:7446:7446) (8000:8000:8000))
        (PORT d[9] (6264:6264:6264) (6739:6739:6739))
        (PORT d[10] (8044:8044:8044) (8508:8508:8508))
        (PORT d[11] (5974:5974:5974) (6463:6463:6463))
        (PORT d[12] (5524:5524:5524) (5978:5978:5978))
        (PORT clk (2665:2665:2665) (2551:2551:2551))
        (PORT ena (6002:6002:6002) (6140:6140:6140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2551:2551:2551))
        (PORT d[0] (6002:6002:6002) (6140:6140:6140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4788:4788:4788))
        (PORT clk (2711:2711:2711) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6765:6765:6765) (7205:7205:7205))
        (PORT d[1] (5206:5206:5206) (5629:5629:5629))
        (PORT d[2] (7058:7058:7058) (7613:7613:7613))
        (PORT d[3] (5153:5153:5153) (5565:5565:5565))
        (PORT d[4] (6772:6772:6772) (7327:7327:7327))
        (PORT d[5] (5866:5866:5866) (6305:6305:6305))
        (PORT d[6] (6388:6388:6388) (6924:6924:6924))
        (PORT d[7] (6510:6510:6510) (6919:6919:6919))
        (PORT d[8] (7134:7134:7134) (7663:7663:7663))
        (PORT d[9] (6669:6669:6669) (7177:7177:7177))
        (PORT d[10] (6213:6213:6213) (6678:6678:6678))
        (PORT d[11] (7008:7008:7008) (7473:7473:7473))
        (PORT d[12] (6954:6954:6954) (7394:7394:7394))
        (PORT clk (2707:2707:2707) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5991:5991:5991) (5984:5984:5984))
        (PORT clk (2707:2707:2707) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2633:2633:2633))
        (PORT d[0] (6618:6618:6618) (6619:6619:6619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6839:6839:6839) (7282:7282:7282))
        (PORT d[1] (5535:5535:5535) (5944:5944:5944))
        (PORT d[2] (6998:6998:6998) (7543:7543:7543))
        (PORT d[3] (5155:5155:5155) (5566:5566:5566))
        (PORT d[4] (6732:6732:6732) (7270:7270:7270))
        (PORT d[5] (5868:5868:5868) (6306:6306:6306))
        (PORT d[6] (6390:6390:6390) (6925:6925:6925))
        (PORT d[7] (6512:6512:6512) (6920:6920:6920))
        (PORT d[8] (7136:7136:7136) (7664:7664:7664))
        (PORT d[9] (6671:6671:6671) (7178:7178:7178))
        (PORT d[10] (6215:6215:6215) (6679:6679:6679))
        (PORT d[11] (7010:7010:7010) (7474:7474:7474))
        (PORT d[12] (6956:6956:6956) (7395:7395:7395))
        (PORT clk (2665:2665:2665) (2553:2553:2553))
        (PORT ena (4850:4850:4850) (4984:4984:4984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2553:2553:2553))
        (PORT d[0] (4850:4850:4850) (4984:4984:4984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1458:1458:1458))
        (PORT datab (5758:5758:5758) (5750:5750:5750))
        (PORT datac (6147:6147:6147) (6297:6297:6297))
        (PORT datad (1353:1353:1353) (1359:1359:1359))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (2242:2242:2242) (2211:2211:2211))
        (PORT datac (4462:4462:4462) (4504:4504:4504))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (5035:5035:5035))
        (PORT clk (2761:2761:2761) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7310:7310:7310) (7791:7791:7791))
        (PORT d[1] (6783:6783:6783) (7279:7279:7279))
        (PORT d[2] (9343:9343:9343) (9891:9891:9891))
        (PORT d[3] (8129:8129:8129) (8669:8669:8669))
        (PORT d[4] (5897:5897:5897) (6335:6335:6335))
        (PORT d[5] (8223:8223:8223) (8666:8666:8666))
        (PORT d[6] (8128:8128:8128) (8643:8643:8643))
        (PORT d[7] (6400:6400:6400) (6897:6897:6897))
        (PORT d[8] (6960:6960:6960) (7467:7467:7467))
        (PORT d[9] (7196:7196:7196) (7620:7620:7620))
        (PORT d[10] (5865:5865:5865) (6357:6357:6357))
        (PORT d[11] (8245:8245:8245) (8796:8796:8796))
        (PORT d[12] (7800:7800:7800) (8327:8327:8327))
        (PORT clk (2757:2757:2757) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8608:8608:8608) (8671:8671:8671))
        (PORT clk (2757:2757:2757) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2684:2684:2684))
        (PORT d[0] (9235:9235:9235) (9306:9306:9306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7003:7003:7003) (7508:7508:7508))
        (PORT d[1] (6758:6758:6758) (7251:7251:7251))
        (PORT d[2] (5845:5845:5845) (6299:6299:6299))
        (PORT d[3] (8131:8131:8131) (8670:8670:8670))
        (PORT d[4] (5570:5570:5570) (6020:6020:6020))
        (PORT d[5] (8225:8225:8225) (8667:8667:8667))
        (PORT d[6] (8130:8130:8130) (8644:8644:8644))
        (PORT d[7] (6402:6402:6402) (6898:6898:6898))
        (PORT d[8] (6962:6962:6962) (7468:7468:7468))
        (PORT d[9] (7198:7198:7198) (7621:7621:7621))
        (PORT d[10] (5867:5867:5867) (6358:6358:6358))
        (PORT d[11] (8247:8247:8247) (8797:8797:8797))
        (PORT d[12] (7802:7802:7802) (8328:8328:8328))
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (PORT ena (3699:3699:3699) (3725:3725:3725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (PORT d[0] (3699:3699:3699) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4987:4987:4987) (5381:5381:5381))
        (PORT clk (2758:2758:2758) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6841:6841:6841) (7290:7290:7290))
        (PORT d[1] (7148:7148:7148) (7644:7644:7644))
        (PORT d[2] (8996:8996:8996) (9550:9550:9550))
        (PORT d[3] (8453:8453:8453) (8989:8989:8989))
        (PORT d[4] (5515:5515:5515) (5958:5958:5958))
        (PORT d[5] (8609:8609:8609) (9048:9048:9048))
        (PORT d[6] (8462:8462:8462) (8974:8974:8974))
        (PORT d[7] (6718:6718:6718) (7207:7207:7207))
        (PORT d[8] (6632:6632:6632) (7146:7146:7146))
        (PORT d[9] (6483:6483:6483) (6917:6917:6917))
        (PORT d[10] (6937:6937:6937) (7413:7413:7413))
        (PORT d[11] (8581:8581:8581) (9127:9127:9127))
        (PORT d[12] (8146:8146:8146) (8662:8662:8662))
        (PORT clk (2754:2754:2754) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4270:4270:4270))
        (PORT clk (2754:2754:2754) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2680:2680:2680))
        (PORT d[0] (4944:4944:4944) (4905:4905:4905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6240:6240:6240) (6711:6711:6711))
        (PORT d[1] (7124:7124:7124) (7616:7616:7616))
        (PORT d[2] (6179:6179:6179) (6652:6652:6652))
        (PORT d[3] (8455:8455:8455) (8990:8990:8990))
        (PORT d[4] (5543:5543:5543) (5988:5988:5988))
        (PORT d[5] (8611:8611:8611) (9049:9049:9049))
        (PORT d[6] (8464:8464:8464) (8975:8975:8975))
        (PORT d[7] (6720:6720:6720) (7208:7208:7208))
        (PORT d[8] (6634:6634:6634) (7147:7147:7147))
        (PORT d[9] (6485:6485:6485) (6918:6918:6918))
        (PORT d[10] (6939:6939:6939) (7414:7414:7414))
        (PORT d[11] (8583:8583:8583) (9128:9128:9128))
        (PORT d[12] (8148:8148:8148) (8663:8663:8663))
        (PORT clk (2712:2712:2712) (2600:2600:2600))
        (PORT ena (5264:5264:5264) (5371:5371:5371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2600:2600:2600))
        (PORT d[0] (5264:5264:5264) (5371:5371:5371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6204:6204:6204) (6341:6341:6341))
        (PORT datab (4727:4727:4727) (4698:4698:4698))
        (PORT datac (1059:1059:1059) (1069:1069:1069))
        (PORT datad (1044:1044:1044) (1048:1048:1048))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5354:5354:5354))
        (PORT clk (2757:2757:2757) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6851:6851:6851) (7300:7300:7300))
        (PORT d[1] (7149:7149:7149) (7645:7645:7645))
        (PORT d[2] (9009:9009:9009) (9567:9567:9567))
        (PORT d[3] (8720:8720:8720) (9249:9249:9249))
        (PORT d[4] (5555:5555:5555) (6002:6002:6002))
        (PORT d[5] (8562:8562:8562) (8997:8997:8997))
        (PORT d[6] (8441:8441:8441) (8951:8951:8951))
        (PORT d[7] (6719:6719:6719) (7208:7208:7208))
        (PORT d[8] (6662:6662:6662) (7179:7179:7179))
        (PORT d[9] (6515:6515:6515) (6954:6954:6954))
        (PORT d[10] (6979:6979:6979) (7456:7456:7456))
        (PORT d[11] (8556:8556:8556) (9101:9101:9101))
        (PORT d[12] (5925:5925:5925) (6405:6405:6405))
        (PORT clk (2753:2753:2753) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4445:4445:4445))
        (PORT clk (2753:2753:2753) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2676:2676:2676))
        (PORT d[0] (5043:5043:5043) (5080:5080:5080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6215:6215:6215) (6686:6686:6686))
        (PORT d[1] (7074:7074:7074) (7561:7561:7561))
        (PORT d[2] (8985:8985:8985) (9539:9539:9539))
        (PORT d[3] (8722:8722:8722) (9250:9250:9250))
        (PORT d[4] (5891:5891:5891) (6313:6313:6313))
        (PORT d[5] (8564:8564:8564) (8998:8998:8998))
        (PORT d[6] (8443:8443:8443) (8952:8952:8952))
        (PORT d[7] (6721:6721:6721) (7209:7209:7209))
        (PORT d[8] (6664:6664:6664) (7180:7180:7180))
        (PORT d[9] (6517:6517:6517) (6955:6955:6955))
        (PORT d[10] (6981:6981:6981) (7457:7457:7457))
        (PORT d[11] (8558:8558:8558) (9102:9102:9102))
        (PORT d[12] (5927:5927:5927) (6406:6406:6406))
        (PORT clk (2711:2711:2711) (2596:2596:2596))
        (PORT ena (4926:4926:4926) (5019:5019:5019))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2596:2596:2596))
        (PORT d[0] (4926:4926:4926) (5019:5019:5019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (5027:5027:5027))
        (PORT clk (2761:2761:2761) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5873:5873:5873) (6349:6349:6349))
        (PORT d[1] (6755:6755:6755) (7252:7252:7252))
        (PORT d[2] (9331:9331:9331) (9883:9883:9883))
        (PORT d[3] (8397:8397:8397) (8932:8932:8932))
        (PORT d[4] (5555:5555:5555) (6009:6009:6009))
        (PORT d[5] (7670:7670:7670) (8124:8124:8124))
        (PORT d[6] (8113:8113:8113) (8632:8632:8632))
        (PORT d[7] (6411:6411:6411) (6910:6910:6910))
        (PORT d[8] (6974:6974:6974) (7483:7483:7483))
        (PORT d[9] (6868:6868:6868) (7301:7301:7301))
        (PORT d[10] (6564:6564:6564) (7047:7047:7047))
        (PORT d[11] (8221:8221:8221) (8771:8771:8771))
        (PORT d[12] (8094:8094:8094) (8609:8609:8609))
        (PORT clk (2757:2757:2757) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7391:7391:7391) (7478:7478:7478))
        (PORT clk (2757:2757:2757) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2684:2684:2684))
        (PORT d[0] (8018:8018:8018) (8113:8113:8113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7031:7031:7031) (7535:7535:7535))
        (PORT d[1] (6731:6731:6731) (7225:7225:7225))
        (PORT d[2] (9360:9360:9360) (9909:9909:9909))
        (PORT d[3] (8399:8399:8399) (8933:8933:8933))
        (PORT d[4] (5558:5558:5558) (6008:6008:6008))
        (PORT d[5] (7672:7672:7672) (8125:8125:8125))
        (PORT d[6] (8115:8115:8115) (8633:8633:8633))
        (PORT d[7] (6413:6413:6413) (6911:6911:6911))
        (PORT d[8] (6976:6976:6976) (7484:7484:7484))
        (PORT d[9] (6870:6870:6870) (7302:7302:7302))
        (PORT d[10] (6566:6566:6566) (7048:7048:7048))
        (PORT d[11] (8223:8223:8223) (8772:8772:8772))
        (PORT d[12] (8096:8096:8096) (8610:8610:8610))
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (PORT ena (3766:3766:3766) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (PORT d[0] (3766:3766:3766) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6206:6206:6206) (6342:6342:6342))
        (PORT datab (4722:4722:4722) (4692:4692:4692))
        (PORT datac (997:997:997) (995:995:995))
        (PORT datad (1038:1038:1038) (1049:1049:1049))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (264:264:264))
        (PORT datac (5712:5712:5712) (5771:5771:5771))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (5350:5350:5350))
        (PORT clk (2748:2748:2748) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6890:6890:6890) (7346:7346:7346))
        (PORT d[1] (7497:7497:7497) (7989:7989:7989))
        (PORT d[2] (8583:8583:8583) (9135:9135:9135))
        (PORT d[3] (8795:8795:8795) (9329:9329:9329))
        (PORT d[4] (5966:5966:5966) (6406:6406:6406))
        (PORT d[5] (8916:8916:8916) (9345:9345:9345))
        (PORT d[6] (8788:8788:8788) (9288:9288:9288))
        (PORT d[7] (7063:7063:7063) (7551:7551:7551))
        (PORT d[8] (6301:6301:6301) (6817:6817:6817))
        (PORT d[9] (6153:6153:6153) (6595:6595:6595))
        (PORT d[10] (7278:7278:7278) (7750:7750:7750))
        (PORT d[11] (8915:8915:8915) (9456:9456:9456))
        (PORT d[12] (5941:5941:5941) (6426:6426:6426))
        (PORT clk (2744:2744:2744) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6778:6778:6778) (6806:6806:6806))
        (PORT clk (2744:2744:2744) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2669:2669:2669))
        (PORT d[0] (7405:7405:7405) (7441:7441:7441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6591:6591:6591) (7061:7061:7061))
        (PORT d[1] (7473:7473:7473) (7962:7962:7962))
        (PORT d[2] (5902:5902:5902) (6393:6393:6393))
        (PORT d[3] (8797:8797:8797) (9330:9330:9330))
        (PORT d[4] (6275:6275:6275) (6690:6690:6690))
        (PORT d[5] (8918:8918:8918) (9346:9346:9346))
        (PORT d[6] (8790:8790:8790) (9289:9289:9289))
        (PORT d[7] (7065:7065:7065) (7552:7552:7552))
        (PORT d[8] (6303:6303:6303) (6818:6818:6818))
        (PORT d[9] (6155:6155:6155) (6596:6596:6596))
        (PORT d[10] (7280:7280:7280) (7751:7751:7751))
        (PORT d[11] (8917:8917:8917) (9457:9457:9457))
        (PORT d[12] (5943:5943:5943) (6427:6427:6427))
        (PORT clk (2702:2702:2702) (2589:2589:2589))
        (PORT ena (4908:4908:4908) (5015:5015:5015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2589:2589:2589))
        (PORT d[0] (4908:4908:4908) (5015:5015:5015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4948:4948:4948) (5338:5338:5338))
        (PORT clk (2749:2749:2749) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6578:6578:6578) (7051:7051:7051))
        (PORT d[1] (7459:7459:7459) (7948:7948:7948))
        (PORT d[2] (8637:8637:8637) (9190:9190:9190))
        (PORT d[3] (8794:8794:8794) (9328:9328:9328))
        (PORT d[4] (5569:5569:5569) (6014:6014:6014))
        (PORT d[5] (8555:8555:8555) (8989:8989:8989))
        (PORT d[6] (8390:8390:8390) (8890:8890:8890))
        (PORT d[7] (7061:7061:7061) (7550:7550:7550))
        (PORT d[8] (6608:6608:6608) (7120:7120:7120))
        (PORT d[9] (6512:6512:6512) (6948:6948:6948))
        (PORT d[10] (6921:6921:6921) (7397:7397:7397))
        (PORT d[11] (8914:8914:8914) (9455:9455:9455))
        (PORT d[12] (6171:6171:6171) (6640:6640:6640))
        (PORT clk (2745:2745:2745) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4844:4844:4844) (4780:4780:4780))
        (PORT clk (2745:2745:2745) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2672:2672:2672))
        (PORT d[0] (5471:5471:5471) (5415:5415:5415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2673:2673:2673))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2673:2673:2673))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2673:2673:2673))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6599:6599:6599) (7067:7067:7067))
        (PORT d[1] (7461:7461:7461) (7949:7949:7949))
        (PORT d[2] (8613:8613:8613) (9163:9163:9163))
        (PORT d[3] (8796:8796:8796) (9329:9329:9329))
        (PORT d[4] (5931:5931:5931) (6372:6372:6372))
        (PORT d[5] (8557:8557:8557) (8990:8990:8990))
        (PORT d[6] (8392:8392:8392) (8891:8891:8891))
        (PORT d[7] (7063:7063:7063) (7551:7551:7551))
        (PORT d[8] (6610:6610:6610) (7121:7121:7121))
        (PORT d[9] (6514:6514:6514) (6949:6949:6949))
        (PORT d[10] (6923:6923:6923) (7398:7398:7398))
        (PORT d[11] (8916:8916:8916) (9456:9456:9456))
        (PORT d[12] (6173:6173:6173) (6641:6641:6641))
        (PORT clk (2703:2703:2703) (2592:2592:2592))
        (PORT ena (4920:4920:4920) (5034:5034:5034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2592:2592:2592))
        (PORT d[0] (4920:4920:4920) (5034:5034:5034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6204:6204:6204) (6340:6340:6340))
        (PORT datab (4727:4727:4727) (4699:4699:4699))
        (PORT datac (1386:1386:1386) (1396:1396:1396))
        (PORT datad (1003:1003:1003) (1010:1010:1010))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5335:5335:5335))
        (PORT clk (2760:2760:2760) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6526:6526:6526) (6973:6973:6973))
        (PORT d[1] (6757:6757:6757) (7251:7251:7251))
        (PORT d[2] (9320:9320:9320) (9868:9868:9868))
        (PORT d[3] (8461:8461:8461) (8996:8996:8996))
        (PORT d[4] (5543:5543:5543) (5990:5990:5990))
        (PORT d[5] (7657:7657:7657) (8112:8112:8112))
        (PORT d[6] (8088:8088:8088) (8603:8603:8603))
        (PORT d[7] (6396:6396:6396) (6893:6893:6893))
        (PORT d[8] (7004:7004:7004) (7514:7514:7514))
        (PORT d[9] (6893:6893:6893) (7329:7329:7329))
        (PORT d[10] (6607:6607:6607) (7091:7091:7091))
        (PORT d[11] (8602:8602:8602) (9152:9152:9152))
        (PORT d[12] (8104:8104:8104) (8622:8622:8622))
        (PORT clk (2756:2756:2756) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5112:5112:5112) (4902:4902:4902))
        (PORT clk (2756:2756:2756) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2683:2683:2683))
        (PORT d[0] (5739:5739:5739) (5537:5537:5537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (6690:6690:6690))
        (PORT d[1] (7102:7102:7102) (7592:7592:7592))
        (PORT d[2] (9348:9348:9348) (9897:9897:9897))
        (PORT d[3] (8463:8463:8463) (8997:8997:8997))
        (PORT d[4] (5545:5545:5545) (5993:5993:5993))
        (PORT d[5] (7659:7659:7659) (8113:8113:8113))
        (PORT d[6] (8090:8090:8090) (8604:8604:8604))
        (PORT d[7] (6398:6398:6398) (6894:6894:6894))
        (PORT d[8] (7006:7006:7006) (7515:7515:7515))
        (PORT d[9] (6895:6895:6895) (7330:7330:7330))
        (PORT d[10] (6609:6609:6609) (7092:7092:7092))
        (PORT d[11] (8604:8604:8604) (9153:9153:9153))
        (PORT d[12] (8106:8106:8106) (8623:8623:8623))
        (PORT clk (2714:2714:2714) (2603:2603:2603))
        (PORT ena (3719:3719:3719) (3745:3745:3745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2603:2603:2603))
        (PORT d[0] (3719:3719:3719) (3745:3745:3745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (5013:5013:5013))
        (PORT clk (2751:2751:2751) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6878:6878:6878) (7330:7330:7330))
        (PORT d[1] (7100:7100:7100) (7590:7590:7590))
        (PORT d[2] (8944:8944:8944) (9494:9494:9494))
        (PORT d[3] (8784:8784:8784) (9320:9320:9320))
        (PORT d[4] (5568:5568:5568) (6015:6015:6015))
        (PORT d[5] (8594:8594:8594) (9031:9031:9031))
        (PORT d[6] (8421:8421:8421) (8929:8929:8929))
        (PORT d[7] (6766:6766:6766) (7261:7261:7261))
        (PORT d[8] (6619:6619:6619) (7136:7136:7136))
        (PORT d[9] (6513:6513:6513) (6949:6949:6949))
        (PORT d[10] (6949:6949:6949) (7425:7425:7425))
        (PORT d[11] (8937:8937:8937) (9481:9481:9481))
        (PORT d[12] (6217:6217:6217) (6681:6681:6681))
        (PORT clk (2747:2747:2747) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6757:6757:6757) (6611:6611:6611))
        (PORT clk (2747:2747:2747) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2674:2674:2674))
        (PORT d[0] (7384:7384:7384) (7246:7246:7246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6590:6590:6590) (7058:7058:7058))
        (PORT d[1] (7502:7502:7502) (7991:7991:7991))
        (PORT d[2] (8972:8972:8972) (9524:9524:9524))
        (PORT d[3] (8786:8786:8786) (9321:9321:9321))
        (PORT d[4] (5544:5544:5544) (5987:5987:5987))
        (PORT d[5] (8596:8596:8596) (9032:9032:9032))
        (PORT d[6] (8423:8423:8423) (8930:8930:8930))
        (PORT d[7] (6768:6768:6768) (7262:7262:7262))
        (PORT d[8] (6621:6621:6621) (7137:7137:7137))
        (PORT d[9] (6515:6515:6515) (6950:6950:6950))
        (PORT d[10] (6951:6951:6951) (7426:7426:7426))
        (PORT d[11] (8939:8939:8939) (9482:9482:9482))
        (PORT d[12] (6219:6219:6219) (6682:6682:6682))
        (PORT clk (2705:2705:2705) (2594:2594:2594))
        (PORT ena (4977:4977:4977) (5079:5079:5079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2594:2594:2594))
        (PORT d[0] (4977:4977:4977) (5079:5079:5079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6205:6205:6205) (6341:6341:6341))
        (PORT datab (4725:4725:4725) (4696:4696:4696))
        (PORT datac (997:997:997) (992:992:992))
        (PORT datad (1058:1058:1058) (1055:1055:1055))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (273:273:273))
        (PORT datab (237:237:237) (265:265:265))
        (PORT datac (5712:5712:5712) (5771:5771:5771))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (740:740:740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4976:4976:4976) (5360:5360:5360))
        (PORT clk (2738:2738:2738) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6724:6724:6724) (7243:7243:7243))
        (PORT d[1] (7381:7381:7381) (7868:7868:7868))
        (PORT d[2] (6279:6279:6279) (6775:6775:6775))
        (PORT d[3] (6266:6266:6266) (6758:6758:6758))
        (PORT d[4] (5897:5897:5897) (6346:6346:6346))
        (PORT d[5] (6318:6318:6318) (6808:6808:6808))
        (PORT d[6] (5803:5803:5803) (6248:6248:6248))
        (PORT d[7] (6319:6319:6319) (6818:6818:6818))
        (PORT d[8] (6140:6140:6140) (6571:6571:6571))
        (PORT d[9] (5549:5549:5549) (5998:5998:5998))
        (PORT d[10] (5528:5528:5528) (5972:5972:5972))
        (PORT d[11] (6247:6247:6247) (6722:6722:6722))
        (PORT d[12] (7953:7953:7953) (8453:8453:8453))
        (PORT clk (2734:2734:2734) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9215:9215:9215) (9262:9262:9262))
        (PORT clk (2734:2734:2734) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2660:2660:2660))
        (PORT d[0] (9842:9842:9842) (9897:9897:9897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2661:2661:2661))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6682:6682:6682) (7187:7187:7187))
        (PORT d[1] (7768:7768:7768) (8249:8249:8249))
        (PORT d[2] (6282:6282:6282) (6776:6776:6776))
        (PORT d[3] (6268:6268:6268) (6759:6759:6759))
        (PORT d[4] (5898:5898:5898) (6350:6350:6350))
        (PORT d[5] (6320:6320:6320) (6809:6809:6809))
        (PORT d[6] (5805:5805:5805) (6249:6249:6249))
        (PORT d[7] (6321:6321:6321) (6819:6819:6819))
        (PORT d[8] (6142:6142:6142) (6572:6572:6572))
        (PORT d[9] (5551:5551:5551) (5999:5999:5999))
        (PORT d[10] (5530:5530:5530) (5973:5973:5973))
        (PORT d[11] (6249:6249:6249) (6723:6723:6723))
        (PORT d[12] (7955:7955:7955) (8454:8454:8454))
        (PORT clk (2692:2692:2692) (2580:2580:2580))
        (PORT ena (4456:4456:4456) (4535:4535:4535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2580:2580:2580))
        (PORT d[0] (4456:4456:4456) (4535:4535:4535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5750:5750:5750) (6225:6225:6225))
        (PORT clk (2772:2772:2772) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6227:6227:6227) (6665:6665:6665))
        (PORT d[1] (7480:7480:7480) (7945:7945:7945))
        (PORT d[2] (5079:5079:5079) (5476:5476:5476))
        (PORT d[3] (5883:5883:5883) (6357:6357:6357))
        (PORT d[4] (5738:5738:5738) (6150:6150:6150))
        (PORT d[5] (7775:7775:7775) (8271:8271:8271))
        (PORT d[6] (5078:5078:5078) (5438:5438:5438))
        (PORT d[7] (5933:5933:5933) (6372:6372:6372))
        (PORT d[8] (6168:6168:6168) (6594:6594:6594))
        (PORT d[9] (5880:5880:5880) (6368:6368:6368))
        (PORT d[10] (5948:5948:5948) (6330:6330:6330))
        (PORT d[11] (10524:10524:10524) (11125:11125:11125))
        (PORT d[12] (8473:8473:8473) (8964:8964:8964))
        (PORT clk (2768:2768:2768) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4180:4180:4180))
        (PORT clk (2768:2768:2768) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2772:2772:2772) (2699:2699:2699))
        (PORT d[0] (5213:5213:5213) (5156:5156:5156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6546:6546:6546) (6957:6957:6957))
        (PORT d[1] (7482:7482:7482) (7946:7946:7946))
        (PORT d[2] (5108:5108:5108) (5505:5505:5505))
        (PORT d[3] (5885:5885:5885) (6358:6358:6358))
        (PORT d[4] (5852:5852:5852) (6286:6286:6286))
        (PORT d[5] (7777:7777:7777) (8272:8272:8272))
        (PORT d[6] (5080:5080:5080) (5439:5439:5439))
        (PORT d[7] (5935:5935:5935) (6373:6373:6373))
        (PORT d[8] (6170:6170:6170) (6595:6595:6595))
        (PORT d[9] (5882:5882:5882) (6369:6369:6369))
        (PORT d[10] (5950:5950:5950) (6331:6331:6331))
        (PORT d[11] (10526:10526:10526) (11126:11126:11126))
        (PORT d[12] (8475:8475:8475) (8965:8965:8965))
        (PORT clk (2726:2726:2726) (2619:2619:2619))
        (PORT ena (6503:6503:6503) (6744:6744:6744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2619:2619:2619))
        (PORT d[0] (6503:6503:6503) (6744:6744:6744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6206:6206:6206) (6343:6343:6343))
        (PORT datab (1669:1669:1669) (1591:1591:1591))
        (PORT datac (1782:1782:1782) (1844:1844:1844))
        (PORT datad (4669:4669:4669) (4643:4643:4643))
        (IOPATH dataa combout (354:354:354) (358:358:358))
        (IOPATH datab combout (353:353:353) (364:364:364))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6000:6000:6000) (6436:6436:6436))
        (PORT clk (2759:2759:2759) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6704:6704:6704))
        (PORT d[1] (7111:7111:7111) (7603:7603:7603))
        (PORT d[2] (9024:9024:9024) (9578:9578:9578))
        (PORT d[3] (8462:8462:8462) (8997:8997:8997))
        (PORT d[4] (5425:5425:5425) (5849:5849:5849))
        (PORT d[5] (8540:8540:8540) (8974:8974:8974))
        (PORT d[6] (8062:8062:8062) (8573:8573:8573))
        (PORT d[7] (6397:6397:6397) (6894:6894:6894))
        (PORT d[8] (6963:6963:6963) (7475:7475:7475))
        (PORT d[9] (6844:6844:6844) (7278:7278:7278))
        (PORT d[10] (6577:6577:6577) (7058:7058:7058))
        (PORT d[11] (8580:8580:8580) (9126:9126:9126))
        (PORT d[12] (8114:8114:8114) (8629:8629:8629))
        (PORT clk (2755:2755:2755) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6755:6755:6755) (6868:6868:6868))
        (PORT clk (2755:2755:2755) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2681:2681:2681))
        (PORT d[0] (7992:7992:7992) (8093:8093:8093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6228:6228:6228) (6705:6705:6705))
        (PORT d[1] (7113:7113:7113) (7604:7604:7604))
        (PORT d[2] (8999:8999:8999) (9550:9550:9550))
        (PORT d[3] (8464:8464:8464) (8998:8998:8998))
        (PORT d[4] (5753:5753:5753) (6163:6163:6163))
        (PORT d[5] (8542:8542:8542) (8975:8975:8975))
        (PORT d[6] (8064:8064:8064) (8574:8574:8574))
        (PORT d[7] (6399:6399:6399) (6895:6895:6895))
        (PORT d[8] (6965:6965:6965) (7476:7476:7476))
        (PORT d[9] (6846:6846:6846) (7279:7279:7279))
        (PORT d[10] (6579:6579:6579) (7059:7059:7059))
        (PORT d[11] (8582:8582:8582) (9127:9127:9127))
        (PORT d[12] (8116:8116:8116) (8630:8630:8630))
        (PORT clk (2713:2713:2713) (2601:2601:2601))
        (PORT ena (5278:5278:5278) (5358:5358:5358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2601:2601:2601))
        (PORT d[0] (5278:5278:5278) (5358:5358:5358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5415:5415:5415))
        (PORT clk (2734:2734:2734) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7056:7056:7056) (7573:7573:7573))
        (PORT d[1] (7761:7761:7761) (8247:8247:8247))
        (PORT d[2] (5906:5906:5906) (6406:6406:6406))
        (PORT d[3] (6183:6183:6183) (6644:6644:6644))
        (PORT d[4] (6201:6201:6201) (6640:6640:6640))
        (PORT d[5] (6643:6643:6643) (7126:7126:7126))
        (PORT d[6] (5732:5732:5732) (6153:6153:6153))
        (PORT d[7] (6636:6636:6636) (7131:7131:7131))
        (PORT d[8] (5834:5834:5834) (6274:6274:6274))
        (PORT d[9] (5867:5867:5867) (6304:6304:6304))
        (PORT d[10] (5511:5511:5511) (5955:5955:5955))
        (PORT d[11] (6558:6558:6558) (7019:7019:7019))
        (PORT d[12] (8258:8258:8258) (8751:8751:8751))
        (PORT clk (2730:2730:2730) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (4865:4865:4865))
        (PORT clk (2730:2730:2730) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2653:2653:2653))
        (PORT d[0] (5434:5434:5434) (5500:5500:5500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7014:7014:7014) (7514:7514:7514))
        (PORT d[1] (8054:8054:8054) (8528:8528:8528))
        (PORT d[2] (5908:5908:5908) (6407:6407:6407))
        (PORT d[3] (6185:6185:6185) (6645:6645:6645))
        (PORT d[4] (6213:6213:6213) (6638:6638:6638))
        (PORT d[5] (6645:6645:6645) (7127:7127:7127))
        (PORT d[6] (5734:5734:5734) (6154:6154:6154))
        (PORT d[7] (6638:6638:6638) (7132:7132:7132))
        (PORT d[8] (5836:5836:5836) (6275:6275:6275))
        (PORT d[9] (5869:5869:5869) (6305:6305:6305))
        (PORT d[10] (5513:5513:5513) (5956:5956:5956))
        (PORT d[11] (6560:6560:6560) (7020:7020:7020))
        (PORT d[12] (8260:8260:8260) (8752:8752:8752))
        (PORT clk (2688:2688:2688) (2573:2573:2573))
        (PORT ena (4103:4103:4103) (4186:4186:4186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2573:2573:2573))
        (PORT d[0] (4103:4103:4103) (4186:4186:4186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6205:6205:6205) (6341:6341:6341))
        (PORT datab (4725:4725:4725) (4696:4696:4696))
        (PORT datac (727:727:727) (748:748:748))
        (PORT datad (1705:1705:1705) (1631:1631:1631))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datab (240:240:240) (268:268:268))
        (PORT datac (5712:5712:5712) (5771:5771:5771))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5784:5784:5784) (6263:6263:6263))
        (PORT clk (2759:2759:2759) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6586:6586:6586) (7024:7024:7024))
        (PORT d[1] (7872:7872:7872) (8338:8338:8338))
        (PORT d[2] (5452:5452:5452) (5896:5896:5896))
        (PORT d[3] (5879:5879:5879) (6357:6357:6357))
        (PORT d[4] (9503:9503:9503) (10080:10080:10080))
        (PORT d[5] (8140:8140:8140) (8632:8632:8632))
        (PORT d[6] (4734:4734:4734) (5104:5104:5104))
        (PORT d[7] (6270:6270:6270) (6705:6705:6705))
        (PORT d[8] (5745:5745:5745) (6162:6162:6162))
        (PORT d[9] (6649:6649:6649) (7155:7155:7155))
        (PORT d[10] (5008:5008:5008) (5399:5399:5399))
        (PORT d[11] (5377:5377:5377) (5776:5776:5776))
        (PORT d[12] (8788:8788:8788) (9266:9266:9266))
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6655:6655:6655) (6683:6683:6683))
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2685:2685:2685))
        (PORT d[0] (7294:7294:7294) (7303:7303:7303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6588:6588:6588) (7025:7025:7025))
        (PORT d[1] (7848:7848:7848) (8311:8311:8311))
        (PORT d[2] (5463:5463:5463) (5894:5894:5894))
        (PORT d[3] (5881:5881:5881) (6358:6358:6358))
        (PORT d[4] (9902:9902:9902) (10473:10473:10473))
        (PORT d[5] (8142:8142:8142) (8633:8633:8633))
        (PORT d[6] (4736:4736:4736) (5105:5105:5105))
        (PORT d[7] (6272:6272:6272) (6706:6706:6706))
        (PORT d[8] (5747:5747:5747) (6163:6163:6163))
        (PORT d[9] (6651:6651:6651) (7156:7156:7156))
        (PORT d[10] (5010:5010:5010) (5400:5400:5400))
        (PORT d[11] (5379:5379:5379) (5777:5777:5777))
        (PORT d[12] (8790:8790:8790) (9267:9267:9267))
        (PORT clk (2713:2713:2713) (2605:2605:2605))
        (PORT ena (6166:6166:6166) (6414:6414:6414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2605:2605:2605))
        (PORT d[0] (6166:6166:6166) (6414:6414:6414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6095:6095:6095) (6561:6561:6561))
        (PORT clk (2719:2719:2719) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7280:7280:7280) (7708:7708:7708))
        (PORT d[1] (4819:4819:4819) (5206:5206:5206))
        (PORT d[2] (8375:8375:8375) (8888:8888:8888))
        (PORT d[3] (6641:6641:6641) (7118:7118:7118))
        (PORT d[4] (9301:9301:9301) (9895:9895:9895))
        (PORT d[5] (5060:5060:5060) (5441:5441:5441))
        (PORT d[6] (4692:4692:4692) (5056:5056:5056))
        (PORT d[7] (6975:6975:6975) (7401:7401:7401))
        (PORT d[8] (7080:7080:7080) (7617:7617:7617))
        (PORT d[9] (6308:6308:6308) (6826:6826:6826))
        (PORT d[10] (5710:5710:5710) (6096:6096:6096))
        (PORT d[11] (5418:5418:5418) (5826:5826:5826))
        (PORT d[12] (5469:5469:5469) (5887:5887:5887))
        (PORT clk (2715:2715:2715) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6019:6019:6019) (6048:6048:6048))
        (PORT clk (2715:2715:2715) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2645:2645:2645))
        (PORT d[0] (6646:6646:6646) (6683:6683:6683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7287:7287:7287) (7717:7717:7717))
        (PORT d[1] (4794:4794:4794) (5182:5182:5182))
        (PORT d[2] (8034:8034:8034) (8553:8553:8553))
        (PORT d[3] (6643:6643:6643) (7119:7119:7119))
        (PORT d[4] (9286:9286:9286) (9865:9865:9865))
        (PORT d[5] (5062:5062:5062) (5442:5442:5442))
        (PORT d[6] (4694:4694:4694) (5057:5057:5057))
        (PORT d[7] (6977:6977:6977) (7402:7402:7402))
        (PORT d[8] (7082:7082:7082) (7618:7618:7618))
        (PORT d[9] (6310:6310:6310) (6827:6827:6827))
        (PORT d[10] (5712:5712:5712) (6097:6097:6097))
        (PORT d[11] (5420:5420:5420) (5827:5827:5827))
        (PORT d[12] (5471:5471:5471) (5888:5888:5888))
        (PORT clk (2673:2673:2673) (2565:2565:2565))
        (PORT ena (5805:5805:5805) (6055:6055:6055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2565:2565:2565))
        (PORT d[0] (5805:5805:5805) (6055:6055:6055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5438:5438:5438) (5406:5406:5406))
        (PORT datab (1940:1940:1940) (1921:1921:1921))
        (PORT datac (5786:5786:5786) (5923:5923:5923))
        (PORT datad (1560:1560:1560) (1538:1538:1538))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (5239:5239:5239))
        (PORT clk (2681:2681:2681) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8284:8284:8284) (8770:8770:8770))
        (PORT d[1] (9140:9140:9140) (9604:9604:9604))
        (PORT d[2] (7037:7037:7037) (7559:7559:7559))
        (PORT d[3] (5777:5777:5777) (6223:6223:6223))
        (PORT d[4] (7002:7002:7002) (7524:7524:7524))
        (PORT d[5] (5178:5178:5178) (5594:5594:5594))
        (PORT d[6] (6642:6642:6642) (7113:7113:7113))
        (PORT d[7] (7641:7641:7641) (8108:8108:8108))
        (PORT d[8] (6509:6509:6509) (6971:6971:6971))
        (PORT d[9] (5873:5873:5873) (6361:6361:6361))
        (PORT d[10] (5549:5549:5549) (6001:6001:6001))
        (PORT d[11] (5796:5796:5796) (6232:6232:6232))
        (PORT d[12] (5557:5557:5557) (6011:6011:6011))
        (PORT clk (2677:2677:2677) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8069:8069:8069) (7789:7789:7789))
        (PORT clk (2677:2677:2677) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2602:2602:2602))
        (PORT d[0] (8696:8696:8696) (8424:8424:8424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8312:8312:8312) (8800:8800:8800))
        (PORT d[1] (9114:9114:9114) (9577:9577:9577))
        (PORT d[2] (6995:6995:6995) (7501:7501:7501))
        (PORT d[3] (5779:5779:5779) (6224:6224:6224))
        (PORT d[4] (7357:7357:7357) (7873:7873:7873))
        (PORT d[5] (5180:5180:5180) (5595:5595:5595))
        (PORT d[6] (6644:6644:6644) (7114:7114:7114))
        (PORT d[7] (7643:7643:7643) (8109:8109:8109))
        (PORT d[8] (6511:6511:6511) (6972:6972:6972))
        (PORT d[9] (5875:5875:5875) (6362:6362:6362))
        (PORT d[10] (5551:5551:5551) (6002:6002:6002))
        (PORT d[11] (5798:5798:5798) (6233:6233:6233))
        (PORT d[12] (5559:5559:5559) (6012:6012:6012))
        (PORT clk (2635:2635:2635) (2522:2522:2522))
        (PORT ena (4898:4898:4898) (5005:5005:5005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2522:2522:2522))
        (PORT d[0] (4898:4898:4898) (5005:5005:5005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2523:2523:2523))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5663:5663:5663) (6108:6108:6108))
        (PORT clk (2745:2745:2745) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6963:6963:6963) (7430:7430:7430))
        (PORT d[1] (7499:7499:7499) (7988:7988:7988))
        (PORT d[2] (8623:8623:8623) (9180:9180:9180))
        (PORT d[3] (9056:9056:9056) (9577:9577:9577))
        (PORT d[4] (5949:5949:5949) (6393:6393:6393))
        (PORT d[5] (8949:8949:8949) (9380:9380:9380))
        (PORT d[6] (8772:8772:8772) (9272:9272:9272))
        (PORT d[7] (7122:7122:7122) (7615:7615:7615))
        (PORT d[8] (7731:7731:7731) (8272:8272:8272))
        (PORT d[9] (6181:6181:6181) (6630:6630:6630))
        (PORT d[10] (7261:7261:7261) (7731:7731:7731))
        (PORT d[11] (8890:8890:8890) (9430:9430:9430))
        (PORT d[12] (6497:6497:6497) (6949:6949:6949))
        (PORT clk (2741:2741:2741) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (4896:4896:4896))
        (PORT clk (2741:2741:2741) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2666:2666:2666))
        (PORT d[0] (5734:5734:5734) (5531:5531:5531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6566:6566:6566) (7033:7033:7033))
        (PORT d[1] (7802:7802:7802) (8281:8281:8281))
        (PORT d[2] (8599:8599:8599) (9152:9152:9152))
        (PORT d[3] (9058:9058:9058) (9578:9578:9578))
        (PORT d[4] (5925:5925:5925) (6365:6365:6365))
        (PORT d[5] (8951:8951:8951) (9381:9381:9381))
        (PORT d[6] (8774:8774:8774) (9273:9273:9273))
        (PORT d[7] (7124:7124:7124) (7616:7616:7616))
        (PORT d[8] (7733:7733:7733) (8273:8273:8273))
        (PORT d[9] (6183:6183:6183) (6631:6631:6631))
        (PORT d[10] (7263:7263:7263) (7732:7732:7732))
        (PORT d[11] (8892:8892:8892) (9431:9431:9431))
        (PORT d[12] (6499:6499:6499) (6950:6950:6950))
        (PORT clk (2699:2699:2699) (2586:2586:2586))
        (PORT ena (4617:4617:4617) (4720:4720:4720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2586:2586:2586))
        (PORT d[0] (4617:4617:4617) (4720:4720:4720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5438:5438:5438) (5406:5406:5406))
        (PORT datab (5834:5834:5834) (5962:5962:5962))
        (PORT datac (1627:1627:1627) (1559:1559:1559))
        (PORT datad (1223:1223:1223) (1199:1199:1199))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (2274:2274:2274))
        (PORT datab (4860:4860:4860) (4931:4931:4931))
        (PORT datac (206:206:206) (230:230:230))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (4910:4910:4910))
        (PORT clk (2743:2743:2743) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6935:6935:6935) (7370:7370:7370))
        (PORT d[1] (8324:8324:8324) (8757:8757:8757))
        (PORT d[2] (8769:8769:8769) (9281:9281:9281))
        (PORT d[3] (5905:5905:5905) (6384:6384:6384))
        (PORT d[4] (9608:9608:9608) (10196:10196:10196))
        (PORT d[5] (8474:8474:8474) (8960:8960:8960))
        (PORT d[6] (4619:4619:4619) (4990:4990:4990))
        (PORT d[7] (6622:6622:6622) (7051:7051:7051))
        (PORT d[8] (5428:5428:5428) (5871:5871:5871))
        (PORT d[9] (6617:6617:6617) (7120:7120:7120))
        (PORT d[10] (5390:5390:5390) (5786:5786:5786))
        (PORT d[11] (5392:5392:5392) (5792:5792:5792))
        (PORT d[12] (5459:5459:5459) (5877:5877:5877))
        (PORT clk (2739:2739:2739) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6392:6392:6392) (6415:6415:6415))
        (PORT clk (2739:2739:2739) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2671:2671:2671))
        (PORT d[0] (7034:7034:7034) (7042:7042:7042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6937:6937:6937) (7370:7370:7370))
        (PORT d[1] (8300:8300:8300) (8730:8730:8730))
        (PORT d[2] (8718:8718:8718) (9229:9229:9229))
        (PORT d[3] (5907:5907:5907) (6385:6385:6385))
        (PORT d[4] (9593:9593:9593) (10166:10166:10166))
        (PORT d[5] (8476:8476:8476) (8961:8961:8961))
        (PORT d[6] (4621:4621:4621) (4991:4991:4991))
        (PORT d[7] (6624:6624:6624) (7052:7052:7052))
        (PORT d[8] (5430:5430:5430) (5872:5872:5872))
        (PORT d[9] (6619:6619:6619) (7121:7121:7121))
        (PORT d[10] (5392:5392:5392) (5787:5787:5787))
        (PORT d[11] (5394:5394:5394) (5793:5793:5793))
        (PORT d[12] (5461:5461:5461) (5878:5878:5878))
        (PORT clk (2697:2697:2697) (2591:2591:2591))
        (PORT ena (6146:6146:6146) (6392:6392:6392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2591:2591:2591))
        (PORT d[0] (6146:6146:6146) (6392:6392:6392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4642:4642:4642) (5030:5030:5030))
        (PORT clk (2730:2730:2730) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7273:7273:7273) (7707:7707:7707))
        (PORT d[1] (8334:8334:8334) (8765:8765:8765))
        (PORT d[2] (8719:8719:8719) (9227:9227:9227))
        (PORT d[3] (6279:6279:6279) (6758:6758:6758))
        (PORT d[4] (9216:9216:9216) (9807:9807:9807))
        (PORT d[5] (8458:8458:8458) (8942:8942:8942))
        (PORT d[6] (4958:4958:4958) (5321:5321:5321))
        (PORT d[7] (6950:6950:6950) (7375:7375:7375))
        (PORT d[8] (5485:5485:5485) (5923:5923:5923))
        (PORT d[9] (7006:7006:7006) (7509:7509:7509))
        (PORT d[10] (5725:5725:5725) (6114:6114:6114))
        (PORT d[11] (5382:5382:5382) (5781:5781:5781))
        (PORT d[12] (5125:5125:5125) (5543:5543:5543))
        (PORT clk (2726:2726:2726) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6426:6426:6426) (6443:6443:6443))
        (PORT clk (2726:2726:2726) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2657:2657:2657))
        (PORT d[0] (7053:7053:7053) (7078:7078:7078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7249:7249:7249) (7679:7679:7679))
        (PORT d[1] (8336:8336:8336) (8766:8766:8766))
        (PORT d[2] (8427:8427:8427) (8942:8942:8942))
        (PORT d[3] (6281:6281:6281) (6759:6759:6759))
        (PORT d[4] (9589:9589:9589) (10175:10175:10175))
        (PORT d[5] (8460:8460:8460) (8943:8943:8943))
        (PORT d[6] (4960:4960:4960) (5322:5322:5322))
        (PORT d[7] (6952:6952:6952) (7376:7376:7376))
        (PORT d[8] (5487:5487:5487) (5924:5924:5924))
        (PORT d[9] (7008:7008:7008) (7510:7510:7510))
        (PORT d[10] (5727:5727:5727) (6115:6115:6115))
        (PORT d[11] (5384:5384:5384) (5782:5782:5782))
        (PORT d[12] (5127:5127:5127) (5544:5544:5544))
        (PORT clk (2684:2684:2684) (2577:2577:2577))
        (PORT ena (6179:6179:6179) (6414:6414:6414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2577:2577:2577))
        (PORT d[0] (6179:6179:6179) (6414:6414:6414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5437:5437:5437) (5405:5405:5405))
        (PORT datab (1565:1565:1565) (1555:1555:1555))
        (PORT datac (5787:5787:5787) (5924:5924:5924))
        (PORT datad (1543:1543:1543) (1532:1532:1532))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (4987:4987:4987))
        (PORT clk (2753:2753:2753) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6923:6923:6923) (7361:7361:7361))
        (PORT d[1] (7993:7993:7993) (8431:8431:8431))
        (PORT d[2] (8973:8973:8973) (9457:9457:9457))
        (PORT d[3] (5919:5919:5919) (6403:6403:6403))
        (PORT d[4] (9539:9539:9539) (10125:10125:10125))
        (PORT d[5] (8114:8114:8114) (8604:8604:8604))
        (PORT d[6] (4693:4693:4693) (5063:5063:5063))
        (PORT d[7] (6597:6597:6597) (7026:7026:7026))
        (PORT d[8] (5533:5533:5533) (5980:5980:5980))
        (PORT d[9] (6609:6609:6609) (7114:7114:7114))
        (PORT d[10] (5310:5310:5310) (5700:5700:5700))
        (PORT d[11] (5369:5369:5369) (5767:5767:5767))
        (PORT d[12] (5436:5436:5436) (5852:5852:5852))
        (PORT clk (2749:2749:2749) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4326:4326:4326))
        (PORT clk (2749:2749:2749) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2681:2681:2681))
        (PORT d[0] (5156:5156:5156) (4961:4961:4961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6899:6899:6899) (7333:7333:7333))
        (PORT d[1] (7995:7995:7995) (8432:8432:8432))
        (PORT d[2] (8756:8756:8756) (9267:9267:9267))
        (PORT d[3] (5921:5921:5921) (6404:6404:6404))
        (PORT d[4] (9892:9892:9892) (10466:10466:10466))
        (PORT d[5] (8116:8116:8116) (8605:8605:8605))
        (PORT d[6] (4695:4695:4695) (5064:5064:5064))
        (PORT d[7] (6599:6599:6599) (7027:7027:7027))
        (PORT d[8] (5535:5535:5535) (5981:5981:5981))
        (PORT d[9] (6611:6611:6611) (7115:7115:7115))
        (PORT d[10] (5312:5312:5312) (5701:5701:5701))
        (PORT d[11] (5371:5371:5371) (5768:5768:5768))
        (PORT d[12] (5438:5438:5438) (5853:5853:5853))
        (PORT clk (2707:2707:2707) (2601:2601:2601))
        (PORT ena (6489:6489:6489) (6725:6725:6725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2601:2601:2601))
        (PORT d[0] (6489:6489:6489) (6725:6725:6725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (5009:5009:5009))
        (PORT clk (2726:2726:2726) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7284:7284:7284) (7715:7715:7715))
        (PORT d[1] (5144:5144:5144) (5506:5506:5506))
        (PORT d[2] (8386:8386:8386) (8907:8907:8907))
        (PORT d[3] (6308:6308:6308) (6789:6789:6789))
        (PORT d[4] (9239:9239:9239) (9830:9830:9830))
        (PORT d[5] (5035:5035:5035) (5413:5413:5413))
        (PORT d[6] (4718:4718:4718) (5085:5085:5085))
        (PORT d[7] (6934:6934:6934) (7360:7360:7360))
        (PORT d[8] (7054:7054:7054) (7588:7588:7588))
        (PORT d[9] (6967:6967:6967) (7467:7467:7467))
        (PORT d[10] (5767:5767:5767) (6157:6157:6157))
        (PORT d[11] (5415:5415:5415) (5817:5817:5817))
        (PORT d[12] (5458:5458:5458) (5873:5873:5873))
        (PORT clk (2722:2722:2722) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6197:6197:6197) (6022:6022:6022))
        (PORT clk (2722:2722:2722) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2653:2653:2653))
        (PORT d[0] (7177:7177:7177) (6991:6991:6991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7246:7246:7246) (7673:7673:7673))
        (PORT d[1] (4831:4831:4831) (5215:5215:5215))
        (PORT d[2] (8389:8389:8389) (8905:8905:8905))
        (PORT d[3] (6310:6310:6310) (6790:6790:6790))
        (PORT d[4] (9224:9224:9224) (9800:9800:9800))
        (PORT d[5] (5037:5037:5037) (5414:5414:5414))
        (PORT d[6] (4720:4720:4720) (5086:5086:5086))
        (PORT d[7] (6936:6936:6936) (7361:7361:7361))
        (PORT d[8] (7056:7056:7056) (7589:7589:7589))
        (PORT d[9] (6969:6969:6969) (7468:7468:7468))
        (PORT d[10] (5769:5769:5769) (6158:6158:6158))
        (PORT d[11] (5417:5417:5417) (5818:5818:5818))
        (PORT d[12] (5460:5460:5460) (5874:5874:5874))
        (PORT clk (2680:2680:2680) (2573:2573:2573))
        (PORT ena (6114:6114:6114) (6352:6352:6352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2573:2573:2573))
        (PORT d[0] (6114:6114:6114) (6352:6352:6352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5445:5445:5445) (5413:5413:5413))
        (PORT datab (1932:1932:1932) (1910:1910:1910))
        (PORT datac (5781:5781:5781) (5917:5917:5917))
        (PORT datad (1213:1213:1213) (1212:1212:1212))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4863:4863:4863))
        (PORT clk (2728:2728:2728) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7328:7328:7328) (7794:7794:7794))
        (PORT d[1] (8191:8191:8191) (8653:8653:8653))
        (PORT d[2] (8250:8250:8250) (8805:8805:8805))
        (PORT d[3] (5527:5527:5527) (5981:5981:5981))
        (PORT d[4] (7516:7516:7516) (8068:8068:8068))
        (PORT d[5] (5957:5957:5957) (6346:6346:6346))
        (PORT d[6] (5369:5369:5369) (5779:5779:5779))
        (PORT d[7] (7455:7455:7455) (7942:7942:7942))
        (PORT d[8] (7405:7405:7405) (7957:7957:7957))
        (PORT d[9] (6312:6312:6312) (6794:6794:6794))
        (PORT d[10] (7607:7607:7607) (8069:8069:8069))
        (PORT d[11] (9207:9207:9207) (9735:9735:9735))
        (PORT d[12] (5517:5517:5517) (5966:5966:5966))
        (PORT clk (2724:2724:2724) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8678:8678:8678) (8850:8850:8850))
        (PORT clk (2724:2724:2724) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2649:2649:2649))
        (PORT d[0] (9305:9305:9305) (9485:9485:9485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6923:6923:6923) (7388:7388:7388))
        (PORT d[1] (8498:8498:8498) (8969:8969:8969))
        (PORT d[2] (8279:8279:8279) (8832:8832:8832))
        (PORT d[3] (5529:5529:5529) (5982:5982:5982))
        (PORT d[4] (7476:7476:7476) (8011:8011:8011))
        (PORT d[5] (5959:5959:5959) (6347:6347:6347))
        (PORT d[6] (5371:5371:5371) (5780:5780:5780))
        (PORT d[7] (7457:7457:7457) (7943:7943:7943))
        (PORT d[8] (7407:7407:7407) (7958:7958:7958))
        (PORT d[9] (6314:6314:6314) (6795:6795:6795))
        (PORT d[10] (7609:7609:7609) (8070:8070:8070))
        (PORT d[11] (9209:9209:9209) (9736:9736:9736))
        (PORT d[12] (5519:5519:5519) (5967:5967:5967))
        (PORT clk (2682:2682:2682) (2569:2569:2569))
        (PORT ena (4451:4451:4451) (4551:4551:4551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2569:2569:2569))
        (PORT d[0] (4451:4451:4451) (4551:4551:4551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4632:4632:4632) (5012:5012:5012))
        (PORT clk (2737:2737:2737) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6937:6937:6937) (7371:7371:7371))
        (PORT d[1] (5484:5484:5484) (5844:5844:5844))
        (PORT d[2] (8656:8656:8656) (9151:9151:9151))
        (PORT d[3] (6322:6322:6322) (6800:6800:6800))
        (PORT d[4] (9188:9188:9188) (9778:9778:9778))
        (PORT d[5] (8484:8484:8484) (8971:8971:8971))
        (PORT d[6] (4700:4700:4700) (5066:5066:5066))
        (PORT d[7] (6623:6623:6623) (7052:7052:7052))
        (PORT d[8] (5478:5478:5478) (5913:5913:5913))
        (PORT d[9] (6276:6276:6276) (6790:6790:6790))
        (PORT d[10] (5361:5361:5361) (5754:5754:5754))
        (PORT d[11] (5047:5047:5047) (5457:5457:5457))
        (PORT d[12] (5450:5450:5450) (5868:5868:5868))
        (PORT clk (2733:2733:2733) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4340:4340:4340))
        (PORT clk (2733:2733:2733) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2665:2665:2665))
        (PORT d[0] (4986:4986:4986) (4975:4975:4975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6939:6939:6939) (7372:7372:7372))
        (PORT d[1] (8183:8183:8183) (8637:8637:8637))
        (PORT d[2] (8375:8375:8375) (8889:8889:8889))
        (PORT d[3] (6324:6324:6324) (6801:6801:6801))
        (PORT d[4] (9600:9600:9600) (10187:10187:10187))
        (PORT d[5] (8486:8486:8486) (8972:8972:8972))
        (PORT d[6] (4702:4702:4702) (5067:5067:5067))
        (PORT d[7] (6625:6625:6625) (7053:7053:7053))
        (PORT d[8] (5480:5480:5480) (5914:5914:5914))
        (PORT d[9] (6278:6278:6278) (6791:6791:6791))
        (PORT d[10] (5363:5363:5363) (5755:5755:5755))
        (PORT d[11] (5049:5049:5049) (5458:5458:5458))
        (PORT d[12] (5452:5452:5452) (5869:5869:5869))
        (PORT clk (2691:2691:2691) (2585:2585:2585))
        (PORT ena (5814:5814:5814) (6064:6064:6064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2585:2585:2585))
        (PORT d[0] (5814:5814:5814) (6064:6064:6064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5444:5444:5444) (5413:5413:5413))
        (PORT datab (5828:5828:5828) (5956:5956:5956))
        (PORT datac (961:961:961) (936:936:936))
        (PORT datad (1490:1490:1490) (1484:1484:1484))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4549:4549:4549))
        (PORT clk (2691:2691:2691) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7614:7614:7614) (8071:8071:8071))
        (PORT d[1] (4854:4854:4854) (5244:5244:5244))
        (PORT d[2] (7517:7517:7517) (8071:8071:8071))
        (PORT d[3] (5852:5852:5852) (6294:6294:6294))
        (PORT d[4] (7446:7446:7446) (7993:7993:7993))
        (PORT d[5] (6563:6563:6563) (6991:6991:6991))
        (PORT d[6] (7064:7064:7064) (7589:7589:7589))
        (PORT d[7] (8150:8150:8150) (8625:8625:8625))
        (PORT d[8] (7017:7017:7017) (7574:7574:7574))
        (PORT d[9] (6598:6598:6598) (7078:7078:7078))
        (PORT d[10] (8301:8301:8301) (8751:8751:8751))
        (PORT d[11] (5995:5995:5995) (6488:6488:6488))
        (PORT d[12] (5876:5876:5876) (6326:6326:6326))
        (PORT clk (2687:2687:2687) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4594:4594:4594))
        (PORT clk (2687:2687:2687) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2611:2611:2611))
        (PORT d[0] (5230:5230:5230) (5229:5229:5229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2612:2612:2612))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2612:2612:2612))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2612:2612:2612))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7670:7670:7670) (8132:8132:8132))
        (PORT d[1] (4855:4855:4855) (5247:5247:5247))
        (PORT d[2] (7493:7493:7493) (8043:8043:8043))
        (PORT d[3] (5854:5854:5854) (6295:6295:6295))
        (PORT d[4] (7103:7103:7103) (7660:7660:7660))
        (PORT d[5] (6565:6565:6565) (6992:6992:6992))
        (PORT d[6] (7066:7066:7066) (7590:7590:7590))
        (PORT d[7] (8152:8152:8152) (8626:8626:8626))
        (PORT d[8] (7019:7019:7019) (7575:7575:7575))
        (PORT d[9] (6600:6600:6600) (7079:7079:7079))
        (PORT d[10] (8303:8303:8303) (8752:8752:8752))
        (PORT d[11] (5997:5997:5997) (6489:6489:6489))
        (PORT d[12] (5878:5878:5878) (6327:6327:6327))
        (PORT clk (2645:2645:2645) (2531:2531:2531))
        (PORT ena (5680:5680:5680) (5798:5798:5798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2531:2531:2531))
        (PORT d[0] (5680:5680:5680) (5798:5798:5798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5194:5194:5194) (5562:5562:5562))
        (PORT clk (2749:2749:2749) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6934:6934:6934) (7368:7368:7368))
        (PORT d[1] (8197:8197:8197) (8657:8657:8657))
        (PORT d[2] (9059:9059:9059) (9545:9545:9545))
        (PORT d[3] (5931:5931:5931) (6413:6413:6413))
        (PORT d[4] (9584:9584:9584) (10173:10173:10173))
        (PORT d[5] (8093:8093:8093) (8581:8581:8581))
        (PORT d[6] (4710:4710:4710) (5080:5080:5080))
        (PORT d[7] (6639:6639:6639) (7073:7073:7073))
        (PORT d[8] (5524:5524:5524) (5967:5967:5967))
        (PORT d[9] (6258:6258:6258) (6771:6771:6771))
        (PORT d[10] (5348:5348:5348) (5744:5744:5744))
        (PORT d[11] (5352:5352:5352) (5748:5748:5748))
        (PORT d[12] (5435:5435:5435) (5851:5851:5851))
        (PORT clk (2745:2745:2745) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6915:6915:6915) (6844:6844:6844))
        (PORT clk (2745:2745:2745) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2676:2676:2676))
        (PORT d[0] (7599:7599:7599) (7530:7530:7530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6900:6900:6900) (7334:7334:7334))
        (PORT d[1] (7980:7980:7980) (8410:8410:8410))
        (PORT d[2] (8782:8782:8782) (9290:9290:9290))
        (PORT d[3] (5933:5933:5933) (6414:6414:6414))
        (PORT d[4] (9548:9548:9548) (10118:10118:10118))
        (PORT d[5] (8095:8095:8095) (8582:8582:8582))
        (PORT d[6] (4712:4712:4712) (5081:5081:5081))
        (PORT d[7] (6641:6641:6641) (7074:7074:7074))
        (PORT d[8] (5526:5526:5526) (5968:5968:5968))
        (PORT d[9] (6260:6260:6260) (6772:6772:6772))
        (PORT d[10] (5350:5350:5350) (5745:5745:5745))
        (PORT d[11] (5354:5354:5354) (5749:5749:5749))
        (PORT d[12] (5437:5437:5437) (5852:5852:5852))
        (PORT clk (2703:2703:2703) (2596:2596:2596))
        (PORT ena (6157:6157:6157) (6406:6406:6406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2596:2596:2596))
        (PORT d[0] (6157:6157:6157) (6406:6406:6406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5439:5439:5439) (5407:5407:5407))
        (PORT datab (1027:1027:1027) (1014:1014:1014))
        (PORT datac (5785:5785:5785) (5922:5922:5922))
        (PORT datad (1527:1527:1527) (1520:1520:1520))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (4860:4860:4860) (4932:4932:4932))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (4858:4858:4858) (4929:4929:4929))
        (PORT datac (206:206:206) (230:230:230))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4934:4934:4934))
        (PORT clk (2718:2718:2718) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6348:6348:6348) (6862:6862:6862))
        (PORT d[1] (6339:6339:6339) (6837:6837:6837))
        (PORT d[2] (5854:5854:5854) (6337:6337:6337))
        (PORT d[3] (6210:6210:6210) (6677:6677:6677))
        (PORT d[4] (5470:5470:5470) (5877:5877:5877))
        (PORT d[5] (6227:6227:6227) (6691:6691:6691))
        (PORT d[6] (6087:6087:6087) (6546:6546:6546))
        (PORT d[7] (6819:6819:6819) (7348:7348:7348))
        (PORT d[8] (5475:5475:5475) (5868:5868:5868))
        (PORT d[9] (5500:5500:5500) (5950:5950:5950))
        (PORT d[10] (5928:5928:5928) (6407:6407:6407))
        (PORT d[11] (6614:6614:6614) (7121:7121:7121))
        (PORT d[12] (6907:6907:6907) (7418:7418:7418))
        (PORT clk (2714:2714:2714) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6174:6174:6174) (6004:6004:6004))
        (PORT clk (2714:2714:2714) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2634:2634:2634))
        (PORT d[0] (6801:6801:6801) (6639:6639:6639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6306:6306:6306) (6804:6804:6804))
        (PORT d[1] (6287:6287:6287) (6782:6782:6782))
        (PORT d[2] (5908:5908:5908) (6390:6390:6390))
        (PORT d[3] (6212:6212:6212) (6678:6678:6678))
        (PORT d[4] (5472:5472:5472) (5878:5878:5878))
        (PORT d[5] (6229:6229:6229) (6692:6692:6692))
        (PORT d[6] (6089:6089:6089) (6547:6547:6547))
        (PORT d[7] (6821:6821:6821) (7349:7349:7349))
        (PORT d[8] (5477:5477:5477) (5869:5869:5869))
        (PORT d[9] (5502:5502:5502) (5951:5951:5951))
        (PORT d[10] (5930:5930:5930) (6408:6408:6408))
        (PORT d[11] (6616:6616:6616) (7122:7122:7122))
        (PORT d[12] (6909:6909:6909) (7419:7419:7419))
        (PORT clk (2672:2672:2672) (2554:2554:2554))
        (PORT ena (4088:4088:4088) (4163:4163:4163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2554:2554:2554))
        (PORT d[0] (4088:4088:4088) (4163:4163:4163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4992:4992:4992) (5402:5402:5402))
        (PORT clk (2749:2749:2749) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6948:6948:6948) (7449:7449:7449))
        (PORT d[1] (6381:6381:6381) (6877:6877:6877))
        (PORT d[2] (5780:5780:5780) (6226:6226:6226))
        (PORT d[3] (8131:8131:8131) (8668:8668:8668))
        (PORT d[4] (5934:5934:5934) (6384:6384:6384))
        (PORT d[5] (7329:7329:7329) (7791:7791:7791))
        (PORT d[6] (7738:7738:7738) (8255:8255:8255))
        (PORT d[7] (7914:7914:7914) (8442:8442:8442))
        (PORT d[8] (7316:7316:7316) (7818:7818:7818))
        (PORT d[9] (7236:7236:7236) (7665:7665:7665))
        (PORT d[10] (6237:6237:6237) (6725:6725:6725))
        (PORT d[11] (8261:8261:8261) (8813:8813:8813))
        (PORT d[12] (7751:7751:7751) (8278:8278:8278))
        (PORT clk (2745:2745:2745) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7020:7020:7020) (6912:6912:6912))
        (PORT clk (2745:2745:2745) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2665:2665:2665))
        (PORT d[0] (7647:7647:7647) (7547:7547:7547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6960:6960:6960) (7446:7446:7446))
        (PORT d[1] (6784:6784:6784) (7277:7277:7277))
        (PORT d[2] (5790:5790:5790) (6220:6220:6220))
        (PORT d[3] (8133:8133:8133) (8669:8669:8669))
        (PORT d[4] (6238:6238:6238) (6668:6668:6668))
        (PORT d[5] (7331:7331:7331) (7792:7792:7792))
        (PORT d[6] (7740:7740:7740) (8256:8256:8256))
        (PORT d[7] (7916:7916:7916) (8443:8443:8443))
        (PORT d[8] (7318:7318:7318) (7819:7819:7819))
        (PORT d[9] (7238:7238:7238) (7666:7666:7666))
        (PORT d[10] (6239:6239:6239) (6726:6726:6726))
        (PORT d[11] (8263:8263:8263) (8814:8814:8814))
        (PORT d[12] (7753:7753:7753) (8279:8279:8279))
        (PORT clk (2703:2703:2703) (2585:2585:2585))
        (PORT ena (4802:4802:4802) (4843:4843:4843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2585:2585:2585))
        (PORT d[0] (4802:4802:4802) (4843:4843:4843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6205:6205:6205) (6341:6341:6341))
        (PORT datab (4725:4725:4725) (4695:4695:4695))
        (PORT datac (2264:2264:2264) (2242:2242:2242))
        (PORT datad (1386:1386:1386) (1389:1389:1389))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5005:5005:5005) (5411:5411:5411))
        (PORT clk (2761:2761:2761) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7285:7285:7285) (7784:7784:7784))
        (PORT d[1] (6746:6746:6746) (7239:7239:7239))
        (PORT d[2] (9344:9344:9344) (9892:9892:9892))
        (PORT d[3] (8137:8137:8137) (8672:8672:8672))
        (PORT d[4] (6220:6220:6220) (6654:6654:6654))
        (PORT d[5] (7629:7629:7629) (8086:8086:8086))
        (PORT d[6] (7725:7725:7725) (8239:8239:8239))
        (PORT d[7] (6001:6001:6001) (6499:6499:6499))
        (PORT d[8] (7342:7342:7342) (7846:7846:7846))
        (PORT d[9] (7181:7181:7181) (7608:7608:7608))
        (PORT d[10] (6213:6213:6213) (6696:6696:6696))
        (PORT d[11] (8244:8244:8244) (8795:8795:8795))
        (PORT d[12] (7768:7768:7768) (8291:8291:8291))
        (PORT clk (2757:2757:2757) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (4778:4778:4778))
        (PORT clk (2757:2757:2757) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2684:2684:2684))
        (PORT d[0] (5449:5449:5449) (5413:5413:5413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6992:6992:6992) (7500:7500:7500))
        (PORT d[1] (6758:6758:6758) (7236:7236:7236))
        (PORT d[2] (9373:9373:9373) (9918:9918:9918))
        (PORT d[3] (8139:8139:8139) (8673:8673:8673))
        (PORT d[4] (5545:5545:5545) (5992:5992:5992))
        (PORT d[5] (7631:7631:7631) (8087:8087:8087))
        (PORT d[6] (7727:7727:7727) (8240:8240:8240))
        (PORT d[7] (6003:6003:6003) (6500:6500:6500))
        (PORT d[8] (7344:7344:7344) (7847:7847:7847))
        (PORT d[9] (7183:7183:7183) (7609:7609:7609))
        (PORT d[10] (6215:6215:6215) (6697:6697:6697))
        (PORT d[11] (8246:8246:8246) (8796:8796:8796))
        (PORT d[12] (7770:7770:7770) (8292:8292:8292))
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (PORT ena (4750:4750:4750) (4793:4793:4793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2604:2604:2604))
        (PORT d[0] (4750:4750:4750) (4793:4793:4793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (5360:5360:5360))
        (PORT clk (2749:2749:2749) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6956:6956:6956) (7451:7451:7451))
        (PORT d[1] (6380:6380:6380) (6876:6876:6876))
        (PORT d[2] (5470:5470:5470) (5911:5911:5911))
        (PORT d[3] (8068:8068:8068) (8608:8608:8608))
        (PORT d[4] (6219:6219:6219) (6652:6652:6652))
        (PORT d[5] (7328:7328:7328) (7790:7790:7790))
        (PORT d[6] (7756:7756:7756) (8273:8273:8273))
        (PORT d[7] (7850:7850:7850) (8375:8375:8375))
        (PORT d[8] (7298:7298:7298) (7801:7801:7801))
        (PORT d[9] (7485:7485:7485) (7911:7911:7911))
        (PORT d[10] (6195:6195:6195) (6682:6682:6682))
        (PORT d[11] (7871:7871:7871) (8424:8424:8424))
        (PORT d[12] (7741:7741:7741) (8262:8262:8262))
        (PORT clk (2745:2745:2745) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7241:7241:7241) (7308:7308:7308))
        (PORT clk (2745:2745:2745) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2665:2665:2665))
        (PORT d[0] (7868:7868:7868) (7943:7943:7943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6653:6653:6653) (7158:7158:7158))
        (PORT d[1] (6356:6356:6356) (6849:6849:6849))
        (PORT d[2] (5514:5514:5514) (5973:5973:5973))
        (PORT d[3] (8070:8070:8070) (8609:8609:8609))
        (PORT d[4] (5918:5918:5918) (6362:6362:6362))
        (PORT d[5] (7330:7330:7330) (7791:7791:7791))
        (PORT d[6] (7758:7758:7758) (8274:8274:8274))
        (PORT d[7] (7852:7852:7852) (8376:8376:8376))
        (PORT d[8] (7300:7300:7300) (7802:7802:7802))
        (PORT d[9] (7487:7487:7487) (7912:7912:7912))
        (PORT d[10] (6197:6197:6197) (6683:6683:6683))
        (PORT d[11] (7873:7873:7873) (8425:8425:8425))
        (PORT d[12] (7743:7743:7743) (8263:8263:8263))
        (PORT clk (2703:2703:2703) (2585:2585:2585))
        (PORT ena (4493:4493:4493) (4517:4517:4517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2585:2585:2585))
        (PORT d[0] (4493:4493:4493) (4517:4517:4517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6205:6205:6205) (6342:6342:6342))
        (PORT datab (4723:4723:4723) (4692:4692:4692))
        (PORT datac (1062:1062:1062) (1073:1073:1073))
        (PORT datad (1343:1343:1343) (1351:1351:1351))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5343:5343:5343) (5779:5779:5779))
        (PORT clk (2717:2717:2717) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6309:6309:6309) (6824:6824:6824))
        (PORT d[1] (6726:6726:6726) (7202:7202:7202))
        (PORT d[2] (6572:6572:6572) (7029:7029:7029))
        (PORT d[3] (7025:7025:7025) (7572:7572:7572))
        (PORT d[4] (5127:5127:5127) (5537:5537:5537))
        (PORT d[5] (6861:6861:6861) (7326:7326:7326))
        (PORT d[6] (6948:6948:6948) (7457:7457:7457))
        (PORT d[7] (6889:6889:6889) (7435:7435:7435))
        (PORT d[8] (5768:5768:5768) (6155:6155:6155))
        (PORT d[9] (6539:6539:6539) (6971:6971:6971))
        (PORT d[10] (6565:6565:6565) (7077:7077:7077))
        (PORT d[11] (6812:6812:6812) (7374:7374:7374))
        (PORT d[12] (6679:6679:6679) (7212:7212:7212))
        (PORT clk (2713:2713:2713) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5129:5129:5129) (5027:5027:5027))
        (PORT clk (2713:2713:2713) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2635:2635:2635))
        (PORT d[0] (5756:5756:5756) (5662:5662:5662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6285:6285:6285) (6796:6796:6796))
        (PORT d[1] (6702:6702:6702) (7174:7174:7174))
        (PORT d[2] (6255:6255:6255) (6739:6739:6739))
        (PORT d[3] (7027:7027:7027) (7573:7573:7573))
        (PORT d[4] (5129:5129:5129) (5538:5538:5538))
        (PORT d[5] (6863:6863:6863) (7327:7327:7327))
        (PORT d[6] (6950:6950:6950) (7458:7458:7458))
        (PORT d[7] (6891:6891:6891) (7436:7436:7436))
        (PORT d[8] (5770:5770:5770) (6156:6156:6156))
        (PORT d[9] (6541:6541:6541) (6972:6972:6972))
        (PORT d[10] (6567:6567:6567) (7078:7078:7078))
        (PORT d[11] (6814:6814:6814) (7375:7375:7375))
        (PORT d[12] (6681:6681:6681) (7213:7213:7213))
        (PORT clk (2671:2671:2671) (2555:2555:2555))
        (PORT ena (4146:4146:4146) (4201:4201:4201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2555:2555:2555))
        (PORT d[0] (4146:4146:4146) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (5349:5349:5349))
        (PORT clk (2747:2747:2747) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6907:6907:6907) (7407:7407:7407))
        (PORT d[1] (6649:6649:6649) (7128:7128:7128))
        (PORT d[2] (5889:5889:5889) (6349:6349:6349))
        (PORT d[3] (7785:7785:7785) (8330:8330:8330))
        (PORT d[4] (6259:6259:6259) (6701:6701:6701))
        (PORT d[5] (7276:7276:7276) (7735:7735:7735))
        (PORT d[6] (7374:7374:7374) (7891:7891:7891))
        (PORT d[7] (7558:7558:7558) (8091:8091:8091))
        (PORT d[8] (7672:7672:7672) (8176:8176:8176))
        (PORT d[9] (7517:7517:7517) (7940:7940:7940))
        (PORT d[10] (5854:5854:5854) (6338:6338:6338))
        (PORT d[11] (7887:7887:7887) (8438:8438:8438))
        (PORT d[12] (7399:7399:7399) (7923:7923:7923))
        (PORT clk (2743:2743:2743) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7082:7082:7082) (7172:7172:7172))
        (PORT clk (2743:2743:2743) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2664:2664:2664))
        (PORT d[0] (7392:7392:7392) (7504:7504:7504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6614:6614:6614) (7125:7125:7125))
        (PORT d[1] (6358:6358:6358) (6852:6852:6852))
        (PORT d[2] (5865:5865:5865) (6321:6321:6321))
        (PORT d[3] (7787:7787:7787) (8331:8331:8331))
        (PORT d[4] (5891:5891:5891) (6336:6336:6336))
        (PORT d[5] (7278:7278:7278) (7736:7736:7736))
        (PORT d[6] (7376:7376:7376) (7892:7892:7892))
        (PORT d[7] (7560:7560:7560) (8092:8092:8092))
        (PORT d[8] (7674:7674:7674) (8177:8177:8177))
        (PORT d[9] (7519:7519:7519) (7941:7941:7941))
        (PORT d[10] (5856:5856:5856) (6339:6339:6339))
        (PORT d[11] (7889:7889:7889) (8439:8439:8439))
        (PORT d[12] (7401:7401:7401) (7924:7924:7924))
        (PORT clk (2701:2701:2701) (2584:2584:2584))
        (PORT ena (4408:4408:4408) (4459:4459:4459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2584:2584:2584))
        (PORT d[0] (4408:4408:4408) (4459:4459:4459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6205:6205:6205) (6341:6341:6341))
        (PORT datab (4724:4724:4724) (4694:4694:4694))
        (PORT datac (2365:2365:2365) (2340:2340:2340))
        (PORT datad (1443:1443:1443) (1452:1452:1452))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (5249:5249:5249))
        (PORT clk (2739:2739:2739) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6377:6377:6377) (6896:6896:6896))
        (PORT d[1] (6989:6989:6989) (7475:7475:7475))
        (PORT d[2] (6636:6636:6636) (7128:7128:7128))
        (PORT d[3] (5909:5909:5909) (6393:6393:6393))
        (PORT d[4] (6235:6235:6235) (6677:6677:6677))
        (PORT d[5] (5940:5940:5940) (6430:6430:6430))
        (PORT d[6] (5764:5764:5764) (6206:6206:6206))
        (PORT d[7] (6001:6001:6001) (6508:6508:6508))
        (PORT d[8] (6503:6503:6503) (6927:6927:6927))
        (PORT d[9] (5877:5877:5877) (6319:6319:6319))
        (PORT d[10] (5874:5874:5874) (6349:6349:6349))
        (PORT d[11] (5887:5887:5887) (6364:6364:6364))
        (PORT d[12] (7617:7617:7617) (8123:8123:8123))
        (PORT clk (2735:2735:2735) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8779:8779:8779) (8866:8866:8866))
        (PORT clk (2735:2735:2735) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2661:2661:2661))
        (PORT d[0] (9406:9406:9406) (9501:9501:9501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6335:6335:6335) (6841:6841:6841))
        (PORT d[1] (7360:7360:7360) (7847:7847:7847))
        (PORT d[2] (6665:6665:6665) (7155:7155:7155))
        (PORT d[3] (5911:5911:5911) (6394:6394:6394))
        (PORT d[4] (5920:5920:5920) (6375:6375:6375))
        (PORT d[5] (5942:5942:5942) (6431:6431:6431))
        (PORT d[6] (5766:5766:5766) (6207:6207:6207))
        (PORT d[7] (6003:6003:6003) (6509:6509:6509))
        (PORT d[8] (6505:6505:6505) (6928:6928:6928))
        (PORT d[9] (5879:5879:5879) (6320:6320:6320))
        (PORT d[10] (5876:5876:5876) (6350:6350:6350))
        (PORT d[11] (5889:5889:5889) (6365:6365:6365))
        (PORT d[12] (7619:7619:7619) (8124:8124:8124))
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (PORT ena (4789:4789:4789) (4862:4862:4862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (PORT d[0] (4789:4789:4789) (4862:4862:4862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4956:4956:4956) (5333:5333:5333))
        (PORT clk (2739:2739:2739) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6685:6685:6685) (7209:7209:7209))
        (PORT d[1] (7396:7396:7396) (7883:7883:7883))
        (PORT d[2] (6653:6653:6653) (7143:7143:7143))
        (PORT d[3] (6222:6222:6222) (6710:6710:6710))
        (PORT d[4] (6235:6235:6235) (6676:6676:6676))
        (PORT d[5] (5973:5973:5973) (6464:6464:6464))
        (PORT d[6] (5763:5763:5763) (6205:6205:6205))
        (PORT d[7] (5996:5996:5996) (6486:6486:6486))
        (PORT d[8] (6522:6522:6522) (6948:6948:6948))
        (PORT d[9] (5875:5875:5875) (6311:6311:6311))
        (PORT d[10] (5899:5899:5899) (6382:6382:6382))
        (PORT d[11] (6199:6199:6199) (6670:6670:6670))
        (PORT d[12] (7941:7941:7941) (8446:8446:8446))
        (PORT clk (2735:2735:2735) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4297:4297:4297))
        (PORT clk (2735:2735:2735) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2661:2661:2661))
        (PORT d[0] (4927:4927:4927) (4947:4947:4947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5918:5918:5918) (6396:6396:6396))
        (PORT d[1] (7704:7704:7704) (8166:8166:8166))
        (PORT d[2] (6628:6628:6628) (7119:7119:7119))
        (PORT d[3] (6224:6224:6224) (6711:6711:6711))
        (PORT d[4] (5920:5920:5920) (6370:6370:6370))
        (PORT d[5] (5975:5975:5975) (6465:6465:6465))
        (PORT d[6] (5765:5765:5765) (6206:6206:6206))
        (PORT d[7] (5998:5998:5998) (6487:6487:6487))
        (PORT d[8] (6524:6524:6524) (6949:6949:6949))
        (PORT d[9] (5877:5877:5877) (6312:6312:6312))
        (PORT d[10] (5901:5901:5901) (6383:6383:6383))
        (PORT d[11] (6201:6201:6201) (6671:6671:6671))
        (PORT d[12] (7943:7943:7943) (8447:8447:8447))
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (PORT ena (4840:4840:4840) (4911:4911:4911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2581:2581:2581))
        (PORT d[0] (4840:4840:4840) (4911:4911:4911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6206:6206:6206) (6343:6343:6343))
        (PORT datab (1909:1909:1909) (1897:1897:1897))
        (PORT datac (1614:1614:1614) (1537:1537:1537))
        (PORT datad (4670:4670:4670) (4644:4644:4644))
        (IOPATH dataa combout (354:354:354) (358:358:358))
        (IOPATH datab combout (353:353:353) (364:364:364))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (5712:5712:5712) (5771:5771:5771))
        (PORT datad (200:200:200) (222:222:222))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datab (238:238:238) (266:266:266))
        (PORT datac (5712:5712:5712) (5771:5771:5771))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (762:762:762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4398:4398:4398))
        (PORT clk (2777:2777:2777) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6247:6247:6247) (6710:6710:6710))
        (PORT d[1] (6569:6569:6569) (7002:7002:7002))
        (PORT d[2] (4598:4598:4598) (4904:4904:4904))
        (PORT d[3] (4616:4616:4616) (4955:4955:4955))
        (PORT d[4] (7448:7448:7448) (7958:7958:7958))
        (PORT d[5] (7448:7448:7448) (7989:7989:7989))
        (PORT d[6] (8183:8183:8183) (8766:8766:8766))
        (PORT d[7] (4962:4962:4962) (5317:5317:5317))
        (PORT d[8] (4672:4672:4672) (5023:5023:5023))
        (PORT d[9] (5076:5076:5076) (5480:5480:5480))
        (PORT d[10] (6163:6163:6163) (6594:6594:6594))
        (PORT d[11] (6294:6294:6294) (6811:6811:6811))
        (PORT d[12] (7824:7824:7824) (8327:8327:8327))
        (PORT clk (2773:2773:2773) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1545:1545:1545))
        (PORT clk (2773:2773:2773) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2705:2705:2705))
        (PORT d[0] (2323:2323:2323) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6276:6276:6276) (6740:6740:6740))
        (PORT d[1] (6597:6597:6597) (7033:7033:7033))
        (PORT d[2] (4274:4274:4274) (4587:4587:4587))
        (PORT d[3] (4618:4618:4618) (4956:4956:4956))
        (PORT d[4] (7462:7462:7462) (7957:7957:7957))
        (PORT d[5] (7450:7450:7450) (7990:7990:7990))
        (PORT d[6] (8185:8185:8185) (8767:8767:8767))
        (PORT d[7] (4964:4964:4964) (5318:5318:5318))
        (PORT d[8] (4674:4674:4674) (5024:5024:5024))
        (PORT d[9] (5078:5078:5078) (5481:5481:5481))
        (PORT d[10] (6165:6165:6165) (6595:6595:6595))
        (PORT d[11] (6296:6296:6296) (6812:6812:6812))
        (PORT d[12] (7826:7826:7826) (8328:8328:8328))
        (PORT clk (2731:2731:2731) (2625:2625:2625))
        (PORT ena (2485:2485:2485) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2625:2625:2625))
        (PORT d[0] (2485:2485:2485) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4561:4561:4561))
        (PORT clk (2740:2740:2740) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7226:7226:7226) (7673:7673:7673))
        (PORT d[1] (6342:6342:6342) (6798:6798:6798))
        (PORT d[2] (4377:4377:4377) (4714:4714:4714))
        (PORT d[3] (9130:9130:9130) (9779:9779:9779))
        (PORT d[4] (4554:4554:4554) (4896:4896:4896))
        (PORT d[5] (7142:7142:7142) (7677:7677:7677))
        (PORT d[6] (8532:8532:8532) (9117:9117:9117))
        (PORT d[7] (7235:7235:7235) (7682:7682:7682))
        (PORT d[8] (4336:4336:4336) (4674:4674:4674))
        (PORT d[9] (5409:5409:5409) (5818:5818:5818))
        (PORT d[10] (5043:5043:5043) (5437:5437:5437))
        (PORT d[11] (8716:8716:8716) (9344:9344:9344))
        (PORT d[12] (7355:7355:7355) (7832:7832:7832))
        (PORT clk (2736:2736:2736) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (4745:4745:4745))
        (PORT clk (2736:2736:2736) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (PORT d[0] (5426:5426:5426) (5380:5380:5380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6875:6875:6875) (7325:7325:7325))
        (PORT d[1] (6317:6317:6317) (6770:6770:6770))
        (PORT d[2] (4352:4352:4352) (4687:4687:4687))
        (PORT d[3] (9132:9132:9132) (9780:9780:9780))
        (PORT d[4] (4556:4556:4556) (4897:4897:4897))
        (PORT d[5] (7144:7144:7144) (7678:7678:7678))
        (PORT d[6] (8534:8534:8534) (9118:9118:9118))
        (PORT d[7] (7237:7237:7237) (7683:7683:7683))
        (PORT d[8] (4338:4338:4338) (4675:4675:4675))
        (PORT d[9] (5411:5411:5411) (5819:5819:5819))
        (PORT d[10] (5045:5045:5045) (5438:5438:5438))
        (PORT d[11] (8718:8718:8718) (9345:9345:9345))
        (PORT d[12] (7357:7357:7357) (7833:7833:7833))
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (PORT ena (2866:2866:2866) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (PORT d[0] (2866:2866:2866) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2578:2578:2578))
        (PORT datab (1800:1800:1800) (1776:1776:1776))
        (PORT datac (5361:5361:5361) (5451:5451:5451))
        (PORT datad (1024:1024:1024) (1038:1038:1038))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (5010:5010:5010))
        (PORT clk (2782:2782:2782) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5516:5516:5516) (5962:5962:5962))
        (PORT d[1] (6760:6760:6760) (7232:7232:7232))
        (PORT d[2] (5108:5108:5108) (5518:5518:5518))
        (PORT d[3] (9620:9620:9620) (10215:10215:10215))
        (PORT d[4] (5924:5924:5924) (6392:6392:6392))
        (PORT d[5] (6998:6998:6998) (7500:7500:7500))
        (PORT d[6] (7833:7833:7833) (8353:8353:8353))
        (PORT d[7] (5531:5531:5531) (5971:5971:5971))
        (PORT d[8] (6520:6520:6520) (6953:6953:6953))
        (PORT d[9] (6584:6584:6584) (7063:7063:7063))
        (PORT d[10] (9084:9084:9084) (9596:9596:9596))
        (PORT d[11] (9865:9865:9865) (10475:10475:10475))
        (PORT d[12] (7771:7771:7771) (8271:8271:8271))
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4042:4042:4042))
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2710:2710:2710))
        (PORT d[0] (4740:4740:4740) (4677:4677:4677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5840:5840:5840) (6279:6279:6279))
        (PORT d[1] (6762:6762:6762) (7233:7233:7233))
        (PORT d[2] (5136:5136:5136) (5548:5548:5548))
        (PORT d[3] (9622:9622:9622) (10216:10216:10216))
        (PORT d[4] (6657:6657:6657) (7090:7090:7090))
        (PORT d[5] (7000:7000:7000) (7501:7501:7501))
        (PORT d[6] (7835:7835:7835) (8354:8354:8354))
        (PORT d[7] (5533:5533:5533) (5972:5972:5972))
        (PORT d[8] (6522:6522:6522) (6954:6954:6954))
        (PORT d[9] (6586:6586:6586) (7064:7064:7064))
        (PORT d[10] (9086:9086:9086) (9597:9597:9597))
        (PORT d[11] (9867:9867:9867) (10476:10476:10476))
        (PORT d[12] (7773:7773:7773) (8272:8272:8272))
        (PORT clk (2736:2736:2736) (2630:2630:2630))
        (PORT ena (3914:3914:3914) (3886:3886:3886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2630:2630:2630))
        (PORT d[0] (3914:3914:3914) (3886:3886:3886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4557:4557:4557))
        (PORT clk (2754:2754:2754) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7598:7598:7598) (8038:8038:8038))
        (PORT d[1] (6350:6350:6350) (6807:6807:6807))
        (PORT d[2] (8296:8296:8296) (8772:8772:8772))
        (PORT d[3] (9106:9106:9106) (9749:9749:9749))
        (PORT d[4] (7957:7957:7957) (8343:8343:8343))
        (PORT d[5] (7264:7264:7264) (7810:7810:7810))
        (PORT d[6] (8538:8538:8538) (9121:9121:9121))
        (PORT d[7] (7217:7217:7217) (7660:7660:7660))
        (PORT d[8] (4380:4380:4380) (4722:4722:4722))
        (PORT d[9] (5394:5394:5394) (5802:5802:5802))
        (PORT d[10] (5388:5388:5388) (5775:5775:5775))
        (PORT d[11] (8694:8694:8694) (9325:9325:9325))
        (PORT d[12] (7403:7403:7403) (7888:7888:7888))
        (PORT clk (2750:2750:2750) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6811:6811:6811) (6881:6881:6881))
        (PORT clk (2750:2750:2750) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (PORT d[0] (7438:7438:7438) (7516:7516:7516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7299:7299:7299) (7749:7749:7749))
        (PORT d[1] (6326:6326:6326) (6779:6779:6779))
        (PORT d[2] (8677:8677:8677) (9151:9151:9151))
        (PORT d[3] (9108:9108:9108) (9750:9750:9750))
        (PORT d[4] (7933:7933:7933) (8315:8315:8315))
        (PORT d[5] (7266:7266:7266) (7811:7811:7811))
        (PORT d[6] (8540:8540:8540) (9122:9122:9122))
        (PORT d[7] (7219:7219:7219) (7661:7661:7661))
        (PORT d[8] (4382:4382:4382) (4723:4723:4723))
        (PORT d[9] (5396:5396:5396) (5803:5803:5803))
        (PORT d[10] (5390:5390:5390) (5776:5776:5776))
        (PORT d[11] (8696:8696:8696) (9326:9326:9326))
        (PORT d[12] (7405:7405:7405) (7889:7889:7889))
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (PORT ena (2821:2821:2821) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (PORT d[0] (2821:2821:2821) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1802:1802:1802) (1784:1784:1784))
        (PORT datab (752:752:752) (766:766:766))
        (PORT datac (5360:5360:5360) (5450:5450:5450))
        (PORT datad (2515:2515:2515) (2523:2523:2523))
        (IOPATH dataa combout (360:360:360) (356:356:356))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4628:4628:4628) (4970:4970:4970))
        (PORT clk (2781:2781:2781) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5863:5863:5863) (6306:6306:6306))
        (PORT d[1] (7101:7101:7101) (7573:7573:7573))
        (PORT d[2] (5094:5094:5094) (5493:5493:5493))
        (PORT d[3] (9925:9925:9925) (10510:10510:10510))
        (PORT d[4] (6269:6269:6269) (6711:6711:6711))
        (PORT d[5] (7355:7355:7355) (7851:7851:7851))
        (PORT d[6] (8179:8179:8179) (8689:8689:8689))
        (PORT d[7] (5580:5580:5580) (6023:6023:6023))
        (PORT d[8] (6510:6510:6510) (6934:6934:6934))
        (PORT d[9] (6242:6242:6242) (6727:6727:6727))
        (PORT d[10] (9775:9775:9775) (10276:10276:10276))
        (PORT d[11] (10200:10200:10200) (10807:10807:10807))
        (PORT d[12] (8130:8130:8130) (8625:8625:8625))
        (PORT clk (2777:2777:2777) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6414:6414:6414) (6461:6461:6461))
        (PORT clk (2777:2777:2777) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2781:2781:2781) (2708:2708:2708))
        (PORT d[0] (7041:7041:7041) (7096:7096:7096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (6278:6278:6278))
        (PORT d[1] (7103:7103:7103) (7574:7574:7574))
        (PORT d[2] (5096:5096:5096) (5494:5494:5494))
        (PORT d[3] (9927:9927:9927) (10511:10511:10511))
        (PORT d[4] (6245:6245:6245) (6683:6683:6683))
        (PORT d[5] (7357:7357:7357) (7852:7852:7852))
        (PORT d[6] (8181:8181:8181) (8690:8690:8690))
        (PORT d[7] (5582:5582:5582) (6024:6024:6024))
        (PORT d[8] (6512:6512:6512) (6935:6935:6935))
        (PORT d[9] (6244:6244:6244) (6728:6728:6728))
        (PORT d[10] (9777:9777:9777) (10277:10277:10277))
        (PORT d[11] (10202:10202:10202) (10808:10808:10808))
        (PORT d[12] (8132:8132:8132) (8626:8626:8626))
        (PORT clk (2735:2735:2735) (2628:2628:2628))
        (PORT ena (3598:3598:3598) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2628:2628:2628))
        (PORT d[0] (3598:3598:3598) (3574:3574:3574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4511:4511:4511))
        (PORT clk (2753:2753:2753) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7580:7580:7580) (8022:8022:8022))
        (PORT d[1] (6757:6757:6757) (7218:7218:7218))
        (PORT d[2] (8663:8663:8663) (9143:9143:9143))
        (PORT d[3] (9409:9409:9409) (10048:10048:10048))
        (PORT d[4] (4561:4561:4561) (4897:4897:4897))
        (PORT d[5] (7540:7540:7540) (8077:8077:8077))
        (PORT d[6] (4708:4708:4708) (5073:5073:5073))
        (PORT d[7] (7572:7572:7572) (8008:8008:8008))
        (PORT d[8] (4344:4344:4344) (4685:4685:4685))
        (PORT d[9] (5080:5080:5080) (5496:5496:5496))
        (PORT d[10] (5438:5438:5438) (5831:5831:5831))
        (PORT d[11] (9093:9093:9093) (9719:9719:9719))
        (PORT d[12] (7384:7384:7384) (7863:7863:7863))
        (PORT clk (2749:2749:2749) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4389:4389:4389))
        (PORT clk (2749:2749:2749) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2679:2679:2679))
        (PORT d[0] (5103:5103:5103) (5024:5024:5024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7285:7285:7285) (7737:7737:7737))
        (PORT d[1] (6733:6733:6733) (7190:7190:7190))
        (PORT d[2] (8665:8665:8665) (9144:9144:9144))
        (PORT d[3] (9411:9411:9411) (10049:10049:10049))
        (PORT d[4] (4886:4886:4886) (5209:5209:5209))
        (PORT d[5] (7542:7542:7542) (8078:8078:8078))
        (PORT d[6] (4710:4710:4710) (5074:5074:5074))
        (PORT d[7] (7574:7574:7574) (8009:8009:8009))
        (PORT d[8] (4346:4346:4346) (4686:4686:4686))
        (PORT d[9] (5082:5082:5082) (5497:5497:5497))
        (PORT d[10] (5440:5440:5440) (5832:5832:5832))
        (PORT d[11] (9095:9095:9095) (9720:9720:9720))
        (PORT d[12] (7386:7386:7386) (7864:7864:7864))
        (PORT clk (2707:2707:2707) (2599:2599:2599))
        (PORT ena (2905:2905:2905) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2599:2599:2599))
        (PORT d[0] (2905:2905:2905) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2579:2579:2579))
        (PORT datab (5408:5408:5408) (5492:5492:5492))
        (PORT datac (2697:2697:2697) (2557:2557:2557))
        (PORT datad (1051:1051:1051) (1058:1058:1058))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4809:4809:4809))
        (PORT clk (2760:2760:2760) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (6281:6281:6281))
        (PORT d[1] (5532:5532:5532) (5953:5953:5953))
        (PORT d[2] (8736:8736:8736) (9125:9125:9125))
        (PORT d[3] (9284:9284:9284) (9874:9874:9874))
        (PORT d[4] (6237:6237:6237) (6671:6671:6671))
        (PORT d[5] (6750:6750:6750) (7250:7250:7250))
        (PORT d[6] (7830:7830:7830) (8383:8383:8383))
        (PORT d[7] (6503:6503:6503) (6924:6924:6924))
        (PORT d[8] (6386:6386:6386) (6771:6771:6771))
        (PORT d[9] (6311:6311:6311) (6800:6800:6800))
        (PORT d[10] (9442:9442:9442) (9960:9960:9960))
        (PORT d[11] (8592:8592:8592) (9182:9182:9182))
        (PORT d[12] (5088:5088:5088) (5498:5498:5498))
        (PORT clk (2756:2756:2756) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3402:3402:3402))
        (PORT clk (2756:2756:2756) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (PORT d[0] (4131:4131:4131) (4039:4039:4039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (6311:6311:6311))
        (PORT d[1] (5495:5495:5495) (5927:5927:5927))
        (PORT d[2] (8764:8764:8764) (9155:9155:9155))
        (PORT d[3] (9286:9286:9286) (9875:9875:9875))
        (PORT d[4] (6199:6199:6199) (6626:6626:6626))
        (PORT d[5] (6752:6752:6752) (7251:7251:7251))
        (PORT d[6] (7832:7832:7832) (8384:8384:8384))
        (PORT d[7] (6505:6505:6505) (6925:6925:6925))
        (PORT d[8] (6388:6388:6388) (6772:6772:6772))
        (PORT d[9] (6313:6313:6313) (6801:6801:6801))
        (PORT d[10] (9444:9444:9444) (9961:9961:9961))
        (PORT d[11] (8594:8594:8594) (9183:9183:9183))
        (PORT d[12] (5090:5090:5090) (5499:5499:5499))
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (PORT ena (3976:3976:3976) (3947:3947:3947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (PORT d[0] (3976:3976:3976) (3947:3947:3947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4548:4548:4548) (4856:4856:4856))
        (PORT clk (2756:2756:2756) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (5446:5446:5446))
        (PORT d[1] (5966:5966:5966) (6385:6385:6385))
        (PORT d[2] (8404:8404:8404) (8803:8803:8803))
        (PORT d[3] (9687:9687:9687) (10276:10276:10276))
        (PORT d[4] (5818:5818:5818) (6252:6252:6252))
        (PORT d[5] (7169:7169:7169) (7668:7668:7668))
        (PORT d[6] (8193:8193:8193) (8740:8740:8740))
        (PORT d[7] (5024:5024:5024) (5417:5417:5417))
        (PORT d[8] (6059:6059:6059) (6450:6450:6450))
        (PORT d[9] (6265:6265:6265) (6758:6758:6758))
        (PORT d[10] (9809:9809:9809) (10322:10322:10322))
        (PORT d[11] (9274:9274:9274) (9855:9855:9855))
        (PORT d[12] (5111:5111:5111) (5527:5527:5527))
        (PORT clk (2752:2752:2752) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7750:7750:7750) (7662:7662:7662))
        (PORT clk (2752:2752:2752) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2682:2682:2682))
        (PORT d[0] (8377:8377:8377) (8297:8297:8297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2683:2683:2683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5838:5838:5838))
        (PORT d[1] (5956:5956:5956) (6387:6387:6387))
        (PORT d[2] (5411:5411:5411) (5793:5793:5793))
        (PORT d[3] (9689:9689:9689) (10277:10277:10277))
        (PORT d[4] (5820:5820:5820) (6253:6253:6253))
        (PORT d[5] (7171:7171:7171) (7669:7669:7669))
        (PORT d[6] (8195:8195:8195) (8741:8741:8741))
        (PORT d[7] (5026:5026:5026) (5418:5418:5418))
        (PORT d[8] (6061:6061:6061) (6451:6451:6451))
        (PORT d[9] (6267:6267:6267) (6759:6759:6759))
        (PORT d[10] (9811:9811:9811) (10323:10323:10323))
        (PORT d[11] (9276:9276:9276) (9856:9856:9856))
        (PORT d[12] (5113:5113:5113) (5528:5528:5528))
        (PORT clk (2710:2710:2710) (2602:2602:2602))
        (PORT ena (3602:3602:3602) (3589:3589:3589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2602:2602:2602))
        (PORT d[0] (3602:3602:3602) (3589:3589:3589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2566:2566:2566) (2576:2576:2576))
        (PORT datab (1151:1151:1151) (1112:1112:1112))
        (PORT datac (5358:5358:5358) (5448:5448:5448))
        (PORT datad (1714:1714:1714) (1663:1663:1663))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2439:2439:2439))
        (PORT datac (209:209:209) (234:234:234))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2457:2457:2457) (2439:2439:2439))
        (PORT datab (240:240:240) (268:268:268))
        (PORT datac (207:207:207) (232:232:232))
        (PORT datad (200:200:200) (222:222:222))
        (IOPATH dataa combout (403:403:403) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (762:762:762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4876:4876:4876))
        (PORT clk (2763:2763:2763) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5847:5847:5847) (6309:6309:6309))
        (PORT d[1] (6562:6562:6562) (6995:6995:6995))
        (PORT d[2] (4204:4204:4204) (4492:4492:4492))
        (PORT d[3] (5552:5552:5552) (5903:5903:5903))
        (PORT d[4] (7422:7422:7422) (7932:7932:7932))
        (PORT d[5] (7043:7043:7043) (7581:7581:7581))
        (PORT d[6] (8189:8189:8189) (8778:8778:8778))
        (PORT d[7] (4693:4693:4693) (5059:5059:5059))
        (PORT d[8] (4993:4993:4993) (5340:5340:5340))
        (PORT d[9] (5090:5090:5090) (5489:5489:5489))
        (PORT d[10] (5849:5849:5849) (6282:6282:6282))
        (PORT d[11] (6319:6319:6319) (6839:6839:6839))
        (PORT d[12] (7491:7491:7491) (7998:7998:7998))
        (PORT clk (2759:2759:2759) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4403:4403:4403))
        (PORT clk (2759:2759:2759) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2687:2687:2687))
        (PORT d[0] (5108:5108:5108) (5038:5038:5038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5902:5902:5902) (6367:6367:6367))
        (PORT d[1] (6565:6565:6565) (6997:6997:6997))
        (PORT d[2] (4301:4301:4301) (4616:4616:4616))
        (PORT d[3] (5554:5554:5554) (5904:5904:5904))
        (PORT d[4] (7451:7451:7451) (7959:7959:7959))
        (PORT d[5] (7045:7045:7045) (7582:7582:7582))
        (PORT d[6] (8191:8191:8191) (8779:8779:8779))
        (PORT d[7] (4695:4695:4695) (5060:5060:5060))
        (PORT d[8] (4995:4995:4995) (5341:5341:5341))
        (PORT d[9] (5092:5092:5092) (5490:5490:5490))
        (PORT d[10] (5851:5851:5851) (6283:6283:6283))
        (PORT d[11] (6321:6321:6321) (6840:6840:6840))
        (PORT d[12] (7493:7493:7493) (7999:7999:7999))
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (PORT ena (2436:2436:2436) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (PORT d[0] (2436:2436:2436) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4250:4250:4250))
        (PORT clk (2715:2715:2715) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6192:6192:6192) (6659:6659:6659))
        (PORT d[1] (5835:5835:5835) (6267:6267:6267))
        (PORT d[2] (3968:3968:3968) (4268:4268:4268))
        (PORT d[3] (8037:8037:8037) (8681:8681:8681))
        (PORT d[4] (4252:4252:4252) (4568:4568:4568))
        (PORT d[5] (6401:6401:6401) (6936:6936:6936))
        (PORT d[6] (7472:7472:7472) (8066:8066:8066))
        (PORT d[7] (6205:6205:6205) (6669:6669:6669))
        (PORT d[8] (3988:3988:3988) (4307:4307:4307))
        (PORT d[9] (4265:4265:4265) (4589:4589:4589))
        (PORT d[10] (5401:5401:5401) (5791:5791:5791))
        (PORT d[11] (7643:7643:7643) (8281:8281:8281))
        (PORT d[12] (5840:5840:5840) (6319:6319:6319))
        (PORT clk (2711:2711:2711) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7649:7649:7649) (7773:7773:7773))
        (PORT clk (2711:2711:2711) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2637:2637:2637))
        (PORT d[0] (8276:8276:8276) (8408:8408:8408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6142:6142:6142) (6608:6608:6608))
        (PORT d[1] (5486:5486:5486) (5928:5928:5928))
        (PORT d[2] (3996:3996:3996) (4297:4297:4297))
        (PORT d[3] (8039:8039:8039) (8682:8682:8682))
        (PORT d[4] (4264:4264:4264) (4564:4564:4564))
        (PORT d[5] (6403:6403:6403) (6937:6937:6937))
        (PORT d[6] (7474:7474:7474) (8067:8067:8067))
        (PORT d[7] (6207:6207:6207) (6670:6670:6670))
        (PORT d[8] (3990:3990:3990) (4308:4308:4308))
        (PORT d[9] (4267:4267:4267) (4590:4590:4590))
        (PORT d[10] (5403:5403:5403) (5792:5792:5792))
        (PORT d[11] (7645:7645:7645) (8282:8282:8282))
        (PORT d[12] (5842:5842:5842) (6320:6320:6320))
        (PORT clk (2669:2669:2669) (2557:2557:2557))
        (PORT ena (3272:3272:3272) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2557:2557:2557))
        (PORT d[0] (3272:3272:3272) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2565:2565:2565) (2575:2575:2575))
        (PORT datab (5405:5405:5405) (5488:5488:5488))
        (PORT datac (2004:2004:2004) (2054:2054:2054))
        (PORT datad (1991:1991:1991) (1983:1983:1983))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (393:393:393) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (4266:4266:4266))
        (PORT clk (2730:2730:2730) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6160:6160:6160) (6615:6615:6615))
        (PORT d[1] (5892:5892:5892) (6355:6355:6355))
        (PORT d[2] (4766:4766:4766) (5102:5102:5102))
        (PORT d[3] (8390:8390:8390) (9031:9031:9031))
        (PORT d[4] (4668:4668:4668) (4968:4968:4968))
        (PORT d[5] (6339:6339:6339) (6866:6866:6866))
        (PORT d[6] (7810:7810:7810) (8403:8403:8403))
        (PORT d[7] (6558:6558:6558) (7012:7012:7012))
        (PORT d[8] (4010:4010:4010) (4316:4316:4316))
        (PORT d[9] (4619:4619:4619) (4934:4934:4934))
        (PORT d[10] (5335:5335:5335) (5721:5721:5721))
        (PORT d[11] (8010:8010:8010) (8649:8649:8649))
        (PORT d[12] (5927:5927:5927) (6419:6419:6419))
        (PORT clk (2726:2726:2726) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4080:4080:4080))
        (PORT clk (2726:2726:2726) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2652:2652:2652))
        (PORT d[0] (4749:4749:4749) (4715:4715:4715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6145:6145:6145) (6584:6584:6584))
        (PORT d[1] (5895:5895:5895) (6356:6356:6356))
        (PORT d[2] (3966:3966:3966) (4261:4261:4261))
        (PORT d[3] (8392:8392:8392) (9032:9032:9032))
        (PORT d[4] (4659:4659:4659) (4974:4974:4974))
        (PORT d[5] (6341:6341:6341) (6867:6867:6867))
        (PORT d[6] (7812:7812:7812) (8404:8404:8404))
        (PORT d[7] (6560:6560:6560) (7013:7013:7013))
        (PORT d[8] (4012:4012:4012) (4317:4317:4317))
        (PORT d[9] (4621:4621:4621) (4935:4935:4935))
        (PORT d[10] (5337:5337:5337) (5722:5722:5722))
        (PORT d[11] (8012:8012:8012) (8650:8650:8650))
        (PORT d[12] (5929:5929:5929) (6420:6420:6420))
        (PORT clk (2684:2684:2684) (2572:2572:2572))
        (PORT ena (3610:3610:3610) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2572:2572:2572))
        (PORT d[0] (3610:3610:3610) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6330:6330:6330) (6684:6684:6684))
        (PORT clk (2740:2740:2740) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7193:7193:7193) (7635:7635:7635))
        (PORT d[1] (6302:6302:6302) (6754:6754:6754))
        (PORT d[2] (4347:4347:4347) (4680:4680:4680))
        (PORT d[3] (9067:9067:9067) (9708:9708:9708))
        (PORT d[4] (5213:5213:5213) (5531:5531:5531))
        (PORT d[5] (6847:6847:6847) (7389:7389:7389))
        (PORT d[6] (8519:8519:8519) (9108:9108:9108))
        (PORT d[7] (7225:7225:7225) (7667:7667:7667))
        (PORT d[8] (4374:4374:4374) (4716:4716:4716))
        (PORT d[9] (5410:5410:5410) (5819:5819:5819))
        (PORT d[10] (5765:5765:5765) (6153:6153:6153))
        (PORT d[11] (8746:8746:8746) (9376:9376:9376))
        (PORT d[12] (7016:7016:7016) (7496:7496:7496))
        (PORT clk (2736:2736:2736) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (2865:2865:2865))
        (PORT clk (2736:2736:2736) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2662:2662:2662))
        (PORT d[0] (3635:3635:3635) (3500:3500:3500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6874:6874:6874) (7324:7324:7324))
        (PORT d[1] (6330:6330:6330) (6786:6786:6786))
        (PORT d[2] (4323:4323:4323) (4652:4652:4652))
        (PORT d[3] (9069:9069:9069) (9709:9709:9709))
        (PORT d[4] (5241:5241:5241) (5560:5560:5560))
        (PORT d[5] (6849:6849:6849) (7390:7390:7390))
        (PORT d[6] (8521:8521:8521) (9109:9109:9109))
        (PORT d[7] (7227:7227:7227) (7668:7668:7668))
        (PORT d[8] (4376:4376:4376) (4717:4717:4717))
        (PORT d[9] (5412:5412:5412) (5820:5820:5820))
        (PORT d[10] (5767:5767:5767) (6154:6154:6154))
        (PORT d[11] (8748:8748:8748) (9377:9377:9377))
        (PORT d[12] (7018:7018:7018) (7497:7497:7497))
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (PORT ena (2877:2877:2877) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2582:2582:2582))
        (PORT d[0] (2877:2877:2877) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2562:2562:2562) (2571:2571:2571))
        (PORT datab (1795:1795:1795) (1792:1792:1792))
        (PORT datac (5353:5353:5353) (5441:5441:5441))
        (PORT datad (1026:1026:1026) (1041:1041:1041))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5677:5677:5677))
        (PORT clk (2749:2749:2749) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7941:7941:7941) (8384:8384:8384))
        (PORT d[1] (7112:7112:7112) (7564:7564:7564))
        (PORT d[2] (8302:8302:8302) (8768:8768:8768))
        (PORT d[3] (9711:9711:9711) (10337:10337:10337))
        (PORT d[4] (7568:7568:7568) (7958:7958:7958))
        (PORT d[5] (7888:7888:7888) (8418:8418:8418))
        (PORT d[6] (5076:5076:5076) (5438:5438:5438))
        (PORT d[7] (7913:7913:7913) (8343:8343:8343))
        (PORT d[8] (4367:4367:4367) (4709:4709:4709))
        (PORT d[9] (7694:7694:7694) (8081:8081:8081))
        (PORT d[10] (5854:5854:5854) (6246:6246:6246))
        (PORT d[11] (9452:9452:9452) (10084:10084:10084))
        (PORT d[12] (7728:7728:7728) (8202:8202:8202))
        (PORT clk (2745:2745:2745) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (1943:1943:1943))
        (PORT clk (2745:2745:2745) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2674:2674:2674))
        (PORT d[0] (2704:2704:2704) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2675:2675:2675))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7633:7633:7633) (8084:8084:8084))
        (PORT d[1] (7087:7087:7087) (7539:7539:7539))
        (PORT d[2] (7965:7965:7965) (8450:8450:8450))
        (PORT d[3] (9713:9713:9713) (10338:10338:10338))
        (PORT d[4] (7582:7582:7582) (7955:7955:7955))
        (PORT d[5] (7890:7890:7890) (8419:8419:8419))
        (PORT d[6] (5078:5078:5078) (5439:5439:5439))
        (PORT d[7] (7915:7915:7915) (8344:8344:8344))
        (PORT d[8] (4369:4369:4369) (4710:4710:4710))
        (PORT d[9] (7696:7696:7696) (8082:8082:8082))
        (PORT d[10] (5856:5856:5856) (6247:6247:6247))
        (PORT d[11] (9454:9454:9454) (10085:10085:10085))
        (PORT d[12] (7730:7730:7730) (8203:8203:8203))
        (PORT clk (2703:2703:2703) (2594:2594:2594))
        (PORT ena (3222:3222:3222) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2594:2594:2594))
        (PORT d[0] (3222:3222:3222) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2595:2595:2595))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4606:4606:4606) (4957:4957:4957))
        (PORT clk (2759:2759:2759) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5410:5410:5410) (5817:5817:5817))
        (PORT d[1] (5562:5562:5562) (5981:5981:5981))
        (PORT d[2] (5449:5449:5449) (5819:5819:5819))
        (PORT d[3] (9278:9278:9278) (9867:9867:9867))
        (PORT d[4] (6177:6177:6177) (6605:6605:6605))
        (PORT d[5] (6768:6768:6768) (7270:7270:7270))
        (PORT d[6] (8189:8189:8189) (8736:8736:8736))
        (PORT d[7] (6876:6876:6876) (7293:7293:7293))
        (PORT d[8] (4666:4666:4666) (5036:5036:5036))
        (PORT d[9] (6329:6329:6329) (6821:6821:6821))
        (PORT d[10] (9420:9420:9420) (9934:9934:9934))
        (PORT d[11] (8945:8945:8945) (9530:9530:9530))
        (PORT d[12] (5068:5068:5068) (5475:5475:5475))
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3363:3363:3363))
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2685:2685:2685))
        (PORT d[0] (4087:4087:4087) (3998:3998:3998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6192:6192:6192) (6631:6631:6631))
        (PORT d[1] (5915:5915:5915) (6331:6331:6331))
        (PORT d[2] (5764:5764:5764) (6125:6125:6125))
        (PORT d[3] (9280:9280:9280) (9868:9868:9868))
        (PORT d[4] (5860:5860:5860) (6289:6289:6289))
        (PORT d[5] (6770:6770:6770) (7271:7271:7271))
        (PORT d[6] (8191:8191:8191) (8737:8737:8737))
        (PORT d[7] (6878:6878:6878) (7294:7294:7294))
        (PORT d[8] (4668:4668:4668) (5037:5037:5037))
        (PORT d[9] (6331:6331:6331) (6822:6822:6822))
        (PORT d[10] (9422:9422:9422) (9935:9935:9935))
        (PORT d[11] (8947:8947:8947) (9531:9531:9531))
        (PORT d[12] (5070:5070:5070) (5476:5476:5476))
        (PORT clk (2713:2713:2713) (2605:2605:2605))
        (PORT ena (3592:3592:3592) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2605:2605:2605))
        (PORT d[0] (3592:3592:3592) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1105:1105:1105))
        (PORT datab (2133:2133:2133) (2144:2144:2144))
        (PORT datac (2117:2117:2117) (2125:2125:2125))
        (PORT datad (1405:1405:1405) (1354:1354:1354))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5682:5682:5682) (6052:6052:6052))
        (PORT clk (2752:2752:2752) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7945:7945:7945) (8385:8385:8385))
        (PORT d[1] (6685:6685:6685) (7138:7138:7138))
        (PORT d[2] (7968:7968:7968) (8455:8455:8455))
        (PORT d[3] (9413:9413:9413) (10035:10035:10035))
        (PORT d[4] (7606:7606:7606) (7982:7982:7982))
        (PORT d[5] (7892:7892:7892) (8432:8432:8432))
        (PORT d[6] (5032:5032:5032) (5393:5393:5393))
        (PORT d[7] (7559:7559:7559) (7995:7995:7995))
        (PORT d[8] (4348:4348:4348) (4690:4690:4690))
        (PORT d[9] (7983:7983:7983) (8362:8362:8362))
        (PORT d[10] (5430:5430:5430) (5821:5821:5821))
        (PORT d[11] (9039:9039:9039) (9664:9664:9664))
        (PORT d[12] (7749:7749:7749) (8226:8226:8226))
        (PORT clk (2748:2748:2748) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (5179:5179:5179))
        (PORT clk (2748:2748:2748) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2677:2677:2677))
        (PORT d[0] (5869:5869:5869) (5773:5773:5773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2678:2678:2678))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2678:2678:2678))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2678:2678:2678))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7646:7646:7646) (8095:8095:8095))
        (PORT d[1] (6687:6687:6687) (7139:7139:7139))
        (PORT d[2] (8314:8314:8314) (8795:8795:8795))
        (PORT d[3] (9415:9415:9415) (10036:10036:10036))
        (PORT d[4] (7571:7571:7571) (7958:7958:7958))
        (PORT d[5] (7894:7894:7894) (8433:8433:8433))
        (PORT d[6] (5034:5034:5034) (5394:5394:5394))
        (PORT d[7] (7561:7561:7561) (7996:7996:7996))
        (PORT d[8] (4350:4350:4350) (4691:4691:4691))
        (PORT d[9] (7985:7985:7985) (8363:8363:8363))
        (PORT d[10] (5432:5432:5432) (5822:5822:5822))
        (PORT d[11] (9041:9041:9041) (9665:9665:9665))
        (PORT d[12] (7751:7751:7751) (8227:8227:8227))
        (PORT clk (2706:2706:2706) (2597:2597:2597))
        (PORT ena (3233:3233:3233) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2597:2597:2597))
        (PORT d[0] (3233:3233:3233) (3209:3209:3209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5673:5673:5673) (6042:6042:6042))
        (PORT clk (2750:2750:2750) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7984:7984:7984) (8425:8425:8425))
        (PORT d[1] (7099:7099:7099) (7553:7553:7553))
        (PORT d[2] (7952:7952:7952) (8431:8431:8431))
        (PORT d[3] (9421:9421:9421) (10054:10054:10054))
        (PORT d[4] (7555:7555:7555) (7946:7946:7946))
        (PORT d[5] (7590:7590:7590) (8130:8130:8130))
        (PORT d[6] (5044:5044:5044) (5402:5402:5402))
        (PORT d[7] (4690:4690:4690) (5052:5052:5052))
        (PORT d[8] (4358:4358:4358) (4702:4702:4702))
        (PORT d[9] (7688:7688:7688) (8077:8077:8077))
        (PORT d[10] (5431:5431:5431) (5823:5823:5823))
        (PORT d[11] (9382:9382:9382) (10004:10004:10004))
        (PORT d[12] (7727:7727:7727) (8202:8202:8202))
        (PORT clk (2746:2746:2746) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2232:2232:2232))
        (PORT clk (2746:2746:2746) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2750:2750:2750) (2676:2676:2676))
        (PORT d[0] (3024:3024:3024) (2867:2867:2867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2751:2751:2751) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7632:7632:7632) (8082:8082:8082))
        (PORT d[1] (7101:7101:7101) (7554:7554:7554))
        (PORT d[2] (7963:7963:7963) (8429:8429:8429))
        (PORT d[3] (9423:9423:9423) (10055:10055:10055))
        (PORT d[4] (7577:7577:7577) (7961:7961:7961))
        (PORT d[5] (7592:7592:7592) (8131:8131:8131))
        (PORT d[6] (5046:5046:5046) (5403:5403:5403))
        (PORT d[7] (4692:4692:4692) (5053:5053:5053))
        (PORT d[8] (4360:4360:4360) (4703:4703:4703))
        (PORT d[9] (7690:7690:7690) (8078:8078:8078))
        (PORT d[10] (5433:5433:5433) (5824:5824:5824))
        (PORT d[11] (9384:9384:9384) (10005:10005:10005))
        (PORT d[12] (7729:7729:7729) (8203:8203:8203))
        (PORT clk (2704:2704:2704) (2596:2596:2596))
        (PORT ena (3234:3234:3234) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2596:2596:2596))
        (PORT d[0] (3234:3234:3234) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (742:742:742))
        (PORT datab (2132:2132:2132) (2143:2143:2143))
        (PORT datac (2117:2117:2117) (2125:2125:2125))
        (PORT datad (972:972:972) (977:977:977))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (2063:2063:2063) (2053:2053:2053))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (763:763:763))
        (PORT datab (771:771:771) (769:769:769))
        (PORT datac (2062:2062:2062) (2053:2053:2053))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (792:792:792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5174:5174:5174) (5499:5499:5499))
        (PORT clk (2736:2736:2736) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5034:5034:5034) (5444:5444:5444))
        (PORT d[1] (5440:5440:5440) (5824:5824:5824))
        (PORT d[2] (7712:7712:7712) (8119:8119:8119))
        (PORT d[3] (6252:6252:6252) (6713:6713:6713))
        (PORT d[4] (6074:6074:6074) (6496:6496:6496))
        (PORT d[5] (7772:7772:7772) (8254:8254:8254))
        (PORT d[6] (4988:4988:4988) (5341:5341:5341))
        (PORT d[7] (5387:5387:5387) (5785:5785:5785))
        (PORT d[8] (5774:5774:5774) (6173:6173:6173))
        (PORT d[9] (7019:7019:7019) (7424:7424:7424))
        (PORT d[10] (4652:4652:4652) (5023:5023:5023))
        (PORT d[11] (5479:5479:5479) (5915:5915:5915))
        (PORT d[12] (5070:5070:5070) (5476:5476:5476))
        (PORT clk (2732:2732:2732) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3512:3512:3512))
        (PORT clk (2732:2732:2732) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2661:2661:2661))
        (PORT d[0] (4295:4295:4295) (4147:4147:4147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5469:5469:5469))
        (PORT d[1] (5442:5442:5442) (5821:5821:5821))
        (PORT d[2] (7730:7730:7730) (8140:8140:8140))
        (PORT d[3] (6254:6254:6254) (6714:6714:6714))
        (PORT d[4] (5786:5786:5786) (6207:6207:6207))
        (PORT d[5] (7774:7774:7774) (8255:8255:8255))
        (PORT d[6] (4990:4990:4990) (5342:5342:5342))
        (PORT d[7] (5389:5389:5389) (5786:5786:5786))
        (PORT d[8] (5776:5776:5776) (6174:6174:6174))
        (PORT d[9] (7021:7021:7021) (7425:7425:7425))
        (PORT d[10] (4654:4654:4654) (5024:5024:5024))
        (PORT d[11] (5481:5481:5481) (5916:5916:5916))
        (PORT d[12] (5072:5072:5072) (5477:5477:5477))
        (PORT clk (2690:2690:2690) (2581:2581:2581))
        (PORT ena (7247:7247:7247) (7438:7438:7438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2581:2581:2581))
        (PORT d[0] (7247:7247:7247) (7438:7438:7438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (5369:5369:5369))
        (PORT clk (2742:2742:2742) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8361:8361:8361) (8799:8799:8799))
        (PORT d[1] (7076:7076:7076) (7530:7530:7530))
        (PORT d[2] (7619:7619:7619) (8106:8106:8106))
        (PORT d[3] (4993:4993:4993) (5331:5331:5331))
        (PORT d[4] (7246:7246:7246) (7639:7639:7639))
        (PORT d[5] (7966:7966:7966) (8499:8499:8499))
        (PORT d[6] (5406:5406:5406) (5760:5760:5760))
        (PORT d[7] (7900:7900:7900) (8330:8330:8330))
        (PORT d[8] (9302:9302:9302) (9845:9845:9845))
        (PORT d[9] (7684:7684:7684) (8074:8074:8074))
        (PORT d[10] (5808:5808:5808) (6196:6196:6196))
        (PORT d[11] (9407:9407:9407) (10030:10030:10030))
        (PORT d[12] (8100:8100:8100) (8574:8574:8574))
        (PORT clk (2738:2738:2738) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2518:2518:2518))
        (PORT clk (2738:2738:2738) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2669:2669:2669))
        (PORT d[0] (3293:3293:3293) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8012:8012:8012) (8459:8459:8459))
        (PORT d[1] (7089:7089:7089) (7527:7527:7527))
        (PORT d[2] (7648:7648:7648) (8133:8133:8133))
        (PORT d[3] (4995:4995:4995) (5332:5332:5332))
        (PORT d[4] (7222:7222:7222) (7612:7612:7612))
        (PORT d[5] (7968:7968:7968) (8500:8500:8500))
        (PORT d[6] (5408:5408:5408) (5761:5761:5761))
        (PORT d[7] (7902:7902:7902) (8331:8331:8331))
        (PORT d[8] (9304:9304:9304) (9846:9846:9846))
        (PORT d[9] (7686:7686:7686) (8075:8075:8075))
        (PORT d[10] (5810:5810:5810) (6197:6197:6197))
        (PORT d[11] (9409:9409:9409) (10031:10031:10031))
        (PORT d[12] (8102:8102:8102) (8575:8575:8575))
        (PORT clk (2696:2696:2696) (2589:2589:2589))
        (PORT ena (3274:3274:3274) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2589:2589:2589))
        (PORT d[0] (3274:3274:3274) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2017:2017:2017))
        (PORT datab (2131:2131:2131) (2142:2142:2142))
        (PORT datac (2116:2116:2116) (2124:2124:2124))
        (PORT datad (1017:1017:1017) (1025:1025:1025))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4142:4142:4142) (4409:4409:4409))
        (PORT clk (2777:2777:2777) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6262:6262:6262) (6727:6727:6727))
        (PORT d[1] (6960:6960:6960) (7388:7388:7388))
        (PORT d[2] (4202:4202:4202) (4509:4509:4509))
        (PORT d[3] (5910:5910:5910) (6252:6252:6252))
        (PORT d[4] (7463:7463:7463) (7978:7978:7978))
        (PORT d[5] (7428:7428:7428) (7966:7966:7966))
        (PORT d[6] (8561:8561:8561) (9139:9139:9139))
        (PORT d[7] (4608:4608:4608) (4955:4955:4955))
        (PORT d[8] (4662:4662:4662) (5015:5015:5015))
        (PORT d[9] (5099:5099:5099) (5498:5498:5498))
        (PORT d[10] (6205:6205:6205) (6642:6642:6642))
        (PORT d[11] (6278:6278:6278) (6794:6794:6794))
        (PORT d[12] (6543:6543:6543) (7069:7069:7069))
        (PORT clk (2773:2773:2773) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4466:4466:4466) (4408:4408:4408))
        (PORT clk (2773:2773:2773) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2705:2705:2705))
        (PORT d[0] (5095:5095:5095) (5045:5045:5045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6757:6757:6757))
        (PORT d[1] (6598:6598:6598) (7033:7033:7033))
        (PORT d[2] (4211:4211:4211) (4502:4502:4502))
        (PORT d[3] (5912:5912:5912) (6253:6253:6253))
        (PORT d[4] (7423:7423:7423) (7920:7920:7920))
        (PORT d[5] (7430:7430:7430) (7967:7967:7967))
        (PORT d[6] (8563:8563:8563) (9140:9140:9140))
        (PORT d[7] (4610:4610:4610) (4956:4956:4956))
        (PORT d[8] (4664:4664:4664) (5016:5016:5016))
        (PORT d[9] (5101:5101:5101) (5499:5499:5499))
        (PORT d[10] (6207:6207:6207) (6643:6643:6643))
        (PORT d[11] (6280:6280:6280) (6795:6795:6795))
        (PORT d[12] (6545:6545:6545) (7070:7070:7070))
        (PORT clk (2731:2731:2731) (2625:2625:2625))
        (PORT ena (2404:2404:2404) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2625:2625:2625))
        (PORT d[0] (2404:2404:2404) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (4250:4250:4250))
        (PORT clk (2753:2753:2753) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7579:7579:7579) (8026:8026:8026))
        (PORT d[1] (6759:6759:6759) (7219:7219:7219))
        (PORT d[2] (8664:8664:8664) (9124:9124:9124))
        (PORT d[3] (9479:9479:9479) (10118:10118:10118))
        (PORT d[4] (7608:7608:7608) (7983:7983:7983))
        (PORT d[5] (7463:7463:7463) (7984:7984:7984))
        (PORT d[6] (5024:5024:5024) (5382:5382:5382))
        (PORT d[7] (7581:7581:7581) (8020:8020:8020))
        (PORT d[8] (4352:4352:4352) (4691:4691:4691))
        (PORT d[9] (5352:5352:5352) (5751:5751:5751))
        (PORT d[10] (5477:5477:5477) (5873:5873:5873))
        (PORT d[11] (9061:9061:9061) (9689:9689:9689))
        (PORT d[12] (5410:5410:5410) (5842:5842:5842))
        (PORT clk (2749:2749:2749) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2238:2238:2238))
        (PORT clk (2749:2749:2749) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2679:2679:2679))
        (PORT d[0] (3003:3003:3003) (2873:2873:2873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7234:7234:7234) (7684:7684:7684))
        (PORT d[1] (6735:6735:6735) (7192:7192:7192))
        (PORT d[2] (8315:8315:8315) (8796:8796:8796))
        (PORT d[3] (9481:9481:9481) (10119:10119:10119))
        (PORT d[4] (7572:7572:7572) (7959:7959:7959))
        (PORT d[5] (7465:7465:7465) (7985:7985:7985))
        (PORT d[6] (5026:5026:5026) (5383:5383:5383))
        (PORT d[7] (7583:7583:7583) (8021:8021:8021))
        (PORT d[8] (4354:4354:4354) (4692:4692:4692))
        (PORT d[9] (5354:5354:5354) (5752:5752:5752))
        (PORT d[10] (5479:5479:5479) (5874:5874:5874))
        (PORT d[11] (9063:9063:9063) (9690:9690:9690))
        (PORT d[12] (5412:5412:5412) (5843:5843:5843))
        (PORT clk (2707:2707:2707) (2599:2599:2599))
        (PORT ena (2858:2858:2858) (2801:2801:2801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2599:2599:2599))
        (PORT d[0] (2858:2858:2858) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2078:2078:2078))
        (PORT datab (2132:2132:2132) (2143:2143:2143))
        (PORT datac (2117:2117:2117) (2125:2125:2125))
        (PORT datad (1030:1030:1030) (1035:1035:1035))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4990:4990:4990))
        (PORT clk (2778:2778:2778) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (6317:6317:6317))
        (PORT d[1] (7141:7141:7141) (7613:7613:7613))
        (PORT d[2] (5058:5058:5058) (5445:5445:5445))
        (PORT d[3] (9929:9929:9929) (10512:10512:10512))
        (PORT d[4] (5874:5874:5874) (6299:6299:6299))
        (PORT d[5] (7404:7404:7404) (7903:7903:7903))
        (PORT d[6] (8435:8435:8435) (8927:8927:8927))
        (PORT d[7] (5890:5890:5890) (6330:6330:6330))
        (PORT d[8] (6200:6200:6200) (6641:6641:6641))
        (PORT d[9] (6260:6260:6260) (6751:6751:6751))
        (PORT d[10] (9789:9789:9789) (10288:10288:10288))
        (PORT d[11] (10545:10545:10545) (11152:11152:11152))
        (PORT d[12] (8492:8492:8492) (8984:8984:8984))
        (PORT clk (2774:2774:2774) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4171:4171:4171))
        (PORT clk (2774:2774:2774) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2705:2705:2705))
        (PORT d[0] (4843:4843:4843) (4807:4807:4807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2706:2706:2706))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5879:5879:5879) (6318:6318:6318))
        (PORT d[1] (7117:7117:7117) (7585:7585:7585))
        (PORT d[2] (5058:5058:5058) (5447:5447:5447))
        (PORT d[3] (9931:9931:9931) (10513:10513:10513))
        (PORT d[4] (5892:5892:5892) (6330:6330:6330))
        (PORT d[5] (7406:7406:7406) (7904:7904:7904))
        (PORT d[6] (8437:8437:8437) (8928:8928:8928))
        (PORT d[7] (5892:5892:5892) (6331:6331:6331))
        (PORT d[8] (6202:6202:6202) (6642:6642:6642))
        (PORT d[9] (6262:6262:6262) (6752:6752:6752))
        (PORT d[10] (9791:9791:9791) (10289:10289:10289))
        (PORT d[11] (10547:10547:10547) (11153:11153:11153))
        (PORT d[12] (8494:8494:8494) (8985:8985:8985))
        (PORT clk (2732:2732:2732) (2625:2625:2625))
        (PORT ena (6899:6899:6899) (7128:7128:7128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2625:2625:2625))
        (PORT d[0] (6899:6899:6899) (7128:7128:7128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2626:2626:2626))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4557:4557:4557) (4855:4855:4855))
        (PORT clk (2758:2758:2758) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6172:6172:6172) (6610:6610:6610))
        (PORT d[1] (5915:5915:5915) (6347:6347:6347))
        (PORT d[2] (5449:5449:5449) (5836:5836:5836))
        (PORT d[3] (9659:9659:9659) (10245:10245:10245))
        (PORT d[4] (5883:5883:5883) (6316:6316:6316))
        (PORT d[5] (7100:7100:7100) (7595:7595:7595))
        (PORT d[6] (8222:8222:8222) (8772:8772:8772))
        (PORT d[7] (6850:6850:6850) (7265:7265:7265))
        (PORT d[8] (6047:6047:6047) (6438:6438:6438))
        (PORT d[9] (5978:5978:5978) (6473:6473:6473))
        (PORT d[10] (9768:9768:9768) (10277:10277:10277))
        (PORT d[11] (8946:8946:8946) (9531:9531:9531))
        (PORT d[12] (5071:5071:5071) (5479:5479:5479))
        (PORT clk (2754:2754:2754) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7149:7149:7149) (7056:7056:7056))
        (PORT clk (2754:2754:2754) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2758:2758:2758) (2684:2684:2684))
        (PORT d[0] (7759:7759:7759) (7696:7696:7696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2685:2685:2685))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5421:5421:5421) (5831:5831:5831))
        (PORT d[1] (5943:5943:5943) (6376:6376:6376))
        (PORT d[2] (5398:5398:5398) (5779:5779:5779))
        (PORT d[3] (9661:9661:9661) (10246:10246:10246))
        (PORT d[4] (6165:6165:6165) (6569:6569:6569))
        (PORT d[5] (7102:7102:7102) (7596:7596:7596))
        (PORT d[6] (8224:8224:8224) (8773:8773:8773))
        (PORT d[7] (6852:6852:6852) (7266:7266:7266))
        (PORT d[8] (6049:6049:6049) (6439:6439:6439))
        (PORT d[9] (5980:5980:5980) (6474:6474:6474))
        (PORT d[10] (9770:9770:9770) (10278:10278:10278))
        (PORT d[11] (8948:8948:8948) (9532:9532:9532))
        (PORT d[12] (5073:5073:5073) (5480:5480:5480))
        (PORT clk (2712:2712:2712) (2604:2604:2604))
        (PORT ena (3662:3662:3662) (3646:3646:3646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2604:2604:2604))
        (PORT d[0] (3662:3662:3662) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2372:2372:2372))
        (PORT datab (2130:2130:2130) (2140:2140:2140))
        (PORT datac (2115:2115:2115) (2123:2123:2123))
        (PORT datad (1130:1130:1130) (1084:1084:1084))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (4265:4265:4265))
        (PORT clk (2754:2754:2754) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7636:7636:7636) (8080:8080:8080))
        (PORT d[1] (6744:6744:6744) (7203:7203:7203))
        (PORT d[2] (8295:8295:8295) (8771:8771:8771))
        (PORT d[3] (9090:9090:9090) (9731:9731:9731))
        (PORT d[4] (4555:4555:4555) (4891:4891:4891))
        (PORT d[5] (7234:7234:7234) (7778:7778:7778))
        (PORT d[6] (8522:8522:8522) (9105:9105:9105))
        (PORT d[7] (4736:4736:4736) (5099:5099:5099))
        (PORT d[8] (4336:4336:4336) (4674:4674:4674))
        (PORT d[9] (5384:5384:5384) (5791:5791:5791))
        (PORT d[10] (5070:5070:5070) (5468:5468:5468))
        (PORT d[11] (9123:9123:9123) (9751:9751:9751))
        (PORT d[12] (7383:7383:7383) (7862:7862:7862))
        (PORT clk (2750:2750:2750) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (4847:4847:4847))
        (PORT clk (2750:2750:2750) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (PORT d[0] (5604:5604:5604) (5482:5482:5482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7284:7284:7284) (7735:7735:7735))
        (PORT d[1] (6746:6746:6746) (7204:7204:7204))
        (PORT d[2] (8676:8676:8676) (9147:9147:9147))
        (PORT d[3] (9092:9092:9092) (9732:9732:9732))
        (PORT d[4] (4862:4862:4862) (5181:5181:5181))
        (PORT d[5] (7236:7236:7236) (7779:7779:7779))
        (PORT d[6] (8524:8524:8524) (9106:9106:9106))
        (PORT d[7] (4738:4738:4738) (5100:5100:5100))
        (PORT d[8] (4338:4338:4338) (4675:4675:4675))
        (PORT d[9] (5386:5386:5386) (5792:5792:5792))
        (PORT d[10] (5072:5072:5072) (5469:5469:5469))
        (PORT d[11] (9125:9125:9125) (9752:9752:9752))
        (PORT d[12] (7385:7385:7385) (7863:7863:7863))
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (PORT ena (2838:2838:2838) (2781:2781:2781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (PORT d[0] (2838:2838:2838) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (4980:4980:4980))
        (PORT clk (2782:2782:2782) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5958:5958:5958))
        (PORT d[1] (6764:6764:6764) (7238:7238:7238))
        (PORT d[2] (5107:5107:5107) (5503:5503:5503))
        (PORT d[3] (9604:9604:9604) (10197:10197:10197))
        (PORT d[4] (5517:5517:5517) (5979:5979:5979))
        (PORT d[5] (7048:7048:7048) (7552:7552:7552))
        (PORT d[6] (8168:8168:8168) (8677:8677:8677))
        (PORT d[7] (5537:5537:5537) (5981:5981:5981))
        (PORT d[8] (6540:6540:6540) (6976:6976:6976))
        (PORT d[9] (6605:6605:6605) (7087:7087:7087))
        (PORT d[10] (9021:9021:9021) (9523:9523:9523))
        (PORT d[11] (10221:10221:10221) (10835:10835:10835))
        (PORT d[12] (8152:8152:8152) (8649:8649:8649))
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5074:5074:5074) (5011:5011:5011))
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2710:2710:2710))
        (PORT d[0] (5701:5701:5701) (5646:5646:5646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (5935:5935:5935))
        (PORT d[1] (6740:6740:6740) (7210:7210:7210))
        (PORT d[2] (5109:5109:5109) (5504:5504:5504))
        (PORT d[3] (9606:9606:9606) (10198:10198:10198))
        (PORT d[4] (5503:5503:5503) (5949:5949:5949))
        (PORT d[5] (7050:7050:7050) (7553:7553:7553))
        (PORT d[6] (8170:8170:8170) (8678:8678:8678))
        (PORT d[7] (5539:5539:5539) (5982:5982:5982))
        (PORT d[8] (6542:6542:6542) (6977:6977:6977))
        (PORT d[9] (6607:6607:6607) (7088:7088:7088))
        (PORT d[10] (9023:9023:9023) (9524:9524:9524))
        (PORT d[11] (10223:10223:10223) (10836:10836:10836))
        (PORT d[12] (8154:8154:8154) (8650:8650:8650))
        (PORT clk (2736:2736:2736) (2630:2630:2630))
        (PORT ena (3619:3619:3619) (3598:3598:3598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2630:2630:2630))
        (PORT d[0] (3619:3619:3619) (3598:3598:3598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1452:1452:1452))
        (PORT datab (2423:2423:2423) (2401:2401:2401))
        (PORT datac (2118:2118:2118) (2126:2126:2126))
        (PORT datad (2094:2094:2094) (2099:2099:2099))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (2063:2063:2063) (2054:2054:2054))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2097:2097:2097))
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (207:207:207) (231:231:231))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (403:403:403) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (5156:5156:5156))
        (PORT clk (2693:2693:2693) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6169:6169:6169) (6621:6621:6621))
        (PORT d[1] (4812:4812:4812) (5201:5201:5201))
        (PORT d[2] (7726:7726:7726) (8254:8254:8254))
        (PORT d[3] (7029:7029:7029) (7505:7505:7505))
        (PORT d[4] (8594:8594:8594) (9198:9198:9198))
        (PORT d[5] (5041:5041:5041) (5424:5424:5424))
        (PORT d[6] (6502:6502:6502) (6863:6863:6863))
        (PORT d[7] (7322:7322:7322) (7741:7741:7741))
        (PORT d[8] (6854:6854:6854) (7401:7401:7401))
        (PORT d[9] (7623:7623:7623) (8105:8105:8105))
        (PORT d[10] (4693:4693:4693) (5061:5061:5061))
        (PORT d[11] (5728:5728:5728) (6128:6128:6128))
        (PORT d[12] (5860:5860:5860) (6276:6276:6276))
        (PORT clk (2689:2689:2689) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6580:6580:6580) (6427:6427:6427))
        (PORT clk (2689:2689:2689) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2619:2619:2619))
        (PORT d[0] (7207:7207:7207) (7062:7062:7062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6197:6197:6197) (6651:6651:6651))
        (PORT d[1] (4814:4814:4814) (5202:5202:5202))
        (PORT d[2] (7675:7675:7675) (8200:8200:8200))
        (PORT d[3] (7031:7031:7031) (7506:7506:7506))
        (PORT d[4] (8920:8920:8920) (9518:9518:9518))
        (PORT d[5] (5043:5043:5043) (5425:5425:5425))
        (PORT d[6] (6504:6504:6504) (6864:6864:6864))
        (PORT d[7] (7324:7324:7324) (7742:7742:7742))
        (PORT d[8] (6856:6856:6856) (7402:7402:7402))
        (PORT d[9] (7625:7625:7625) (8106:8106:8106))
        (PORT d[10] (4695:4695:4695) (5062:5062:5062))
        (PORT d[11] (5730:5730:5730) (6129:6129:6129))
        (PORT d[12] (5862:5862:5862) (6277:6277:6277))
        (PORT clk (2647:2647:2647) (2539:2539:2539))
        (PORT ena (5816:5816:5816) (6079:6079:6079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2539:2539:2539))
        (PORT d[0] (5816:5816:5816) (6079:6079:6079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (5028:5028:5028))
        (PORT clk (2664:2664:2664) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4951:4951:4951))
        (PORT d[1] (4377:4377:4377) (4718:4718:4718))
        (PORT d[2] (7050:7050:7050) (7464:7464:7464))
        (PORT d[3] (4671:4671:4671) (5005:5005:5005))
        (PORT d[4] (6889:6889:6889) (7312:7312:7312))
        (PORT d[5] (4325:4325:4325) (4654:4654:4654))
        (PORT d[6] (5893:5893:5893) (6337:6337:6337))
        (PORT d[7] (5335:5335:5335) (5686:5686:5686))
        (PORT d[8] (6882:6882:6882) (7308:7308:7308))
        (PORT d[9] (6008:6008:6008) (6434:6434:6434))
        (PORT d[10] (5837:5837:5837) (6233:6233:6233))
        (PORT d[11] (6251:6251:6251) (6685:6685:6685))
        (PORT d[12] (4675:4675:4675) (5041:5041:5041))
        (PORT clk (2660:2660:2660) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4263:4263:4263))
        (PORT clk (2660:2660:2660) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2589:2589:2589))
        (PORT d[0] (5066:5066:5066) (4898:4898:4898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4594:4594:4594) (4952:4952:4952))
        (PORT d[1] (6141:6141:6141) (6518:6518:6518))
        (PORT d[2] (7051:7051:7051) (7465:7465:7465))
        (PORT d[3] (4673:4673:4673) (5006:5006:5006))
        (PORT d[4] (6907:6907:6907) (7341:7341:7341))
        (PORT d[5] (4327:4327:4327) (4655:4655:4655))
        (PORT d[6] (5895:5895:5895) (6338:6338:6338))
        (PORT d[7] (5337:5337:5337) (5687:5687:5687))
        (PORT d[8] (6884:6884:6884) (7309:7309:7309))
        (PORT d[9] (6010:6010:6010) (6435:6435:6435))
        (PORT d[10] (5839:5839:5839) (6234:6234:6234))
        (PORT d[11] (6253:6253:6253) (6686:6686:6686))
        (PORT d[12] (4677:4677:4677) (5042:5042:5042))
        (PORT clk (2618:2618:2618) (2509:2509:2509))
        (PORT ena (6125:6125:6125) (6333:6333:6333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2618:2618:2618) (2509:2509:2509))
        (PORT d[0] (6125:6125:6125) (6333:6333:6333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6156:6156:6156) (6162:6162:6162))
        (PORT datab (4209:4209:4209) (4190:4190:4190))
        (PORT datac (1678:1678:1678) (1625:1625:1625))
        (PORT datad (985:985:985) (993:993:993))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4532:4532:4532) (4865:4865:4865))
        (PORT clk (2739:2739:2739) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (5054:5054:5054))
        (PORT d[1] (5827:5827:5827) (6198:6198:6198))
        (PORT d[2] (7174:7174:7174) (7730:7730:7730))
        (PORT d[3] (5388:5388:5388) (5779:5779:5779))
        (PORT d[4] (7852:7852:7852) (8463:8463:8463))
        (PORT d[5] (5440:5440:5440) (5853:5853:5853))
        (PORT d[6] (5128:5128:5128) (5526:5526:5526))
        (PORT d[7] (4716:4716:4716) (5072:5072:5072))
        (PORT d[8] (6498:6498:6498) (7050:7050:7050))
        (PORT d[9] (6940:6940:6940) (7430:7430:7430))
        (PORT d[10] (4982:4982:4982) (5380:5380:5380))
        (PORT d[11] (6462:6462:6462) (6856:6856:6856))
        (PORT d[12] (6559:6559:6559) (6963:6963:6963))
        (PORT clk (2735:2735:2735) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4285:4285:4285))
        (PORT clk (2735:2735:2735) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2667:2667:2667))
        (PORT d[0] (4938:4938:4938) (4920:4920:4920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7222:7222:7222) (7664:7664:7664))
        (PORT d[1] (5844:5844:5844) (6230:6230:6230))
        (PORT d[2] (7161:7161:7161) (7700:7700:7700))
        (PORT d[3] (5390:5390:5390) (5780:5780:5780))
        (PORT d[4] (8240:8240:8240) (8847:8847:8847))
        (PORT d[5] (5442:5442:5442) (5854:5854:5854))
        (PORT d[6] (5130:5130:5130) (5527:5527:5527))
        (PORT d[7] (4718:4718:4718) (5073:5073:5073))
        (PORT d[8] (6500:6500:6500) (7051:7051:7051))
        (PORT d[9] (6942:6942:6942) (7431:7431:7431))
        (PORT d[10] (4984:4984:4984) (5381:5381:5381))
        (PORT d[11] (6464:6464:6464) (6857:6857:6857))
        (PORT d[12] (6561:6561:6561) (6964:6964:6964))
        (PORT clk (2693:2693:2693) (2587:2587:2587))
        (PORT ena (6157:6157:6157) (6364:6364:6364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2587:2587:2587))
        (PORT d[0] (6157:6157:6157) (6364:6364:6364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4621:4621:4621))
        (PORT clk (2688:2688:2688) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6852:6852:6852) (7298:7298:7298))
        (PORT d[1] (5374:5374:5374) (5727:5727:5727))
        (PORT d[2] (6520:6520:6520) (6977:6977:6977))
        (PORT d[3] (4233:4233:4233) (4556:4556:4556))
        (PORT d[4] (8017:8017:8017) (8658:8658:8658))
        (PORT d[5] (4603:4603:4603) (4958:4958:4958))
        (PORT d[6] (7253:7253:7253) (7865:7865:7865))
        (PORT d[7] (4335:4335:4335) (4668:4668:4668))
        (PORT d[8] (7513:7513:7513) (8077:8077:8077))
        (PORT d[9] (6241:6241:6241) (6631:6631:6631))
        (PORT d[10] (4003:4003:4003) (4306:4306:4306))
        (PORT d[11] (4256:4256:4256) (4575:4575:4575))
        (PORT d[12] (4932:4932:4932) (5300:5300:5300))
        (PORT clk (2684:2684:2684) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6617:6617:6617) (6685:6685:6685))
        (PORT clk (2684:2684:2684) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2612:2612:2612))
        (PORT d[0] (7304:7304:7304) (7373:7373:7373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6550:6550:6550) (7005:7005:7005))
        (PORT d[1] (5429:5429:5429) (5786:5786:5786))
        (PORT d[2] (6484:6484:6484) (6934:6934:6934))
        (PORT d[3] (4235:4235:4235) (4557:4557:4557))
        (PORT d[4] (8340:8340:8340) (8983:8983:8983))
        (PORT d[5] (4605:4605:4605) (4959:4959:4959))
        (PORT d[6] (7255:7255:7255) (7866:7866:7866))
        (PORT d[7] (4337:4337:4337) (4669:4669:4669))
        (PORT d[8] (7515:7515:7515) (8078:8078:8078))
        (PORT d[9] (6243:6243:6243) (6632:6632:6632))
        (PORT d[10] (4005:4005:4005) (4307:4307:4307))
        (PORT d[11] (4258:4258:4258) (4576:4576:4576))
        (PORT d[12] (4934:4934:4934) (5301:5301:5301))
        (PORT clk (2642:2642:2642) (2532:2532:2532))
        (PORT ena (5914:5914:5914) (6171:6171:6171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2532:2532:2532))
        (PORT d[0] (5914:5914:5914) (6171:6171:6171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6158:6158:6158) (6164:6164:6164))
        (PORT datab (4210:4210:4210) (4192:4192:4192))
        (PORT datac (2055:2055:2055) (1969:1969:1969))
        (PORT datad (1854:1854:1854) (1836:1836:1836))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4160:4160:4160))
        (PORT clk (2726:2726:2726) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5349:5349:5349) (5711:5711:5711))
        (PORT d[1] (5149:5149:5149) (5547:5547:5547))
        (PORT d[2] (6028:6028:6028) (6440:6440:6440))
        (PORT d[3] (5243:5243:5243) (5591:5591:5591))
        (PORT d[4] (6591:6591:6591) (7083:7083:7083))
        (PORT d[5] (5488:5488:5488) (5932:5932:5932))
        (PORT d[6] (6799:6799:6799) (7367:7367:7367))
        (PORT d[7] (4493:4493:4493) (4799:4799:4799))
        (PORT d[8] (5821:5821:5821) (6262:6262:6262))
        (PORT d[9] (6173:6173:6173) (6642:6642:6642))
        (PORT d[10] (5374:5374:5374) (5762:5762:5762))
        (PORT d[11] (4579:4579:4579) (4904:4904:4904))
        (PORT d[12] (5338:5338:5338) (5691:5691:5691))
        (PORT clk (2722:2722:2722) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5724:5724:5724) (5541:5541:5541))
        (PORT clk (2722:2722:2722) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2651:2651:2651))
        (PORT d[0] (6408:6408:6408) (6228:6228:6228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5678:5678:5678) (6020:6020:6020))
        (PORT d[1] (5099:5099:5099) (5492:5492:5492))
        (PORT d[2] (5631:5631:5631) (6050:6050:6050))
        (PORT d[3] (5245:5245:5245) (5592:5592:5592))
        (PORT d[4] (6620:6620:6620) (7111:7111:7111))
        (PORT d[5] (5490:5490:5490) (5933:5933:5933))
        (PORT d[6] (6801:6801:6801) (7368:7368:7368))
        (PORT d[7] (4495:4495:4495) (4800:4800:4800))
        (PORT d[8] (5823:5823:5823) (6263:6263:6263))
        (PORT d[9] (6175:6175:6175) (6643:6643:6643))
        (PORT d[10] (5376:5376:5376) (5763:5763:5763))
        (PORT d[11] (4581:4581:4581) (4905:4905:4905))
        (PORT d[12] (5340:5340:5340) (5692:5692:5692))
        (PORT clk (2680:2680:2680) (2571:2571:2571))
        (PORT ena (5490:5490:5490) (5708:5708:5708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2571:2571:2571))
        (PORT d[0] (5490:5490:5490) (5708:5708:5708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (5145:5145:5145))
        (PORT clk (2744:2744:2744) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (5052:5052:5052))
        (PORT d[1] (5814:5814:5814) (6200:6200:6200))
        (PORT d[2] (7175:7175:7175) (7732:7732:7732))
        (PORT d[3] (5404:5404:5404) (5793:5793:5793))
        (PORT d[4] (8214:8214:8214) (8800:8800:8800))
        (PORT d[5] (5470:5470:5470) (5886:5886:5886))
        (PORT d[6] (5433:5433:5433) (5819:5819:5819))
        (PORT d[7] (4694:4694:4694) (5048:5048:5048))
        (PORT d[8] (6478:6478:6478) (7025:7025:7025))
        (PORT d[9] (6474:6474:6474) (6944:6944:6944))
        (PORT d[10] (5073:5073:5073) (5471:5471:5471))
        (PORT d[11] (6781:6781:6781) (7166:7166:7166))
        (PORT d[12] (6533:6533:6533) (6935:6935:6935))
        (PORT clk (2740:2740:2740) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4371:4371:4371))
        (PORT clk (2740:2740:2740) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
        (PORT d[0] (4934:4934:4934) (5006:5006:5006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2673:2673:2673))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2673:2673:2673))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2673:2673:2673))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (5024:5024:5024))
        (PORT d[1] (5789:5789:5789) (6172:6172:6172))
        (PORT d[2] (7135:7135:7135) (7672:7672:7672))
        (PORT d[3] (5406:5406:5406) (5794:5794:5794))
        (PORT d[4] (7861:7861:7861) (8455:8455:8455))
        (PORT d[5] (5472:5472:5472) (5887:5887:5887))
        (PORT d[6] (5435:5435:5435) (5820:5820:5820))
        (PORT d[7] (4696:4696:4696) (5049:5049:5049))
        (PORT d[8] (6480:6480:6480) (7026:7026:7026))
        (PORT d[9] (6476:6476:6476) (6945:6945:6945))
        (PORT d[10] (5075:5075:5075) (5472:5472:5472))
        (PORT d[11] (6783:6783:6783) (7167:7167:7167))
        (PORT d[12] (6535:6535:6535) (6936:6936:6936))
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (PORT ena (5742:5742:5742) (5962:5962:5962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (PORT d[0] (5742:5742:5742) (5962:5962:5962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6166:6166:6166) (6175:6175:6175))
        (PORT datab (4218:4218:4218) (4203:4203:4203))
        (PORT datac (1349:1349:1349) (1335:1335:1335))
        (PORT datad (1968:1968:1968) (1890:1890:1890))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (393:393:393) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (3999:3999:3999) (3974:3974:3974))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4133:4133:4133) (4467:4467:4467))
        (PORT clk (2704:2704:2704) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6942:6942:6942) (7398:7398:7398))
        (PORT d[1] (5025:5025:5025) (5384:5384:5384))
        (PORT d[2] (6528:6528:6528) (6986:6986:6986))
        (PORT d[3] (4295:4295:4295) (4620:4620:4620))
        (PORT d[4] (7655:7655:7655) (8287:8287:8287))
        (PORT d[5] (4613:4613:4613) (4966:4966:4966))
        (PORT d[6] (7545:7545:7545) (8146:8146:8146))
        (PORT d[7] (3948:3948:3948) (4246:4246:4246))
        (PORT d[8] (7170:7170:7170) (7742:7742:7742))
        (PORT d[9] (5853:5853:5853) (6339:6339:6339))
        (PORT d[10] (4317:4317:4317) (4610:4610:4610))
        (PORT d[11] (4279:4279:4279) (4604:4604:4604))
        (PORT d[12] (5311:5311:5311) (5669:5669:5669))
        (PORT clk (2700:2700:2700) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (3991:3991:3991))
        (PORT clk (2700:2700:2700) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2630:2630:2630))
        (PORT d[0] (4776:4776:4776) (4626:4626:4626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6918:6918:6918) (7370:7370:7370))
        (PORT d[1] (5379:5379:5379) (5727:5727:5727))
        (PORT d[2] (6121:6121:6121) (6581:6581:6581))
        (PORT d[3] (4297:4297:4297) (4621:4621:4621))
        (PORT d[4] (7994:7994:7994) (8642:8642:8642))
        (PORT d[5] (4615:4615:4615) (4967:4967:4967))
        (PORT d[6] (7547:7547:7547) (8147:8147:8147))
        (PORT d[7] (3950:3950:3950) (4247:4247:4247))
        (PORT d[8] (7172:7172:7172) (7743:7743:7743))
        (PORT d[9] (5855:5855:5855) (6340:6340:6340))
        (PORT d[10] (4319:4319:4319) (4611:4611:4611))
        (PORT d[11] (4281:4281:4281) (4605:4605:4605))
        (PORT d[12] (5313:5313:5313) (5670:5670:5670))
        (PORT clk (2658:2658:2658) (2550:2550:2550))
        (PORT ena (5843:5843:5843) (6092:6092:6092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2550:2550:2550))
        (PORT d[0] (5843:5843:5843) (6092:6092:6092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4879:4879:4879))
        (PORT clk (2687:2687:2687) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7635:7635:7635) (8062:8062:8062))
        (PORT d[1] (4826:4826:4826) (5217:5217:5217))
        (PORT d[2] (7723:7723:7723) (8238:8238:8238))
        (PORT d[3] (6992:6992:6992) (7462:7462:7462))
        (PORT d[4] (8555:8555:8555) (9151:9151:9151))
        (PORT d[5] (5062:5062:5062) (5448:5448:5448))
        (PORT d[6] (6503:6503:6503) (6865:6865:6865))
        (PORT d[7] (7321:7321:7321) (7740:7740:7740))
        (PORT d[8] (6890:6890:6890) (7440:7440:7440))
        (PORT d[9] (7608:7608:7608) (8085:8085:8085))
        (PORT d[10] (4665:4665:4665) (5036:5036:5036))
        (PORT d[11] (5758:5758:5758) (6161:6161:6161))
        (PORT d[12] (5822:5822:5822) (6237:6237:6237))
        (PORT clk (2683:2683:2683) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5656:5656:5656) (5696:5696:5696))
        (PORT clk (2683:2683:2683) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2613:2613:2613))
        (PORT d[0] (6283:6283:6283) (6331:6331:6331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7637:7637:7637) (8063:8063:8063))
        (PORT d[1] (4854:4854:4854) (5247:5247:5247))
        (PORT d[2] (8045:8045:8045) (8548:8548:8548))
        (PORT d[3] (6994:6994:6994) (7463:7463:7463))
        (PORT d[4] (8932:8932:8932) (9525:9525:9525))
        (PORT d[5] (5064:5064:5064) (5449:5449:5449))
        (PORT d[6] (6505:6505:6505) (6866:6866:6866))
        (PORT d[7] (7323:7323:7323) (7741:7741:7741))
        (PORT d[8] (6892:6892:6892) (7441:7441:7441))
        (PORT d[9] (7610:7610:7610) (8086:8086:8086))
        (PORT d[10] (4667:4667:4667) (5037:5037:5037))
        (PORT d[11] (5760:5760:5760) (6162:6162:6162))
        (PORT d[12] (5824:5824:5824) (6238:6238:6238))
        (PORT clk (2641:2641:2641) (2533:2533:2533))
        (PORT ena (6835:6835:6835) (7036:7036:7036))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2533:2533:2533))
        (PORT d[0] (6835:6835:6835) (7036:7036:7036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6416:6416:6416) (6394:6394:6394))
        (PORT datab (4204:4204:4204) (4158:4158:4158))
        (PORT datac (1601:1601:1601) (1585:1585:1585))
        (PORT datad (2145:2145:2145) (2038:2038:2038))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (237:237:237) (264:264:264))
        (PORT datac (3998:3998:3998) (3973:3973:3973))
        (PORT datad (1235:1235:1235) (1218:1218:1218))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (802:802:802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4855:4855:4855))
        (PORT clk (2715:2715:2715) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8653:8653:8653) (9085:9085:9085))
        (PORT d[1] (7833:7833:7833) (8284:8284:8284))
        (PORT d[2] (7231:7231:7231) (7707:7707:7707))
        (PORT d[3] (4675:4675:4675) (5042:5042:5042))
        (PORT d[4] (6512:6512:6512) (6892:6892:6892))
        (PORT d[5] (4946:4946:4946) (5314:5314:5314))
        (PORT d[6] (3972:3972:3972) (4284:4284:4284))
        (PORT d[7] (4376:4376:4376) (4713:4713:4713))
        (PORT d[8] (8962:8962:8962) (9514:9514:9514))
        (PORT d[9] (7038:7038:7038) (7429:7429:7429))
        (PORT d[10] (5052:5052:5052) (5411:5411:5411))
        (PORT d[11] (6485:6485:6485) (6954:6954:6954))
        (PORT d[12] (5330:5330:5330) (5720:5720:5720))
        (PORT clk (2711:2711:2711) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2851:2851:2851))
        (PORT clk (2711:2711:2711) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2640:2640:2640))
        (PORT d[0] (3632:3632:3632) (3486:3486:3486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8246:8246:8246) (8674:8674:8674))
        (PORT d[1] (7809:7809:7809) (8256:8256:8256))
        (PORT d[2] (7259:7259:7259) (7733:7733:7733))
        (PORT d[3] (4677:4677:4677) (5043:5043:5043))
        (PORT d[4] (6476:6476:6476) (6868:6868:6868))
        (PORT d[5] (4948:4948:4948) (5315:5315:5315))
        (PORT d[6] (3974:3974:3974) (4285:4285:4285))
        (PORT d[7] (4378:4378:4378) (4714:4714:4714))
        (PORT d[8] (8964:8964:8964) (9515:9515:9515))
        (PORT d[9] (7040:7040:7040) (7430:7430:7430))
        (PORT d[10] (5054:5054:5054) (5412:5412:5412))
        (PORT d[11] (6487:6487:6487) (6955:6955:6955))
        (PORT d[12] (5332:5332:5332) (5721:5721:5721))
        (PORT clk (2669:2669:2669) (2560:2560:2560))
        (PORT ena (3547:3547:3547) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2560:2560:2560))
        (PORT d[0] (3547:3547:3547) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4282:4282:4282) (4597:4597:4597))
        (PORT clk (2732:2732:2732) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5420:5420:5420) (5811:5811:5811))
        (PORT d[1] (5478:5478:5478) (5858:5858:5858))
        (PORT d[2] (8044:8044:8044) (8443:8443:8443))
        (PORT d[3] (6236:6236:6236) (6700:6700:6700))
        (PORT d[4] (5927:5927:5927) (6419:6419:6419))
        (PORT d[5] (7851:7851:7851) (8343:8343:8343))
        (PORT d[6] (4948:4948:4948) (5301:5301:5301))
        (PORT d[7] (5712:5712:5712) (6104:6104:6104))
        (PORT d[8] (5746:5746:5746) (6142:6142:6142))
        (PORT d[9] (7018:7018:7018) (7424:7424:7424))
        (PORT d[10] (5389:5389:5389) (5756:5756:5756))
        (PORT d[11] (5440:5440:5440) (5871:5871:5871))
        (PORT d[12] (5045:5045:5045) (5451:5451:5451))
        (PORT clk (2728:2728:2728) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4405:4405:4405) (4219:4219:4219))
        (PORT clk (2728:2728:2728) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2657:2657:2657))
        (PORT d[0] (5032:5032:5032) (4854:4854:4854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5758:5758:5758) (6155:6155:6155))
        (PORT d[1] (5464:5464:5464) (5830:5830:5830))
        (PORT d[2] (7731:7731:7731) (8138:8138:8138))
        (PORT d[3] (6238:6238:6238) (6701:6701:6701))
        (PORT d[4] (5491:5491:5491) (5924:5924:5924))
        (PORT d[5] (7853:7853:7853) (8344:8344:8344))
        (PORT d[6] (4950:4950:4950) (5302:5302:5302))
        (PORT d[7] (5714:5714:5714) (6105:6105:6105))
        (PORT d[8] (5748:5748:5748) (6143:6143:6143))
        (PORT d[9] (7020:7020:7020) (7425:7425:7425))
        (PORT d[10] (5391:5391:5391) (5757:5757:5757))
        (PORT d[11] (5442:5442:5442) (5872:5872:5872))
        (PORT d[12] (5047:5047:5047) (5452:5452:5452))
        (PORT clk (2686:2686:2686) (2577:2577:2577))
        (PORT ena (7188:7188:7188) (7383:7383:7383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2577:2577:2577))
        (PORT d[0] (7188:7188:7188) (7383:7383:7383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1613:1613:1613))
        (PORT datab (1549:1549:1549) (1646:1646:1646))
        (PORT datac (4959:4959:4959) (4939:4939:4939))
        (PORT datad (2743:2743:2743) (2617:2617:2617))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (5139:5139:5139))
        (PORT clk (2702:2702:2702) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5826:5826:5826) (6283:6283:6283))
        (PORT d[1] (4944:4944:4944) (5255:5255:5255))
        (PORT d[2] (6866:6866:6866) (7342:7342:7342))
        (PORT d[3] (5001:5001:5001) (5355:5355:5355))
        (PORT d[4] (6461:6461:6461) (6853:6853:6853))
        (PORT d[5] (5015:5015:5015) (5386:5386:5386))
        (PORT d[6] (3932:3932:3932) (4231:4231:4231))
        (PORT d[7] (4327:4327:4327) (4660:4660:4660))
        (PORT d[8] (8595:8595:8595) (9149:9149:9149))
        (PORT d[9] (6725:6725:6725) (7131:7131:7131))
        (PORT d[10] (4658:4658:4658) (5018:5018:5018))
        (PORT d[11] (6882:6882:6882) (7360:7360:7360))
        (PORT d[12] (5370:5370:5370) (5764:5764:5764))
        (PORT clk (2698:2698:2698) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6164:6164:6164) (6221:6221:6221))
        (PORT clk (2698:2698:2698) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2628:2628:2628))
        (PORT d[0] (6791:6791:6791) (6856:6856:6856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2629:2629:2629))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5801:5801:5801) (6257:6257:6257))
        (PORT d[1] (4654:4654:4654) (4975:4975:4975))
        (PORT d[2] (7251:7251:7251) (7724:7724:7724))
        (PORT d[3] (5003:5003:5003) (5356:5356:5356))
        (PORT d[4] (6515:6515:6515) (6908:6908:6908))
        (PORT d[5] (5017:5017:5017) (5387:5387:5387))
        (PORT d[6] (3934:3934:3934) (4232:4232:4232))
        (PORT d[7] (4329:4329:4329) (4661:4661:4661))
        (PORT d[8] (8597:8597:8597) (9150:9150:9150))
        (PORT d[9] (6727:6727:6727) (7132:7132:7132))
        (PORT d[10] (4660:4660:4660) (5019:5019:5019))
        (PORT d[11] (6884:6884:6884) (7361:7361:7361))
        (PORT d[12] (5372:5372:5372) (5765:5765:5765))
        (PORT clk (2656:2656:2656) (2548:2548:2548))
        (PORT ena (6922:6922:6922) (7162:7162:7162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2548:2548:2548))
        (PORT d[0] (6922:6922:6922) (7162:7162:7162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (4063:4063:4063))
        (PORT clk (2725:2725:2725) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8071:8071:8071) (8521:8521:8521))
        (PORT d[1] (4203:4203:4203) (4496:4496:4496))
        (PORT d[2] (6601:6601:6601) (7064:7064:7064))
        (PORT d[3] (6281:6281:6281) (6591:6591:6591))
        (PORT d[4] (9762:9762:9762) (10377:10377:10377))
        (PORT d[5] (5325:5325:5325) (5643:5643:5643))
        (PORT d[6] (3829:3829:3829) (4110:4110:4110))
        (PORT d[7] (4200:4200:4200) (4507:4507:4507))
        (PORT d[8] (8377:8377:8377) (8921:8921:8921))
        (PORT d[9] (6918:6918:6918) (7379:7379:7379))
        (PORT d[10] (7600:7600:7600) (8013:8013:8013))
        (PORT d[11] (7060:7060:7060) (7577:7577:7577))
        (PORT d[12] (5744:5744:5744) (6159:6159:6159))
        (PORT clk (2721:2721:2721) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2136:2136:2136))
        (PORT clk (2721:2721:2721) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2653:2653:2653))
        (PORT d[0] (2882:2882:2882) (2771:2771:2771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2654:2654:2654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2654:2654:2654))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7687:7687:7687) (8135:8135:8135))
        (PORT d[1] (4205:4205:4205) (4497:4497:4497))
        (PORT d[2] (6603:6603:6603) (7065:7065:7065))
        (PORT d[3] (6283:6283:6283) (6592:6592:6592))
        (PORT d[4] (9955:9955:9955) (10540:10540:10540))
        (PORT d[5] (5327:5327:5327) (5644:5644:5644))
        (PORT d[6] (3831:3831:3831) (4111:4111:4111))
        (PORT d[7] (4202:4202:4202) (4508:4508:4508))
        (PORT d[8] (8379:8379:8379) (8922:8922:8922))
        (PORT d[9] (6920:6920:6920) (7380:7380:7380))
        (PORT d[10] (7602:7602:7602) (8014:8014:8014))
        (PORT d[11] (7062:7062:7062) (7578:7578:7578))
        (PORT d[12] (5746:5746:5746) (6160:6160:6160))
        (PORT clk (2679:2679:2679) (2573:2573:2573))
        (PORT ena (7308:7308:7308) (7570:7570:7570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2573:2573:2573))
        (PORT d[0] (7308:7308:7308) (7570:7570:7570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2574:2574:2574))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1676:1676:1676))
        (PORT datab (1541:1541:1541) (1637:1637:1637))
        (PORT datac (4955:4955:4955) (4934:4934:4934))
        (PORT datad (1023:1023:1023) (1028:1028:1028))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4581:4581:4581))
        (PORT clk (2721:2721:2721) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5781:5781:5781) (6180:6180:6180))
        (PORT d[1] (4708:4708:4708) (5081:5081:5081))
        (PORT d[2] (7378:7378:7378) (7791:7791:7791))
        (PORT d[3] (6267:6267:6267) (6742:6742:6742))
        (PORT d[4] (5929:5929:5929) (6424:6424:6424))
        (PORT d[5] (4625:4625:4625) (4947:4947:4947))
        (PORT d[6] (6591:6591:6591) (7023:7023:7023))
        (PORT d[7] (5750:5750:5750) (6145:6145:6145))
        (PORT d[8] (5411:5411:5411) (5811:5811:5811))
        (PORT d[9] (6680:6680:6680) (7093:7093:7093))
        (PORT d[10] (5016:5016:5016) (5388:5388:5388))
        (PORT d[11] (5525:5525:5525) (5967:5967:5967))
        (PORT d[12] (4705:4705:4705) (5074:5074:5074))
        (PORT clk (2717:2717:2717) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6898:6898:6898) (6839:6839:6839))
        (PORT clk (2717:2717:2717) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2647:2647:2647))
        (PORT d[0] (7525:7525:7525) (7474:7474:7474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2648:2648:2648))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2648:2648:2648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2648:2648:2648))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2648:2648:2648))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5461:5461:5461) (5870:5870:5870))
        (PORT d[1] (4701:4701:4701) (5085:5085:5085))
        (PORT d[2] (7410:7410:7410) (7824:7824:7824))
        (PORT d[3] (6269:6269:6269) (6743:6743:6743))
        (PORT d[4] (5938:5938:5938) (6417:6417:6417))
        (PORT d[5] (4627:4627:4627) (4948:4948:4948))
        (PORT d[6] (6593:6593:6593) (7024:7024:7024))
        (PORT d[7] (5752:5752:5752) (6146:6146:6146))
        (PORT d[8] (5413:5413:5413) (5812:5812:5812))
        (PORT d[9] (6682:6682:6682) (7094:7094:7094))
        (PORT d[10] (5018:5018:5018) (5389:5389:5389))
        (PORT d[11] (5527:5527:5527) (5968:5968:5968))
        (PORT d[12] (4707:4707:4707) (5075:5075:5075))
        (PORT clk (2675:2675:2675) (2567:2567:2567))
        (PORT ena (6903:6903:6903) (7095:7095:7095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2567:2567:2567))
        (PORT d[0] (6903:6903:6903) (7095:7095:7095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2568:2568:2568))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4848:4848:4848) (5130:5130:5130))
        (PORT clk (2708:2708:2708) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8986:8986:8986) (9407:9407:9407))
        (PORT d[1] (7777:7777:7777) (8220:8220:8220))
        (PORT d[2] (6881:6881:6881) (7360:7360:7360))
        (PORT d[3] (4685:4685:4685) (5049:5049:5049))
        (PORT d[4] (6510:6510:6510) (6891:6891:6891))
        (PORT d[5] (4956:4956:4956) (5322:5322:5322))
        (PORT d[6] (3949:3949:3949) (4248:4248:4248))
        (PORT d[7] (4336:4336:4336) (4672:4672:4672))
        (PORT d[8] (8596:8596:8596) (9151:9151:9151))
        (PORT d[9] (6726:6726:6726) (7131:7131:7131))
        (PORT d[10] (5022:5022:5022) (5378:5378:5378))
        (PORT d[11] (6513:6513:6513) (6987:6987:6987))
        (PORT d[12] (5372:5372:5372) (5768:5768:5768))
        (PORT clk (2704:2704:2704) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3466:3466:3466))
        (PORT clk (2704:2704:2704) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2634:2634:2634))
        (PORT d[0] (4106:4106:4106) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2635:2635:2635))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8637:8637:8637) (9068:9068:9068))
        (PORT d[1] (7789:7789:7789) (8213:8213:8213))
        (PORT d[2] (6910:6910:6910) (7385:7385:7385))
        (PORT d[3] (4687:4687:4687) (5050:5050:5050))
        (PORT d[4] (6501:6501:6501) (6896:6896:6896))
        (PORT d[5] (4958:4958:4958) (5323:5323:5323))
        (PORT d[6] (3951:3951:3951) (4249:4249:4249))
        (PORT d[7] (4338:4338:4338) (4673:4673:4673))
        (PORT d[8] (8598:8598:8598) (9152:9152:9152))
        (PORT d[9] (6728:6728:6728) (7132:7132:7132))
        (PORT d[10] (5024:5024:5024) (5379:5379:5379))
        (PORT d[11] (6515:6515:6515) (6988:6988:6988))
        (PORT d[12] (5374:5374:5374) (5769:5769:5769))
        (PORT clk (2662:2662:2662) (2554:2554:2554))
        (PORT ena (6929:6929:6929) (7168:7168:7168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2554:2554:2554))
        (PORT d[0] (6929:6929:6929) (7168:7168:7168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2555:2555:2555))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6424:6424:6424) (6402:6402:6402))
        (PORT datab (1844:1844:1844) (1827:1827:1827))
        (PORT datac (4176:4176:4176) (4127:4127:4127))
        (PORT datad (1612:1612:1612) (1603:1603:1603))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4563:4563:4563))
        (PORT clk (2726:2726:2726) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5448:5448:5448) (5856:5856:5856))
        (PORT d[1] (5480:5480:5480) (5859:5859:5859))
        (PORT d[2] (7379:7379:7379) (7792:7792:7792))
        (PORT d[3] (6274:6274:6274) (6736:6736:6736))
        (PORT d[4] (5808:5808:5808) (6229:6229:6229))
        (PORT d[5] (7822:7822:7822) (8310:8310:8310))
        (PORT d[6] (4947:4947:4947) (5298:5298:5298))
        (PORT d[7] (5749:5749:5749) (6144:6144:6144))
        (PORT d[8] (5088:5088:5088) (5497:5497:5497))
        (PORT d[9] (7009:7009:7009) (7417:7417:7417))
        (PORT d[10] (5035:5035:5035) (5412:5412:5412))
        (PORT d[11] (5397:5397:5397) (5834:5834:5834))
        (PORT d[12] (4714:4714:4714) (5080:5080:5080))
        (PORT clk (2722:2722:2722) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8721:8721:8721) (8915:8915:8915))
        (PORT clk (2722:2722:2722) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2652:2652:2652))
        (PORT d[0] (9348:9348:9348) (9550:9550:9550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5434:5434:5434) (5825:5825:5825))
        (PORT d[1] (5439:5439:5439) (5803:5803:5803))
        (PORT d[2] (7407:7407:7407) (7822:7822:7822))
        (PORT d[3] (6276:6276:6276) (6737:6737:6737))
        (PORT d[4] (5493:5493:5493) (5926:5926:5926))
        (PORT d[5] (7824:7824:7824) (8311:8311:8311))
        (PORT d[6] (4949:4949:4949) (5299:5299:5299))
        (PORT d[7] (5751:5751:5751) (6145:6145:6145))
        (PORT d[8] (5090:5090:5090) (5498:5498:5498))
        (PORT d[9] (7011:7011:7011) (7418:7418:7418))
        (PORT d[10] (5037:5037:5037) (5413:5413:5413))
        (PORT d[11] (5399:5399:5399) (5835:5835:5835))
        (PORT d[12] (4716:4716:4716) (5081:5081:5081))
        (PORT clk (2680:2680:2680) (2572:2572:2572))
        (PORT ena (4935:4935:4935) (5074:5074:5074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2572:2572:2572))
        (PORT d[0] (4935:4935:4935) (5074:5074:5074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4538:4538:4538))
        (PORT clk (2720:2720:2720) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8551:8551:8551) (8967:8967:8967))
        (PORT d[1] (7832:7832:7832) (8283:8283:8283))
        (PORT d[2] (7232:7232:7232) (7708:7708:7708))
        (PORT d[3] (4666:4666:4666) (5029:5029:5029))
        (PORT d[4] (6465:6465:6465) (6840:6840:6840))
        (PORT d[5] (4966:4966:4966) (5333:5333:5333))
        (PORT d[6] (3940:3940:3940) (4237:4237:4237))
        (PORT d[7] (4346:4346:4346) (4679:4679:4679))
        (PORT d[8] (8973:8973:8973) (9528:9528:9528))
        (PORT d[9] (7304:7304:7304) (7690:7690:7690))
        (PORT d[10] (5040:5040:5040) (5402:5402:5402))
        (PORT d[11] (6542:6542:6542) (7014:7014:7014))
        (PORT d[12] (5318:5318:5318) (5707:5707:5707))
        (PORT clk (2716:2716:2716) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3023:3023:3023))
        (PORT clk (2716:2716:2716) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2645:2645:2645))
        (PORT d[0] (3788:3788:3788) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8277:8277:8277) (8714:8714:8714))
        (PORT d[1] (7808:7808:7808) (8255:8255:8255))
        (PORT d[2] (7261:7261:7261) (7734:7734:7734))
        (PORT d[3] (4668:4668:4668) (5030:5030:5030))
        (PORT d[4] (6430:6430:6430) (6817:6817:6817))
        (PORT d[5] (4968:4968:4968) (5334:5334:5334))
        (PORT d[6] (3942:3942:3942) (4238:4238:4238))
        (PORT d[7] (4348:4348:4348) (4680:4680:4680))
        (PORT d[8] (8975:8975:8975) (9529:9529:9529))
        (PORT d[9] (7306:7306:7306) (7691:7691:7691))
        (PORT d[10] (5042:5042:5042) (5403:5403:5403))
        (PORT d[11] (6544:6544:6544) (7015:7015:7015))
        (PORT d[12] (5320:5320:5320) (5708:5708:5708))
        (PORT clk (2674:2674:2674) (2565:2565:2565))
        (PORT ena (3247:3247:3247) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2565:2565:2565))
        (PORT d[0] (3247:3247:3247) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6424:6424:6424) (6403:6403:6403))
        (PORT datab (1533:1533:1533) (1490:1490:1490))
        (PORT datac (4177:4177:4177) (4128:4128:4128))
        (PORT datad (1615:1615:1615) (1611:1611:1611))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (4058:4058:4058) (4045:4045:4045))
        (PORT datac (207:207:207) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (277:277:277))
        (PORT datab (238:238:238) (266:266:266))
        (PORT datac (1949:1949:1949) (1947:1947:1947))
        (PORT datad (2336:2336:2336) (2266:2266:2266))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (4095:4095:4095))
        (PORT clk (2720:2720:2720) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4569:4569:4569))
        (PORT d[1] (4179:4179:4179) (4466:4466:4466))
        (PORT d[2] (6575:6575:6575) (7038:7038:7038))
        (PORT d[3] (6597:6597:6597) (6897:6897:6897))
        (PORT d[4] (9399:9399:9399) (10014:10014:10014))
        (PORT d[5] (5295:5295:5295) (5613:5613:5613))
        (PORT d[6] (3866:3866:3866) (4146:4146:4146))
        (PORT d[7] (4251:4251:4251) (4564:4564:4564))
        (PORT d[8] (8081:8081:8081) (8628:8628:8628))
        (PORT d[9] (6942:6942:6942) (7402:7402:7402))
        (PORT d[10] (7569:7569:7569) (7978:7978:7978))
        (PORT d[11] (7034:7034:7034) (7548:7548:7548))
        (PORT d[12] (6045:6045:6045) (6450:6450:6450))
        (PORT clk (2716:2716:2716) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3071:3071:3071))
        (PORT clk (2716:2716:2716) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2648:2648:2648))
        (PORT d[0] (3782:3782:3782) (3706:3706:3706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4265:4265:4265) (4570:4570:4570))
        (PORT d[1] (4234:4234:4234) (4524:4524:4524))
        (PORT d[2] (6602:6602:6602) (7064:7064:7064))
        (PORT d[3] (6599:6599:6599) (6898:6898:6898))
        (PORT d[4] (9678:9678:9678) (10267:10267:10267))
        (PORT d[5] (5297:5297:5297) (5614:5614:5614))
        (PORT d[6] (3868:3868:3868) (4147:4147:4147))
        (PORT d[7] (4253:4253:4253) (4565:4565:4565))
        (PORT d[8] (8083:8083:8083) (8629:8629:8629))
        (PORT d[9] (6944:6944:6944) (7403:7403:7403))
        (PORT d[10] (7571:7571:7571) (7979:7979:7979))
        (PORT d[11] (7036:7036:7036) (7549:7549:7549))
        (PORT d[12] (6047:6047:6047) (6451:6451:6451))
        (PORT clk (2674:2674:2674) (2568:2568:2568))
        (PORT ena (7299:7299:7299) (7558:7558:7558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2568:2568:2568))
        (PORT d[0] (7299:7299:7299) (7558:7558:7558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4440:4440:4440))
        (PORT clk (2744:2744:2744) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3852:3852:3852) (4133:4133:4133))
        (PORT d[1] (4876:4876:4876) (5148:5148:5148))
        (PORT d[2] (6219:6219:6219) (6679:6679:6679))
        (PORT d[3] (4198:4198:4198) (4514:4514:4514))
        (PORT d[4] (8285:8285:8285) (8907:8907:8907))
        (PORT d[5] (4894:4894:4894) (5185:5185:5185))
        (PORT d[6] (4208:4208:4208) (4519:4519:4519))
        (PORT d[7] (3814:3814:3814) (4085:4085:4085))
        (PORT d[8] (7474:7474:7474) (8026:8026:8026))
        (PORT d[9] (5942:5942:5942) (6417:6417:6417))
        (PORT d[10] (4192:4192:4192) (4501:4501:4501))
        (PORT d[11] (3865:3865:3865) (4149:4149:4149))
        (PORT d[12] (3745:3745:3745) (4014:4014:4014))
        (PORT clk (2740:2740:2740) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7683:7683:7683) (7571:7571:7571))
        (PORT clk (2740:2740:2740) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2670:2670:2670))
        (PORT d[0] (8310:8310:8310) (8206:8206:8206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4169:4169:4169) (4438:4438:4438))
        (PORT d[1] (4923:4923:4923) (5208:5208:5208))
        (PORT d[2] (6203:6203:6203) (6649:6649:6649))
        (PORT d[3] (4200:4200:4200) (4515:4515:4515))
        (PORT d[4] (8586:8586:8586) (9191:9191:9191))
        (PORT d[5] (4896:4896:4896) (5186:5186:5186))
        (PORT d[6] (4210:4210:4210) (4520:4520:4520))
        (PORT d[7] (3816:3816:3816) (4086:4086:4086))
        (PORT d[8] (7476:7476:7476) (8027:8027:8027))
        (PORT d[9] (5944:5944:5944) (6418:6418:6418))
        (PORT d[10] (4194:4194:4194) (4502:4502:4502))
        (PORT d[11] (3867:3867:3867) (4150:4150:4150))
        (PORT d[12] (3747:3747:3747) (4015:4015:4015))
        (PORT clk (2698:2698:2698) (2590:2590:2590))
        (PORT ena (6215:6215:6215) (6479:6479:6479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2590:2590:2590))
        (PORT d[0] (6215:6215:6215) (6479:6479:6479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1092:1092:1092))
        (PORT datab (1550:1550:1550) (1648:1648:1648))
        (PORT datac (4960:4960:4960) (4940:4940:4940))
        (PORT datad (1955:1955:1955) (1941:1941:1941))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (4098:4098:4098))
        (PORT clk (2698:2698:2698) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4500:4500:4500))
        (PORT d[1] (5070:5070:5070) (5373:5373:5373))
        (PORT d[2] (6196:6196:6196) (6660:6660:6660))
        (PORT d[3] (4189:4189:4189) (4492:4492:4492))
        (PORT d[4] (9370:9370:9370) (9985:9985:9985))
        (PORT d[5] (5680:5680:5680) (5995:5995:5995))
        (PORT d[6] (4578:4578:4578) (4884:4884:4884))
        (PORT d[7] (4258:4258:4258) (4571:4571:4571))
        (PORT d[8] (7763:7763:7763) (8318:8318:8318))
        (PORT d[9] (6582:6582:6582) (7046:7046:7046))
        (PORT d[10] (3889:3889:3889) (4173:4173:4173))
        (PORT d[11] (7394:7394:7394) (7905:7905:7905))
        (PORT d[12] (6066:6066:6066) (6476:6476:6476))
        (PORT clk (2694:2694:2694) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6156:6156:6156) (6234:6234:6234))
        (PORT clk (2694:2694:2694) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2622:2622:2622))
        (PORT d[0] (6783:6783:6783) (6869:6869:6869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4533:4533:4533))
        (PORT d[1] (5034:5034:5034) (5349:5349:5349))
        (PORT d[2] (6251:6251:6251) (6714:6714:6714))
        (PORT d[3] (4191:4191:4191) (4493:4493:4493))
        (PORT d[4] (9679:9679:9679) (10278:10278:10278))
        (PORT d[5] (5682:5682:5682) (5996:5996:5996))
        (PORT d[6] (4580:4580:4580) (4885:4885:4885))
        (PORT d[7] (4260:4260:4260) (4572:4572:4572))
        (PORT d[8] (7765:7765:7765) (8319:8319:8319))
        (PORT d[9] (6584:6584:6584) (7047:7047:7047))
        (PORT d[10] (3891:3891:3891) (4174:4174:4174))
        (PORT d[11] (7396:7396:7396) (7906:7906:7906))
        (PORT d[12] (6068:6068:6068) (6477:6477:6477))
        (PORT clk (2652:2652:2652) (2542:2542:2542))
        (PORT ena (6950:6950:6950) (7214:7214:7214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2542:2542:2542))
        (PORT d[0] (6950:6950:6950) (7214:7214:7214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (4109:4109:4109))
        (PORT clk (2689:2689:2689) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4889:4889:4889))
        (PORT d[1] (5057:5057:5057) (5376:5376:5376))
        (PORT d[2] (6223:6223:6223) (6687:6687:6687))
        (PORT d[3] (4445:4445:4445) (4737:4737:4737))
        (PORT d[4] (9018:9018:9018) (9615:9615:9615))
        (PORT d[5] (3853:3853:3853) (4139:4139:4139))
        (PORT d[6] (4270:4270:4270) (4584:4584:4584))
        (PORT d[7] (4227:4227:4227) (4538:4538:4538))
        (PORT d[8] (7780:7780:7780) (8341:8341:8341))
        (PORT d[9] (6220:6220:6220) (6685:6685:6685))
        (PORT d[10] (3820:3820:3820) (4098:4098:4098))
        (PORT d[11] (7365:7365:7365) (7870:7870:7870))
        (PORT d[12] (6370:6370:6370) (6769:6769:6769))
        (PORT clk (2685:2685:2685) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2765:2765:2765))
        (PORT clk (2685:2685:2685) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2616:2616:2616))
        (PORT d[0] (3525:3525:3525) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4924:4924:4924) (5213:5213:5213))
        (PORT d[1] (5033:5033:5033) (5348:5348:5348))
        (PORT d[2] (6250:6250:6250) (6713:6713:6713))
        (PORT d[3] (4447:4447:4447) (4738:4738:4738))
        (PORT d[4] (9301:9301:9301) (9902:9902:9902))
        (PORT d[5] (3855:3855:3855) (4140:4140:4140))
        (PORT d[6] (4272:4272:4272) (4585:4585:4585))
        (PORT d[7] (4229:4229:4229) (4539:4539:4539))
        (PORT d[8] (7782:7782:7782) (8342:8342:8342))
        (PORT d[9] (6222:6222:6222) (6686:6686:6686))
        (PORT d[10] (3822:3822:3822) (4099:4099:4099))
        (PORT d[11] (7367:7367:7367) (7871:7871:7871))
        (PORT d[12] (6372:6372:6372) (6770:6770:6770))
        (PORT clk (2643:2643:2643) (2536:2536:2536))
        (PORT ena (6657:6657:6657) (6894:6894:6894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2536:2536:2536))
        (PORT d[0] (6657:6657:6657) (6894:6894:6894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1105:1105:1105))
        (PORT datab (1549:1549:1549) (1647:1647:1647))
        (PORT datac (4959:4959:4959) (4939:4939:4939))
        (PORT datad (1068:1068:1068) (1056:1056:1056))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4375:4375:4375))
        (PORT clk (2714:2714:2714) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (5156:5156:5156))
        (PORT d[1] (4194:4194:4194) (4484:4484:4484))
        (PORT d[2] (6907:6907:6907) (7358:7358:7358))
        (PORT d[3] (6605:6605:6605) (6908:6908:6908))
        (PORT d[4] (9372:9372:9372) (9986:9986:9986))
        (PORT d[5] (5291:5291:5291) (5606:5606:5606))
        (PORT d[6] (3840:3840:3840) (4118:4118:4118))
        (PORT d[7] (4211:4211:4211) (4524:4524:4524))
        (PORT d[8] (8100:8100:8100) (8648:8648:8648))
        (PORT d[9] (6594:6594:6594) (7059:7059:7059))
        (PORT d[10] (3842:3842:3842) (4120:4120:4120))
        (PORT d[11] (7009:7009:7009) (7521:7521:7521))
        (PORT d[12] (6119:6119:6119) (6527:6527:6527))
        (PORT clk (2710:2710:2710) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3050:3050:3050))
        (PORT clk (2710:2710:2710) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2640:2640:2640))
        (PORT d[0] (3769:3769:3769) (3685:3685:3685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2641:2641:2641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2641:2641:2641))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4546:4546:4546) (4844:4844:4844))
        (PORT d[1] (4177:4177:4177) (4454:4454:4454))
        (PORT d[2] (6564:6564:6564) (7023:7023:7023))
        (PORT d[3] (6607:6607:6607) (6909:6909:6909))
        (PORT d[4] (9400:9400:9400) (10016:10016:10016))
        (PORT d[5] (5293:5293:5293) (5607:5607:5607))
        (PORT d[6] (3842:3842:3842) (4119:4119:4119))
        (PORT d[7] (4213:4213:4213) (4525:4525:4525))
        (PORT d[8] (8102:8102:8102) (8649:8649:8649))
        (PORT d[9] (6596:6596:6596) (7060:7060:7060))
        (PORT d[10] (3844:3844:3844) (4121:4121:4121))
        (PORT d[11] (7011:7011:7011) (7522:7522:7522))
        (PORT d[12] (6121:6121:6121) (6528:6528:6528))
        (PORT clk (2668:2668:2668) (2560:2560:2560))
        (PORT ena (7037:7037:7037) (7274:7274:7274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2560:2560:2560))
        (PORT d[0] (7037:7037:7037) (7274:7274:7274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2561:2561:2561))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (4115:4115:4115))
        (PORT clk (2681:2681:2681) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4906:4906:4906) (5202:5202:5202))
        (PORT d[1] (5018:5018:5018) (5337:5337:5337))
        (PORT d[2] (6534:6534:6534) (6985:6985:6985))
        (PORT d[3] (4508:4508:4508) (4807:4807:4807))
        (PORT d[4] (9053:9053:9053) (9669:9669:9669))
        (PORT d[5] (3863:3863:3863) (4151:4151:4151))
        (PORT d[6] (4299:4299:4299) (4617:4617:4617))
        (PORT d[7] (4246:4246:4246) (4556:4556:4556))
        (PORT d[8] (7748:7748:7748) (8304:8304:8304))
        (PORT d[9] (6250:6250:6250) (6720:6720:6720))
        (PORT d[10] (3853:3853:3853) (4134:4134:4134))
        (PORT d[11] (7333:7333:7333) (7836:7836:7836))
        (PORT d[12] (6489:6489:6489) (6899:6899:6899))
        (PORT clk (2677:2677:2677) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3041:3041:3041))
        (PORT clk (2677:2677:2677) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2608:2608:2608))
        (PORT d[0] (3741:3741:3741) (3676:3676:3676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4907:4907:4907) (5202:5202:5202))
        (PORT d[1] (5349:5349:5349) (5645:5645:5645))
        (PORT d[2] (6214:6214:6214) (6673:6673:6673))
        (PORT d[3] (4510:4510:4510) (4808:4808:4808))
        (PORT d[4] (9374:9374:9374) (9980:9980:9980))
        (PORT d[5] (3865:3865:3865) (4152:4152:4152))
        (PORT d[6] (4301:4301:4301) (4618:4618:4618))
        (PORT d[7] (4248:4248:4248) (4557:4557:4557))
        (PORT d[8] (7750:7750:7750) (8305:8305:8305))
        (PORT d[9] (6252:6252:6252) (6721:6721:6721))
        (PORT d[10] (3855:3855:3855) (4135:4135:4135))
        (PORT d[11] (7335:7335:7335) (7837:7837:7837))
        (PORT d[12] (6491:6491:6491) (6900:6900:6900))
        (PORT clk (2635:2635:2635) (2528:2528:2528))
        (PORT ena (6687:6687:6687) (6924:6924:6924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2528:2528:2528))
        (PORT d[0] (6687:6687:6687) (6924:6924:6924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (743:743:743))
        (PORT datab (1548:1548:1548) (1645:1645:1645))
        (PORT datac (4959:4959:4959) (4938:4938:4938))
        (PORT datad (1030:1030:1030) (1041:1041:1041))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (4087:4087:4087))
        (PORT clk (2707:2707:2707) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4555:4555:4555) (4853:4853:4853))
        (PORT d[1] (4182:4182:4182) (4471:4471:4471))
        (PORT d[2] (6221:6221:6221) (6685:6685:6685))
        (PORT d[3] (6613:6613:6613) (6914:6914:6914))
        (PORT d[4] (9411:9411:9411) (10031:10031:10031))
        (PORT d[5] (5613:5613:5613) (5921:5921:5921))
        (PORT d[6] (4168:4168:4168) (4472:4472:4472))
        (PORT d[7] (4203:4203:4203) (4513:4513:4513))
        (PORT d[8] (8067:8067:8067) (8613:8613:8613))
        (PORT d[9] (6883:6883:6883) (7346:7346:7346))
        (PORT d[10] (3868:3868:3868) (4148:4148:4148))
        (PORT d[11] (6983:6983:6983) (7492:7492:7492))
        (PORT d[12] (6089:6089:6089) (6496:6496:6496))
        (PORT clk (2703:2703:2703) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (3869:3869:3869))
        (PORT clk (2703:2703:2703) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2631:2631:2631))
        (PORT d[0] (4589:4589:4589) (4504:4504:4504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4858:4858:4858))
        (PORT d[1] (4159:4159:4159) (4448:4448:4448))
        (PORT d[2] (6606:6606:6606) (7065:7065:7065))
        (PORT d[3] (6615:6615:6615) (6915:6915:6915))
        (PORT d[4] (9360:9360:9360) (9976:9976:9976))
        (PORT d[5] (5615:5615:5615) (5922:5922:5922))
        (PORT d[6] (4170:4170:4170) (4473:4473:4473))
        (PORT d[7] (4205:4205:4205) (4514:4514:4514))
        (PORT d[8] (8069:8069:8069) (8614:8614:8614))
        (PORT d[9] (6885:6885:6885) (7347:7347:7347))
        (PORT d[10] (3870:3870:3870) (4149:4149:4149))
        (PORT d[11] (6985:6985:6985) (7493:7493:7493))
        (PORT d[12] (6091:6091:6091) (6497:6497:6497))
        (PORT clk (2661:2661:2661) (2551:2551:2551))
        (PORT ena (7036:7036:7036) (7273:7273:7273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2551:2551:2551))
        (PORT d[0] (7036:7036:7036) (7273:7273:7273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4177:4177:4177) (4468:4468:4468))
        (PORT clk (2736:2736:2736) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (4125:4125:4125))
        (PORT d[1] (4276:4276:4276) (4592:4592:4592))
        (PORT d[2] (6200:6200:6200) (6662:6662:6662))
        (PORT d[3] (4493:4493:4493) (4796:4796:4796))
        (PORT d[4] (7593:7593:7593) (8219:8219:8219))
        (PORT d[5] (4234:4234:4234) (4549:4549:4549))
        (PORT d[6] (4216:4216:4216) (4525:4525:4525))
        (PORT d[7] (3881:3881:3881) (4160:4160:4160))
        (PORT d[8] (8018:8018:8018) (8533:8533:8533))
        (PORT d[9] (5912:5912:5912) (6385:6385:6385))
        (PORT d[10] (4201:4201:4201) (4508:4508:4508))
        (PORT d[11] (3840:3840:3840) (4121:4121:4121))
        (PORT d[12] (3817:3817:3817) (4093:4093:4093))
        (PORT clk (2732:2732:2732) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6380:6380:6380) (6202:6202:6202))
        (PORT clk (2732:2732:2732) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2657:2657:2657))
        (PORT d[0] (7007:7007:7007) (6837:6837:6837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (4067:4067:4067))
        (PORT d[1] (4277:4277:4277) (4594:4594:4594))
        (PORT d[2] (6212:6212:6212) (6661:6661:6661))
        (PORT d[3] (4495:4495:4495) (4797:4797:4797))
        (PORT d[4] (7917:7917:7917) (8541:8541:8541))
        (PORT d[5] (4236:4236:4236) (4550:4550:4550))
        (PORT d[6] (4218:4218:4218) (4526:4526:4526))
        (PORT d[7] (3883:3883:3883) (4161:4161:4161))
        (PORT d[8] (8020:8020:8020) (8534:8534:8534))
        (PORT d[9] (5914:5914:5914) (6386:6386:6386))
        (PORT d[10] (4203:4203:4203) (4509:4509:4509))
        (PORT d[11] (3842:3842:3842) (4122:4122:4122))
        (PORT d[12] (3819:3819:3819) (4094:4094:4094))
        (PORT clk (2690:2690:2690) (2577:2577:2577))
        (PORT ena (6274:6274:6274) (6533:6533:6533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2577:2577:2577))
        (PORT d[0] (6274:6274:6274) (6533:6533:6533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1063:1063:1063))
        (PORT datab (1540:1540:1540) (1635:1635:1635))
        (PORT datac (4954:4954:4954) (4933:4933:4933))
        (PORT datad (1999:1999:1999) (1986:1986:1986))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (1950:1950:1950) (1948:1948:1948))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (279:279:279))
        (PORT datab (242:242:242) (270:270:270))
        (PORT datac (1948:1948:1948) (1947:1947:1947))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (800:800:800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5996:5996:5996) (6438:6438:6438))
        (PORT clk (2725:2725:2725) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6326:6326:6326) (6842:6842:6842))
        (PORT d[1] (6376:6376:6376) (6860:6860:6860))
        (PORT d[2] (6826:6826:6826) (7288:7288:7288))
        (PORT d[3] (7099:7099:7099) (7651:7651:7651))
        (PORT d[4] (5003:5003:5003) (5387:5387:5387))
        (PORT d[5] (7206:7206:7206) (7662:7662:7662))
        (PORT d[6] (6928:6928:6928) (7437:7437:7437))
        (PORT d[7] (6875:6875:6875) (7420:7420:7420))
        (PORT d[8] (5772:5772:5772) (6153:6153:6153))
        (PORT d[9] (6227:6227:6227) (6666:6666:6666))
        (PORT d[10] (6583:6583:6583) (7094:7094:7094))
        (PORT d[11] (6792:6792:6792) (7353:7353:7353))
        (PORT d[12] (6700:6700:6700) (7235:7235:7235))
        (PORT clk (2721:2721:2721) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6086:6086:6086) (5917:5917:5917))
        (PORT clk (2721:2721:2721) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2644:2644:2644))
        (PORT d[0] (7010:7010:7010) (6839:6839:6839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7028:7028:7028) (7528:7528:7528))
        (PORT d[1] (6020:6020:6020) (6514:6514:6514))
        (PORT d[2] (6240:6240:6240) (6722:6722:6722))
        (PORT d[3] (7101:7101:7101) (7652:7652:7652))
        (PORT d[4] (5783:5783:5783) (6163:6163:6163))
        (PORT d[5] (7208:7208:7208) (7663:7663:7663))
        (PORT d[6] (6930:6930:6930) (7438:7438:7438))
        (PORT d[7] (6877:6877:6877) (7421:7421:7421))
        (PORT d[8] (5774:5774:5774) (6154:6154:6154))
        (PORT d[9] (6229:6229:6229) (6667:6667:6667))
        (PORT d[10] (6585:6585:6585) (7095:7095:7095))
        (PORT d[11] (6794:6794:6794) (7354:7354:7354))
        (PORT d[12] (6702:6702:6702) (7236:7236:7236))
        (PORT clk (2679:2679:2679) (2564:2564:2564))
        (PORT ena (4092:4092:4092) (4155:4155:4155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2564:2564:2564))
        (PORT d[0] (4092:4092:4092) (4155:4155:4155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5656:5656:5656) (6112:6112:6112))
        (PORT clk (2740:2740:2740) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7325:7325:7325) (7820:7820:7820))
        (PORT d[1] (6271:6271:6271) (6772:6772:6772))
        (PORT d[2] (6247:6247:6247) (6699:6699:6699))
        (PORT d[3] (7442:7442:7442) (7989:7989:7989))
        (PORT d[4] (5135:5135:5135) (5532:5532:5532))
        (PORT d[5] (6931:6931:6931) (7393:7393:7393))
        (PORT d[6] (7032:7032:7032) (7557:7557:7557))
        (PORT d[7] (7230:7230:7230) (7773:7773:7773))
        (PORT d[8] (7968:7968:7968) (8461:8461:8461))
        (PORT d[9] (5846:5846:5846) (6288:6288:6288))
        (PORT d[10] (6870:6870:6870) (7369:7369:7369))
        (PORT d[11] (7555:7555:7555) (8114:8114:8114))
        (PORT d[12] (7054:7054:7054) (7585:7585:7585))
        (PORT clk (2736:2736:2736) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7385:7385:7385) (7319:7319:7319))
        (PORT clk (2736:2736:2736) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2657:2657:2657))
        (PORT d[0] (8012:8012:8012) (7954:7954:7954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2658:2658:2658))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7353:7353:7353) (7850:7850:7850))
        (PORT d[1] (6299:6299:6299) (6801:6801:6801))
        (PORT d[2] (5838:5838:5838) (6321:6321:6321))
        (PORT d[3] (7444:7444:7444) (7990:7990:7990))
        (PORT d[4] (6601:6601:6601) (7038:7038:7038))
        (PORT d[5] (6933:6933:6933) (7394:7394:7394))
        (PORT d[6] (7034:7034:7034) (7558:7558:7558))
        (PORT d[7] (7232:7232:7232) (7774:7774:7774))
        (PORT d[8] (7970:7970:7970) (8462:8462:8462))
        (PORT d[9] (5848:5848:5848) (6289:6289:6289))
        (PORT d[10] (6872:6872:6872) (7370:7370:7370))
        (PORT d[11] (7557:7557:7557) (8115:8115:8115))
        (PORT d[12] (7056:7056:7056) (7586:7586:7586))
        (PORT clk (2694:2694:2694) (2577:2577:2577))
        (PORT ena (4133:4133:4133) (4190:4190:4190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2577:2577:2577))
        (PORT d[0] (4133:4133:4133) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6539:6539:6539) (6722:6722:6722))
        (PORT datab (1459:1459:1459) (1401:1401:1401))
        (PORT datac (5484:5484:5484) (5560:5560:5560))
        (PORT datad (1741:1741:1741) (1688:1688:1688))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4889:4889:4889) (5263:5263:5263))
        (PORT clk (2699:2699:2699) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6663:6663:6663) (7164:7164:7164))
        (PORT d[1] (6352:6352:6352) (6848:6848:6848))
        (PORT d[2] (5920:5920:5920) (6411:6411:6411))
        (PORT d[3] (6331:6331:6331) (6860:6860:6860))
        (PORT d[4] (5436:5436:5436) (5839:5839:5839))
        (PORT d[5] (5925:5925:5925) (6409:6409:6409))
        (PORT d[6] (5865:5865:5865) (6340:6340:6340))
        (PORT d[7] (6468:6468:6468) (7006:7006:7006))
        (PORT d[8] (5143:5143:5143) (5558:5558:5558))
        (PORT d[9] (5856:5856:5856) (6294:6294:6294))
        (PORT d[10] (5922:5922:5922) (6401:6401:6401))
        (PORT d[11] (6269:6269:6269) (6778:6778:6778))
        (PORT d[12] (6416:6416:6416) (6958:6958:6958))
        (PORT clk (2695:2695:2695) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6785:6785:6785) (6911:6911:6911))
        (PORT clk (2695:2695:2695) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2618:2618:2618))
        (PORT d[0] (7412:7412:7412) (7546:7546:7546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6341:6341:6341) (6853:6853:6853))
        (PORT d[1] (6300:6300:6300) (6792:6792:6792))
        (PORT d[2] (5950:5950:5950) (6440:6440:6440))
        (PORT d[3] (6333:6333:6333) (6861:6861:6861))
        (PORT d[4] (5753:5753:5753) (6148:6148:6148))
        (PORT d[5] (5927:5927:5927) (6410:6410:6410))
        (PORT d[6] (5867:5867:5867) (6341:6341:6341))
        (PORT d[7] (6470:6470:6470) (7007:7007:7007))
        (PORT d[8] (5145:5145:5145) (5559:5559:5559))
        (PORT d[9] (5858:5858:5858) (6295:6295:6295))
        (PORT d[10] (5924:5924:5924) (6402:6402:6402))
        (PORT d[11] (6271:6271:6271) (6779:6779:6779))
        (PORT d[12] (6418:6418:6418) (6959:6959:6959))
        (PORT clk (2653:2653:2653) (2538:2538:2538))
        (PORT ena (4120:4120:4120) (4174:4174:4174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2538:2538:2538))
        (PORT d[0] (4120:4120:4120) (4174:4174:4174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (6034:6034:6034))
        (PORT clk (2707:2707:2707) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7789:7789:7789) (8386:8386:8386))
        (PORT d[1] (7023:7023:7023) (7524:7524:7524))
        (PORT d[2] (5500:5500:5500) (5937:5937:5937))
        (PORT d[3] (7539:7539:7539) (8173:8173:8173))
        (PORT d[4] (5019:5019:5019) (5408:5408:5408))
        (PORT d[5] (6983:6983:6983) (7499:7499:7499))
        (PORT d[6] (7416:7416:7416) (7957:7957:7957))
        (PORT d[7] (6571:6571:6571) (7126:7126:7126))
        (PORT d[8] (5089:5089:5089) (5484:5484:5484))
        (PORT d[9] (5424:5424:5424) (5829:5829:5829))
        (PORT d[10] (7357:7357:7357) (7888:7888:7888))
        (PORT d[11] (8164:8164:8164) (8789:8789:8789))
        (PORT d[12] (6268:6268:6268) (6769:6769:6769))
        (PORT clk (2703:2703:2703) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (5049:5049:5049))
        (PORT clk (2703:2703:2703) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2624:2624:2624))
        (PORT d[0] (5725:5725:5725) (5684:5684:5684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7845:7845:7845) (8443:8443:8443))
        (PORT d[1] (6719:6719:6719) (7246:7246:7246))
        (PORT d[2] (5513:5513:5513) (5933:5933:5933))
        (PORT d[3] (7541:7541:7541) (8174:8174:8174))
        (PORT d[4] (5413:5413:5413) (5801:5801:5801))
        (PORT d[5] (6985:6985:6985) (7500:7500:7500))
        (PORT d[6] (7418:7418:7418) (7958:7958:7958))
        (PORT d[7] (6573:6573:6573) (7127:7127:7127))
        (PORT d[8] (5091:5091:5091) (5485:5485:5485))
        (PORT d[9] (5426:5426:5426) (5830:5830:5830))
        (PORT d[10] (7359:7359:7359) (7889:7889:7889))
        (PORT d[11] (8166:8166:8166) (8790:8790:8790))
        (PORT d[12] (6270:6270:6270) (6770:6770:6770))
        (PORT clk (2661:2661:2661) (2544:2544:2544))
        (PORT ena (4502:4502:4502) (4566:4566:4566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2544:2544:2544))
        (PORT d[0] (4502:4502:4502) (4566:4566:4566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2545:2545:2545))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6537:6537:6537) (6720:6720:6720))
        (PORT datab (2118:2118:2118) (2006:2006:2006))
        (PORT datac (5487:5487:5487) (5564:5564:5564))
        (PORT datad (1404:1404:1404) (1407:1407:1407))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5960:5960:5960) (6346:6346:6346))
        (PORT clk (2679:2679:2679) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7178:7178:7178) (7783:7783:7783))
        (PORT d[1] (6360:6360:6360) (6888:6888:6888))
        (PORT d[2] (5793:5793:5793) (6220:6220:6220))
        (PORT d[3] (7512:7512:7512) (8128:8128:8128))
        (PORT d[4] (5430:5430:5430) (5812:5812:5812))
        (PORT d[5] (6652:6652:6652) (7174:7174:7174))
        (PORT d[6] (7010:7010:7010) (7552:7552:7552))
        (PORT d[7] (6899:6899:6899) (7442:7442:7442))
        (PORT d[8] (5022:5022:5022) (5408:5408:5408))
        (PORT d[9] (5280:5280:5280) (5667:5667:5667))
        (PORT d[10] (6992:6992:6992) (7526:7526:7526))
        (PORT d[11] (7830:7830:7830) (8461:8461:8461))
        (PORT d[12] (6581:6581:6581) (7072:7072:7072))
        (PORT clk (2675:2675:2675) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4640:4640:4640))
        (PORT clk (2675:2675:2675) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2596:2596:2596))
        (PORT d[0] (5303:5303:5303) (5275:5275:5275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7179:7179:7179) (7785:7785:7785))
        (PORT d[1] (6361:6361:6361) (6891:6891:6891))
        (PORT d[2] (5768:5768:5768) (6192:6192:6192))
        (PORT d[3] (7514:7514:7514) (8129:8129:8129))
        (PORT d[4] (5416:5416:5416) (5780:5780:5780))
        (PORT d[5] (6654:6654:6654) (7175:7175:7175))
        (PORT d[6] (7012:7012:7012) (7553:7553:7553))
        (PORT d[7] (6901:6901:6901) (7443:7443:7443))
        (PORT d[8] (5024:5024:5024) (5409:5409:5409))
        (PORT d[9] (5282:5282:5282) (5668:5668:5668))
        (PORT d[10] (6994:6994:6994) (7527:7527:7527))
        (PORT d[11] (7832:7832:7832) (8462:8462:8462))
        (PORT d[12] (6583:6583:6583) (7073:7073:7073))
        (PORT clk (2633:2633:2633) (2516:2516:2516))
        (PORT ena (4147:4147:4147) (4217:4217:4217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2633:2633:2633) (2516:2516:2516))
        (PORT d[0] (4147:4147:4147) (4217:4217:4217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6308:6308:6308) (6737:6737:6737))
        (PORT clk (2709:2709:2709) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6626:6626:6626) (7133:7133:7133))
        (PORT d[1] (6687:6687:6687) (7161:7161:7161))
        (PORT d[2] (5906:5906:5906) (6381:6381:6381))
        (PORT d[3] (6757:6757:6757) (7312:7312:7312))
        (PORT d[4] (5735:5735:5735) (6112:6112:6112))
        (PORT d[5] (6528:6528:6528) (6994:6994:6994))
        (PORT d[6] (6594:6594:6594) (7108:7108:7108))
        (PORT d[7] (6477:6477:6477) (7020:7020:7020))
        (PORT d[8] (5416:5416:5416) (5806:5806:5806))
        (PORT d[9] (5088:5088:5088) (5497:5497:5497))
        (PORT d[10] (6580:6580:6580) (7093:7093:7093))
        (PORT d[11] (6708:6708:6708) (7262:7262:7262))
        (PORT d[12] (6319:6319:6319) (6850:6850:6850))
        (PORT clk (2705:2705:2705) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8177:8177:8177) (8217:8217:8217))
        (PORT clk (2705:2705:2705) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2626:2626:2626))
        (PORT d[0] (8804:8804:8804) (8852:8852:8852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6610:6610:6610) (7104:7104:7104))
        (PORT d[1] (6715:6715:6715) (7188:7188:7188))
        (PORT d[2] (5926:5926:5926) (6415:6415:6415))
        (PORT d[3] (6759:6759:6759) (7313:7313:7313))
        (PORT d[4] (5116:5116:5116) (5518:5518:5518))
        (PORT d[5] (6530:6530:6530) (6995:6995:6995))
        (PORT d[6] (6596:6596:6596) (7109:7109:7109))
        (PORT d[7] (6479:6479:6479) (7021:7021:7021))
        (PORT d[8] (5418:5418:5418) (5807:5807:5807))
        (PORT d[9] (5090:5090:5090) (5498:5498:5498))
        (PORT d[10] (6582:6582:6582) (7094:7094:7094))
        (PORT d[11] (6710:6710:6710) (7263:7263:7263))
        (PORT d[12] (6321:6321:6321) (6851:6851:6851))
        (PORT clk (2663:2663:2663) (2546:2546:2546))
        (PORT ena (4077:4077:4077) (4139:4139:4139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2546:2546:2546))
        (PORT d[0] (4077:4077:4077) (4139:4139:4139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6536:6536:6536) (6718:6718:6718))
        (PORT datab (1716:1716:1716) (1711:1711:1711))
        (PORT datac (5491:5491:5491) (5568:5568:5568))
        (PORT datad (1586:1586:1586) (1595:1595:1595))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datac (4543:4543:4543) (4518:4518:4518))
        (PORT datad (200:200:200) (222:222:222))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5584:5584:5584) (5990:5990:5990))
        (PORT clk (2698:2698:2698) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7142:7142:7142) (7747:7747:7747))
        (PORT d[1] (6386:6386:6386) (6918:6918:6918))
        (PORT d[2] (6123:6123:6123) (6546:6546:6546))
        (PORT d[3] (7194:7194:7194) (7829:7829:7829))
        (PORT d[4] (5401:5401:5401) (5782:5782:5782))
        (PORT d[5] (6642:6642:6642) (7163:7163:7163))
        (PORT d[6] (7060:7060:7060) (7605:7605:7605))
        (PORT d[7] (6877:6877:6877) (7419:7419:7419))
        (PORT d[8] (5053:5053:5053) (5447:5447:5447))
        (PORT d[9] (5423:5423:5423) (5828:5828:5828))
        (PORT d[10] (7359:7359:7359) (7892:7892:7892))
        (PORT d[11] (8163:8163:8163) (8788:8788:8788))
        (PORT d[12] (6522:6522:6522) (7005:7005:7005))
        (PORT clk (2694:2694:2694) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7136:7136:7136) (7186:7186:7186))
        (PORT clk (2694:2694:2694) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2616:2616:2616))
        (PORT d[0] (7763:7763:7763) (7821:7821:7821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7170:7170:7170) (7777:7777:7777))
        (PORT d[1] (6710:6710:6710) (7234:7234:7234))
        (PORT d[2] (6098:6098:6098) (6518:6518:6518))
        (PORT d[3] (7196:7196:7196) (7830:7830:7830))
        (PORT d[4] (5402:5402:5402) (5787:5787:5787))
        (PORT d[5] (6644:6644:6644) (7164:7164:7164))
        (PORT d[6] (7062:7062:7062) (7606:7606:7606))
        (PORT d[7] (6879:6879:6879) (7420:7420:7420))
        (PORT d[8] (5055:5055:5055) (5448:5448:5448))
        (PORT d[9] (5425:5425:5425) (5829:5829:5829))
        (PORT d[10] (7361:7361:7361) (7893:7893:7893))
        (PORT d[11] (8165:8165:8165) (8789:8789:8789))
        (PORT d[12] (6524:6524:6524) (7006:7006:7006))
        (PORT clk (2652:2652:2652) (2536:2536:2536))
        (PORT ena (4444:4444:4444) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2536:2536:2536))
        (PORT d[0] (4444:4444:4444) (4515:4515:4515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6339:6339:6339) (6784:6784:6784))
        (PORT clk (2721:2721:2721) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6987:6987:6987) (7488:7488:7488))
        (PORT d[1] (6661:6661:6661) (7134:7134:7134))
        (PORT d[2] (6817:6817:6817) (7276:7276:7276))
        (PORT d[3] (7089:7089:7089) (7643:7643:7643))
        (PORT d[4] (5117:5117:5117) (5518:5518:5518))
        (PORT d[5] (6290:6290:6290) (6764:6764:6764))
        (PORT d[6] (6927:6927:6927) (7435:7435:7435))
        (PORT d[7] (6874:6874:6874) (7419:7419:7419))
        (PORT d[8] (5780:5780:5780) (6163:6163:6163))
        (PORT d[9] (6229:6229:6229) (6667:6667:6667))
        (PORT d[10] (6552:6552:6552) (7064:7064:7064))
        (PORT d[11] (6791:6791:6791) (7352:7352:7352))
        (PORT d[12] (6690:6690:6690) (7227:7227:7227))
        (PORT clk (2717:2717:2717) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4775:4775:4775) (4702:4702:4702))
        (PORT clk (2717:2717:2717) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2642:2642:2642))
        (PORT d[0] (5404:5404:5404) (5339:5339:5339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6988:6988:6988) (7492:7492:7492))
        (PORT d[1] (6021:6021:6021) (6515:6515:6515))
        (PORT d[2] (6265:6265:6265) (6749:6749:6749))
        (PORT d[3] (7091:7091:7091) (7644:7644:7644))
        (PORT d[4] (5750:5750:5750) (6126:6126:6126))
        (PORT d[5] (6292:6292:6292) (6765:6765:6765))
        (PORT d[6] (6929:6929:6929) (7436:7436:7436))
        (PORT d[7] (6876:6876:6876) (7420:7420:7420))
        (PORT d[8] (5782:5782:5782) (6164:6164:6164))
        (PORT d[9] (6231:6231:6231) (6668:6668:6668))
        (PORT d[10] (6554:6554:6554) (7065:7065:7065))
        (PORT d[11] (6793:6793:6793) (7353:7353:7353))
        (PORT d[12] (6692:6692:6692) (7228:7228:7228))
        (PORT clk (2675:2675:2675) (2562:2562:2562))
        (PORT ena (4139:4139:4139) (4169:4169:4169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2562:2562:2562))
        (PORT d[0] (4139:4139:4139) (4169:4169:4169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6537:6537:6537) (6719:6719:6719))
        (PORT datab (1435:1435:1435) (1435:1435:1435))
        (PORT datac (5489:5489:5489) (5565:5565:5565))
        (PORT datad (1107:1107:1107) (1069:1069:1069))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (408:408:408))
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (4547:4547:4547) (4523:4523:4523))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (692:692:692) (800:800:800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (5156:5156:5156))
        (PORT clk (2767:2767:2767) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7351:7351:7351) (7878:7878:7878))
        (PORT d[1] (6365:6365:6365) (6829:6829:6829))
        (PORT d[2] (5106:5106:5106) (5515:5515:5515))
        (PORT d[3] (8949:8949:8949) (9550:9550:9550))
        (PORT d[4] (6264:6264:6264) (6728:6728:6728))
        (PORT d[5] (6707:6707:6707) (7209:7209:7209))
        (PORT d[6] (7450:7450:7450) (7964:7964:7964))
        (PORT d[7] (7206:7206:7206) (7741:7741:7741))
        (PORT d[8] (6870:6870:6870) (7298:7298:7298))
        (PORT d[9] (7261:7261:7261) (7744:7744:7744))
        (PORT d[10] (8751:8751:8751) (9271:9271:9271))
        (PORT d[11] (9518:9518:9518) (10128:10128:10128))
        (PORT d[12] (7399:7399:7399) (7896:7896:7896))
        (PORT clk (2763:2763:2763) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6829:6829:6829) (6902:6902:6902))
        (PORT clk (2763:2763:2763) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2692:2692:2692))
        (PORT d[0] (7456:7456:7456) (7537:7537:7537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7039:7039:7039) (7592:7592:7592))
        (PORT d[1] (6340:6340:6340) (6805:6805:6805))
        (PORT d[2] (5108:5108:5108) (5516:5516:5516))
        (PORT d[3] (8951:8951:8951) (9551:9551:9551))
        (PORT d[4] (6260:6260:6260) (6721:6721:6721))
        (PORT d[5] (6709:6709:6709) (7210:7210:7210))
        (PORT d[6] (7452:7452:7452) (7965:7965:7965))
        (PORT d[7] (7208:7208:7208) (7742:7742:7742))
        (PORT d[8] (6872:6872:6872) (7299:7299:7299))
        (PORT d[9] (7263:7263:7263) (7745:7745:7745))
        (PORT d[10] (8753:8753:8753) (9272:9272:9272))
        (PORT d[11] (9520:9520:9520) (10129:10129:10129))
        (PORT d[12] (7401:7401:7401) (7897:7897:7897))
        (PORT clk (2721:2721:2721) (2612:2612:2612))
        (PORT ena (4804:4804:4804) (4827:4827:4827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2612:2612:2612))
        (PORT d[0] (4804:4804:4804) (4827:4827:4827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4906:4906:4906) (5289:5289:5289))
        (PORT clk (2738:2738:2738) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6309:6309:6309) (6824:6824:6824))
        (PORT d[1] (5955:5955:5955) (6453:6453:6453))
        (PORT d[2] (6520:6520:6520) (6963:6963:6963))
        (PORT d[3] (7432:7432:7432) (7982:7982:7982))
        (PORT d[4] (5133:5133:5133) (5535:5535:5535))
        (PORT d[5] (6645:6645:6645) (7116:7116:7116))
        (PORT d[6] (7255:7255:7255) (7754:7754:7754))
        (PORT d[7] (7229:7229:7229) (7772:7772:7772))
        (PORT d[8] (7970:7970:7970) (8462:8462:8462))
        (PORT d[9] (5887:5887:5887) (6331:6331:6331))
        (PORT d[10] (6607:6607:6607) (7123:7123:7123))
        (PORT d[11] (7160:7160:7160) (7717:7717:7717))
        (PORT d[12] (7044:7044:7044) (7576:7576:7576))
        (PORT clk (2734:2734:2734) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4438:4438:4438))
        (PORT clk (2734:2734:2734) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2655:2655:2655))
        (PORT d[0] (5151:5151:5151) (5073:5073:5073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7379:7379:7379) (7873:7873:7873))
        (PORT d[1] (5950:5950:5950) (6461:6461:6461))
        (PORT d[2] (6197:6197:6197) (6648:6648:6648))
        (PORT d[3] (7434:7434:7434) (7983:7983:7983))
        (PORT d[4] (5109:5109:5109) (5508:5508:5508))
        (PORT d[5] (6647:6647:6647) (7117:7117:7117))
        (PORT d[6] (7257:7257:7257) (7755:7755:7755))
        (PORT d[7] (7231:7231:7231) (7773:7773:7773))
        (PORT d[8] (7972:7972:7972) (8463:8463:8463))
        (PORT d[9] (5889:5889:5889) (6332:6332:6332))
        (PORT d[10] (6609:6609:6609) (7124:7124:7124))
        (PORT d[11] (7162:7162:7162) (7718:7718:7718))
        (PORT d[12] (7046:7046:7046) (7577:7577:7577))
        (PORT clk (2692:2692:2692) (2575:2575:2575))
        (PORT ena (4112:4112:4112) (4175:4175:4175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2575:2575:2575))
        (PORT d[0] (4112:4112:4112) (4175:4175:4175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5514:5514:5514) (5584:5584:5584))
        (PORT datab (1456:1456:1456) (1453:1453:1453))
        (PORT datac (1137:1137:1137) (1095:1095:1095))
        (PORT datad (6532:6532:6532) (6701:6701:6701))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (5438:5438:5438))
        (PORT clk (2768:2768:2768) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8495:8495:8495) (9074:9074:9074))
        (PORT d[1] (6375:6375:6375) (6842:6842:6842))
        (PORT d[2] (5490:5490:5490) (5890:5890:5890))
        (PORT d[3] (9295:9295:9295) (9897:9897:9897))
        (PORT d[4] (6605:6605:6605) (7058:7058:7058))
        (PORT d[5] (6712:6712:6712) (7217:7217:7217))
        (PORT d[6] (7426:7426:7426) (7938:7938:7938))
        (PORT d[7] (7535:7535:7535) (8074:8074:8074))
        (PORT d[8] (6869:6869:6869) (7297:7297:7297))
        (PORT d[9] (6932:6932:6932) (7409:7409:7409))
        (PORT d[10] (8727:8727:8727) (9242:9242:9242))
        (PORT d[11] (9514:9514:9514) (10129:10129:10129))
        (PORT d[12] (7378:7378:7378) (7874:7874:7874))
        (PORT clk (2764:2764:2764) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7576:7576:7576) (7449:7449:7449))
        (PORT clk (2764:2764:2764) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2692:2692:2692))
        (PORT d[0] (8203:8203:8203) (8084:8084:8084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2693:2693:2693))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7049:7049:7049) (7599:7599:7599))
        (PORT d[1] (6371:6371:6371) (6843:6843:6843))
        (PORT d[2] (5122:5122:5122) (5526:5526:5526))
        (PORT d[3] (9297:9297:9297) (9898:9898:9898))
        (PORT d[4] (6312:6312:6312) (6774:6774:6774))
        (PORT d[5] (6714:6714:6714) (7218:7218:7218))
        (PORT d[6] (7428:7428:7428) (7939:7939:7939))
        (PORT d[7] (7537:7537:7537) (8075:8075:8075))
        (PORT d[8] (6871:6871:6871) (7298:7298:7298))
        (PORT d[9] (6934:6934:6934) (7410:7410:7410))
        (PORT d[10] (8729:8729:8729) (9243:9243:9243))
        (PORT d[11] (9516:9516:9516) (10130:10130:10130))
        (PORT d[12] (7380:7380:7380) (7875:7875:7875))
        (PORT clk (2722:2722:2722) (2612:2612:2612))
        (PORT ena (4754:4754:4754) (4782:4782:4782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2612:2612:2612))
        (PORT d[0] (4754:4754:4754) (4782:4782:4782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (5464:5464:5464))
        (PORT clk (2768:2768:2768) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5560:5560:5560) (6005:6005:6005))
        (PORT d[1] (6397:6397:6397) (6872:6872:6872))
        (PORT d[2] (5064:5064:5064) (5461:5461:5461))
        (PORT d[3] (9293:9293:9293) (9895:9895:9895))
        (PORT d[4] (5919:5919:5919) (6386:6386:6386))
        (PORT d[5] (6686:6686:6686) (7189:7189:7189))
        (PORT d[6] (7678:7678:7678) (8170:8170:8170))
        (PORT d[7] (7576:7576:7576) (8109:8109:8109))
        (PORT d[8] (6891:6891:6891) (7323:7323:7323))
        (PORT d[9] (7282:7282:7282) (7753:7753:7753))
        (PORT d[10] (8687:8687:8687) (9196:9196:9196))
        (PORT d[11] (9882:9882:9882) (10497:10497:10497))
        (PORT d[12] (7379:7379:7379) (7875:7875:7875))
        (PORT clk (2764:2764:2764) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4766:4766:4766) (4573:4573:4573))
        (PORT clk (2764:2764:2764) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2693:2693:2693))
        (PORT d[0] (5393:5393:5393) (5208:5208:5208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7050:7050:7050) (7600:7600:7600))
        (PORT d[1] (6373:6373:6373) (6844:6844:6844))
        (PORT d[2] (5065:5065:5065) (5464:5464:5464))
        (PORT d[3] (9295:9295:9295) (9896:9896:9896))
        (PORT d[4] (5947:5947:5947) (6416:6416:6416))
        (PORT d[5] (6688:6688:6688) (7190:7190:7190))
        (PORT d[6] (7680:7680:7680) (8171:8171:8171))
        (PORT d[7] (7578:7578:7578) (8110:8110:8110))
        (PORT d[8] (6893:6893:6893) (7324:7324:7324))
        (PORT d[9] (7284:7284:7284) (7754:7754:7754))
        (PORT d[10] (8689:8689:8689) (9197:9197:9197))
        (PORT d[11] (9884:9884:9884) (10498:10498:10498))
        (PORT d[12] (7381:7381:7381) (7876:7876:7876))
        (PORT clk (2722:2722:2722) (2613:2613:2613))
        (PORT ena (4755:4755:4755) (4783:4783:4783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2613:2613:2613))
        (PORT d[0] (4755:4755:4755) (4783:4783:4783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5513:5513:5513) (5582:5582:5582))
        (PORT datab (1454:1454:1454) (1458:1458:1458))
        (PORT datac (1593:1593:1593) (1570:1570:1570))
        (PORT datad (6530:6530:6530) (6699:6699:6699))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (363:363:363) (364:364:364))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (5050:5050:5050))
        (PORT clk (2756:2756:2756) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7824:7824:7824) (8422:8422:8422))
        (PORT d[1] (7424:7424:7424) (7945:7945:7945))
        (PORT d[2] (6091:6091:6091) (6511:6511:6511))
        (PORT d[3] (8222:8222:8222) (8843:8843:8843))
        (PORT d[4] (5734:5734:5734) (6116:6116:6116))
        (PORT d[5] (6970:6970:6970) (7483:7483:7483))
        (PORT d[6] (7041:7041:7041) (7552:7552:7552))
        (PORT d[7] (6491:6491:6491) (7033:7033:7033))
        (PORT d[8] (4732:4732:4732) (5095:5095:5095))
        (PORT d[9] (5072:5072:5072) (5438:5438:5438))
        (PORT d[10] (8031:8031:8031) (8553:8553:8553))
        (PORT d[11] (9206:9206:9206) (9826:9826:9826))
        (PORT d[12] (6662:6662:6662) (7163:7163:7163))
        (PORT clk (2752:2752:2752) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8087:8087:8087) (8075:8075:8075))
        (PORT clk (2752:2752:2752) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2679:2679:2679))
        (PORT d[0] (8714:8714:8714) (8710:8710:8710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2680:2680:2680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2757:2757:2757) (2680:2680:2680))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7837:7837:7837) (8433:8433:8433))
        (PORT d[1] (7781:7781:7781) (8292:8292:8292))
        (PORT d[2] (6556:6556:6556) (6976:6976:6976))
        (PORT d[3] (8224:8224:8224) (8844:8844:8844))
        (PORT d[4] (6924:6924:6924) (7360:7360:7360))
        (PORT d[5] (6972:6972:6972) (7484:7484:7484))
        (PORT d[6] (7043:7043:7043) (7553:7553:7553))
        (PORT d[7] (6493:6493:6493) (7034:7034:7034))
        (PORT d[8] (4734:4734:4734) (5096:5096:5096))
        (PORT d[9] (5074:5074:5074) (5439:5439:5439))
        (PORT d[10] (8033:8033:8033) (8554:8554:8554))
        (PORT d[11] (9208:9208:9208) (9827:9827:9827))
        (PORT d[12] (6664:6664:6664) (7164:7164:7164))
        (PORT clk (2710:2710:2710) (2599:2599:2599))
        (PORT ena (4055:4055:4055) (4092:4092:4092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2599:2599:2599))
        (PORT d[0] (4055:4055:4055) (4092:4092:4092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4924:4924:4924) (5305:5305:5305))
        (PORT clk (2732:2732:2732) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6974:6974:6974) (7474:7474:7474))
        (PORT d[1] (6008:6008:6008) (6502:6502:6502))
        (PORT d[2] (6561:6561:6561) (7004:7004:7004))
        (PORT d[3] (7100:7100:7100) (7652:7652:7652))
        (PORT d[4] (5085:5085:5085) (5485:5485:5485))
        (PORT d[5] (7272:7272:7272) (7734:7734:7734))
        (PORT d[6] (6674:6674:6674) (7200:7200:7200))
        (PORT d[7] (7204:7204:7204) (7747:7747:7747))
        (PORT d[8] (5763:5763:5763) (6144:6144:6144))
        (PORT d[9] (6218:6218:6218) (6659:6659:6659))
        (PORT d[10] (6595:6595:6595) (7111:7111:7111))
        (PORT d[11] (7180:7180:7180) (7737:7737:7737))
        (PORT d[12] (6733:6733:6733) (7269:7269:7269))
        (PORT clk (2728:2728:2728) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4705:4705:4705))
        (PORT clk (2728:2728:2728) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2649:2649:2649))
        (PORT d[0] (5362:5362:5362) (5340:5340:5340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7002:7002:7002) (7503:7503:7503))
        (PORT d[1] (6218:6218:6218) (6705:6705:6705))
        (PORT d[2] (6864:6864:6864) (7323:7323:7323))
        (PORT d[3] (7102:7102:7102) (7653:7653:7653))
        (PORT d[4] (5113:5113:5113) (5514:5514:5514))
        (PORT d[5] (7274:7274:7274) (7735:7735:7735))
        (PORT d[6] (6676:6676:6676) (7201:7201:7201))
        (PORT d[7] (7206:7206:7206) (7748:7748:7748))
        (PORT d[8] (5765:5765:5765) (6145:6145:6145))
        (PORT d[9] (6220:6220:6220) (6660:6660:6660))
        (PORT d[10] (6597:6597:6597) (7112:7112:7112))
        (PORT d[11] (7182:7182:7182) (7738:7738:7738))
        (PORT d[12] (6735:6735:6735) (7270:7270:7270))
        (PORT clk (2686:2686:2686) (2569:2569:2569))
        (PORT ena (4158:4158:4158) (4219:4219:4219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2569:2569:2569))
        (PORT d[0] (4158:4158:4158) (4219:4219:4219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6575:6575:6575) (6759:6759:6759))
        (PORT datab (1059:1059:1059) (1067:1067:1067))
        (PORT datac (1595:1595:1595) (1601:1601:1601))
        (PORT datad (5467:5467:5467) (5535:5535:5535))
        (IOPATH dataa combout (354:354:354) (358:358:358))
        (IOPATH datab combout (353:353:353) (364:364:364))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (5277:5277:5277))
        (PORT clk (2746:2746:2746) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6576:6576:6576) (7081:7081:7081))
        (PORT d[1] (6010:6010:6010) (6507:6507:6507))
        (PORT d[2] (6177:6177:6177) (6616:6616:6616))
        (PORT d[3] (7775:7775:7775) (8322:8322:8322))
        (PORT d[4] (6297:6297:6297) (6745:6745:6745))
        (PORT d[5] (6983:6983:6983) (7450:7450:7450))
        (PORT d[6] (7396:7396:7396) (7913:7913:7913))
        (PORT d[7] (7589:7589:7589) (8129:8129:8129))
        (PORT d[8] (7642:7642:7642) (8144:8144:8144))
        (PORT d[9] (7805:7805:7805) (8219:8219:8219))
        (PORT d[10] (7211:7211:7211) (7700:7700:7700))
        (PORT d[11] (7911:7911:7911) (8464:8464:8464))
        (PORT d[12] (7389:7389:7389) (7916:7916:7916))
        (PORT clk (2742:2742:2742) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6732:6732:6732) (6835:6835:6835))
        (PORT clk (2742:2742:2742) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2663:2663:2663))
        (PORT d[0] (7359:7359:7359) (7470:7470:7470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6588:6588:6588) (7078:7078:7078))
        (PORT d[1] (6290:6290:6290) (6790:6790:6790))
        (PORT d[2] (6134:6134:6134) (6558:6558:6558))
        (PORT d[3] (7777:7777:7777) (8323:8323:8323))
        (PORT d[4] (6246:6246:6246) (6692:6692:6692))
        (PORT d[5] (6985:6985:6985) (7451:7451:7451))
        (PORT d[6] (7398:7398:7398) (7914:7914:7914))
        (PORT d[7] (7591:7591:7591) (8130:8130:8130))
        (PORT d[8] (7644:7644:7644) (8145:8145:8145))
        (PORT d[9] (7807:7807:7807) (8220:8220:8220))
        (PORT d[10] (7213:7213:7213) (7701:7701:7701))
        (PORT d[11] (7913:7913:7913) (8465:8465:8465))
        (PORT d[12] (7391:7391:7391) (7917:7917:7917))
        (PORT clk (2700:2700:2700) (2583:2583:2583))
        (PORT ena (4398:4398:4398) (4449:4449:4449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2583:2583:2583))
        (PORT d[0] (4398:4398:4398) (4449:4449:4449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5633:5633:5633))
        (PORT clk (2744:2744:2744) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6297:6297:6297) (6811:6811:6811))
        (PORT d[1] (6008:6008:6008) (6506:6506:6506))
        (PORT d[2] (6200:6200:6200) (6654:6654:6654))
        (PORT d[3] (7711:7711:7711) (8250:8250:8250))
        (PORT d[4] (6577:6577:6577) (7014:7014:7014))
        (PORT d[5] (6982:6982:6982) (7449:7449:7449))
        (PORT d[6] (7390:7390:7390) (7910:7910:7910))
        (PORT d[7] (7530:7530:7530) (8066:8066:8066))
        (PORT d[8] (7959:7959:7959) (8453:8453:8453))
        (PORT d[9] (5485:5485:5485) (5930:5930:5930))
        (PORT d[10] (6965:6965:6965) (7476:7476:7476))
        (PORT d[11] (7536:7536:7536) (8094:8094:8094))
        (PORT d[12] (7380:7380:7380) (7904:7904:7904))
        (PORT clk (2740:2740:2740) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5178:5178:5178) (5061:5061:5061))
        (PORT clk (2740:2740:2740) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2662:2662:2662))
        (PORT d[0] (5805:5805:5805) (5696:5696:5696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6282:6282:6282) (6780:6780:6780))
        (PORT d[1] (5984:5984:5984) (6479:6479:6479))
        (PORT d[2] (5848:5848:5848) (6303:6303:6303))
        (PORT d[3] (7713:7713:7713) (8251:8251:8251))
        (PORT d[4] (6283:6283:6283) (6729:6729:6729))
        (PORT d[5] (6984:6984:6984) (7450:7450:7450))
        (PORT d[6] (7392:7392:7392) (7911:7911:7911))
        (PORT d[7] (7532:7532:7532) (8067:8067:8067))
        (PORT d[8] (7961:7961:7961) (8454:8454:8454))
        (PORT d[9] (5487:5487:5487) (5931:5931:5931))
        (PORT d[10] (6967:6967:6967) (7477:7477:7477))
        (PORT d[11] (7538:7538:7538) (8095:8095:8095))
        (PORT d[12] (7382:7382:7382) (7905:7905:7905))
        (PORT clk (2698:2698:2698) (2582:2582:2582))
        (PORT ena (4093:4093:4093) (4131:4131:4131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2582:2582:2582))
        (PORT d[0] (4093:4093:4093) (4131:4131:4131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6567:6567:6567) (6750:6750:6750))
        (PORT datab (1500:1500:1500) (1438:1438:1438))
        (PORT datac (1436:1436:1436) (1389:1389:1389))
        (PORT datad (5460:5460:5460) (5527:5527:5527))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (265:265:265))
        (PORT datac (4949:4949:4949) (4927:4927:4927))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (414:414:414))
        (PORT datab (240:240:240) (268:268:268))
        (PORT datac (4951:4951:4951) (4930:4930:4930))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (770:770:770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (5010:5010:5010))
        (PORT clk (2759:2759:2759) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8136:8136:8136) (8710:8710:8710))
        (PORT d[1] (5557:5557:5557) (6026:6026:6026))
        (PORT d[2] (6591:6591:6591) (7013:7013:7013))
        (PORT d[3] (8583:8583:8583) (9200:9200:9200))
        (PORT d[4] (6598:6598:6598) (7057:7057:7057))
        (PORT d[5] (5960:5960:5960) (6469:6469:6469))
        (PORT d[6] (7137:7137:7137) (7657:7657:7657))
        (PORT d[7] (6880:6880:6880) (7421:7421:7421))
        (PORT d[8] (4706:4706:4706) (5066:5066:5066))
        (PORT d[9] (7906:7906:7906) (8355:8355:8355))
        (PORT d[10] (8415:8415:8415) (8935:8935:8935))
        (PORT d[11] (9184:9184:9184) (9797:9797:9797))
        (PORT d[12] (6640:6640:6640) (7142:7142:7142))
        (PORT clk (2755:2755:2755) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4777:4777:4777) (4678:4678:4678))
        (PORT clk (2755:2755:2755) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2682:2682:2682))
        (PORT d[0] (5404:5404:5404) (5313:5313:5313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2683:2683:2683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2683:2683:2683))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7827:7827:7827) (8424:8424:8424))
        (PORT d[1] (5583:5583:5583) (6051:6051:6051))
        (PORT d[2] (6566:6566:6566) (6990:6990:6990))
        (PORT d[3] (8585:8585:8585) (9201:9201:9201))
        (PORT d[4] (6626:6626:6626) (7086:7086:7086))
        (PORT d[5] (5962:5962:5962) (6470:6470:6470))
        (PORT d[6] (7139:7139:7139) (7658:7658:7658))
        (PORT d[7] (6882:6882:6882) (7422:7422:7422))
        (PORT d[8] (4708:4708:4708) (5067:5067:5067))
        (PORT d[9] (7908:7908:7908) (8356:8356:8356))
        (PORT d[10] (8417:8417:8417) (8936:8936:8936))
        (PORT d[11] (9186:9186:9186) (9798:9798:9798))
        (PORT d[12] (6642:6642:6642) (7143:7143:7143))
        (PORT clk (2713:2713:2713) (2602:2602:2602))
        (PORT ena (4048:4048:4048) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2602:2602:2602))
        (PORT d[0] (4048:4048:4048) (4086:4086:4086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (6295:6295:6295))
        (PORT clk (2775:2775:2775) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6216:6216:6216) (6658:6658:6658))
        (PORT d[1] (7316:7316:7316) (7760:7760:7760))
        (PORT d[2] (5375:5375:5375) (5759:5759:5759))
        (PORT d[3] (5911:5911:5911) (6386:6386:6386))
        (PORT d[4] (5862:5862:5862) (6302:6302:6302))
        (PORT d[5] (7378:7378:7378) (7874:7874:7874))
        (PORT d[6] (5048:5048:5048) (5407:5407:5407))
        (PORT d[7] (5932:5932:5932) (6371:6371:6371))
        (PORT d[8] (5845:5845:5845) (6285:6285:6285))
        (PORT d[9] (6250:6250:6250) (6736:6736:6736))
        (PORT d[10] (5417:5417:5417) (5803:5803:5803))
        (PORT d[11] (10523:10523:10523) (11124:11124:11124))
        (PORT d[12] (8472:8472:8472) (8963:8963:8963))
        (PORT clk (2771:2771:2771) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6410:6410:6410) (6475:6475:6475))
        (PORT clk (2771:2771:2771) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2702:2702:2702))
        (PORT d[0] (7037:7037:7037) (7110:7110:7110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6192:6192:6192) (6630:6630:6630))
        (PORT d[1] (7318:7318:7318) (7761:7761:7761))
        (PORT d[2] (5098:5098:5098) (5487:5487:5487))
        (PORT d[3] (5913:5913:5913) (6387:6387:6387))
        (PORT d[4] (5838:5838:5838) (6274:6274:6274))
        (PORT d[5] (7380:7380:7380) (7875:7875:7875))
        (PORT d[6] (5050:5050:5050) (5408:5408:5408))
        (PORT d[7] (5934:5934:5934) (6372:6372:6372))
        (PORT d[8] (5847:5847:5847) (6286:6286:6286))
        (PORT d[9] (6252:6252:6252) (6737:6737:6737))
        (PORT d[10] (5419:5419:5419) (5804:5804:5804))
        (PORT d[11] (10525:10525:10525) (11125:11125:11125))
        (PORT d[12] (8474:8474:8474) (8964:8964:8964))
        (PORT clk (2729:2729:2729) (2622:2622:2622))
        (PORT ena (6889:6889:6889) (7121:7121:7121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2622:2622:2622))
        (PORT d[0] (6889:6889:6889) (7121:7121:7121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5512:5512:5512) (5581:5581:5581))
        (PORT datab (748:748:748) (758:758:758))
        (PORT datac (2029:2029:2029) (1998:1998:1998))
        (PORT datad (6529:6529:6529) (6698:6698:6698))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (363:363:363) (364:364:364))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4515:4515:4515) (4862:4862:4862))
        (PORT clk (2724:2724:2724) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7457:7457:7457) (8060:8060:8060))
        (PORT d[1] (6743:6743:6743) (7277:7277:7277))
        (PORT d[2] (6177:6177:6177) (6594:6594:6594))
        (PORT d[3] (7513:7513:7513) (8131:8131:8131))
        (PORT d[4] (5369:5369:5369) (5757:5757:5757))
        (PORT d[5] (6350:6350:6350) (6880:6880:6880))
        (PORT d[6] (6341:6341:6341) (6860:6860:6860))
        (PORT d[7] (6489:6489:6489) (7035:7035:7035))
        (PORT d[8] (4739:4739:4739) (5106:5106:5106))
        (PORT d[9] (5760:5760:5760) (6159:6159:6159))
        (PORT d[10] (7727:7727:7727) (8255:8255:8255))
        (PORT d[11] (8515:8515:8515) (9138:9138:9138))
        (PORT d[12] (5977:5977:5977) (6480:6480:6480))
        (PORT clk (2720:2720:2720) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8057:8057:8057) (8055:8055:8055))
        (PORT clk (2720:2720:2720) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2641:2641:2641))
        (PORT d[0] (8684:8684:8684) (8690:8690:8690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2642:2642:2642))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2642:2642:2642))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2642:2642:2642))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7818:7818:7818) (8411:8411:8411))
        (PORT d[1] (7086:7086:7086) (7616:7616:7616))
        (PORT d[2] (5829:5829:5829) (6256:6256:6256))
        (PORT d[3] (7515:7515:7515) (8132:8132:8132))
        (PORT d[4] (5675:5675:5675) (6047:6047:6047))
        (PORT d[5] (6352:6352:6352) (6881:6881:6881))
        (PORT d[6] (6343:6343:6343) (6861:6861:6861))
        (PORT d[7] (6491:6491:6491) (7036:7036:7036))
        (PORT d[8] (4741:4741:4741) (5107:5107:5107))
        (PORT d[9] (5762:5762:5762) (6160:6160:6160))
        (PORT d[10] (7729:7729:7729) (8256:8256:8256))
        (PORT d[11] (8517:8517:8517) (9139:9139:9139))
        (PORT d[12] (5979:5979:5979) (6481:6481:6481))
        (PORT clk (2678:2678:2678) (2561:2561:2561))
        (PORT ena (4806:4806:4806) (4872:4872:4872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2561:2561:2561))
        (PORT d[0] (4806:4806:4806) (4872:4872:4872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6771:6771:6771) (7249:7249:7249))
        (PORT clk (2782:2782:2782) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5851:5851:5851) (6287:6287:6287))
        (PORT d[1] (6977:6977:6977) (7427:7427:7427))
        (PORT d[2] (5724:5724:5724) (6106:6106:6106))
        (PORT d[3] (9924:9924:9924) (10513:10513:10513))
        (PORT d[4] (6283:6283:6283) (6708:6708:6708))
        (PORT d[5] (7022:7022:7022) (7523:7523:7523))
        (PORT d[6] (8209:8209:8209) (8720:8720:8720))
        (PORT d[7] (5579:5579:5579) (6022:6022:6022))
        (PORT d[8] (6178:6178:6178) (6615:6615:6615))
        (PORT d[9] (6596:6596:6596) (7075:7075:7075))
        (PORT d[10] (9423:9423:9423) (9928:9928:9928))
        (PORT d[11] (10198:10198:10198) (10806:10806:10806))
        (PORT d[12] (8129:8129:8129) (8623:8623:8623))
        (PORT clk (2778:2778:2778) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3858:3858:3858))
        (PORT clk (2778:2778:2778) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2709:2709:2709))
        (PORT d[0] (4530:4530:4530) (4493:4493:4493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5853:5853:5853) (6290:6290:6290))
        (PORT d[1] (6979:6979:6979) (7428:7428:7428))
        (PORT d[2] (5135:5135:5135) (5528:5528:5528))
        (PORT d[3] (9926:9926:9926) (10514:10514:10514))
        (PORT d[4] (6300:6300:6300) (6740:6740:6740))
        (PORT d[5] (7024:7024:7024) (7524:7524:7524))
        (PORT d[6] (8211:8211:8211) (8721:8721:8721))
        (PORT d[7] (5581:5581:5581) (6023:6023:6023))
        (PORT d[8] (6180:6180:6180) (6616:6616:6616))
        (PORT d[9] (6598:6598:6598) (7076:7076:7076))
        (PORT d[10] (9425:9425:9425) (9929:9929:9929))
        (PORT d[11] (10200:10200:10200) (10807:10807:10807))
        (PORT d[12] (8131:8131:8131) (8624:8624:8624))
        (PORT clk (2736:2736:2736) (2629:2629:2629))
        (PORT ena (3619:3619:3619) (3596:3596:3596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2629:2629:2629))
        (PORT d[0] (3619:3619:3619) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2630:2630:2630))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2630:2630:2630))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2630:2630:2630))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3912:3912:3912) (3857:3857:3857))
        (PORT datab (1825:1825:1825) (1867:1867:1867))
        (PORT datac (5977:5977:5977) (6092:6092:6092))
        (PORT datad (709:709:709) (714:714:714))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (4949:4949:4949) (4928:4928:4928))
        (PORT datad (1326:1326:1326) (1305:1305:1305))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4965:4965:4965) (5391:5391:5391))
        (PORT clk (2779:2779:2779) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5875:5875:5875) (6316:6316:6316))
        (PORT d[1] (7114:7114:7114) (7583:7583:7583))
        (PORT d[2] (5429:5429:5429) (5817:5817:5817))
        (PORT d[3] (9933:9933:9933) (10519:10519:10519))
        (PORT d[4] (6256:6256:6256) (6694:6694:6694))
        (PORT d[5] (7366:7366:7366) (7865:7865:7865))
        (PORT d[6] (8142:8142:8142) (8647:8647:8647))
        (PORT d[7] (5907:5907:5907) (6346:6346:6346))
        (PORT d[8] (6177:6177:6177) (6612:6612:6612))
        (PORT d[9] (6528:6528:6528) (7012:7012:7012))
        (PORT d[10] (9753:9753:9753) (10253:10253:10253))
        (PORT d[11] (10188:10188:10188) (10796:10796:10796))
        (PORT d[12] (8100:8100:8100) (8591:8591:8591))
        (PORT clk (2775:2775:2775) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4718:4718:4718))
        (PORT clk (2775:2775:2775) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2779:2779:2779) (2706:2706:2706))
        (PORT d[0] (5404:5404:5404) (5347:5347:5347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2707:2707:2707))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2707:2707:2707))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2780:2780:2780) (2707:2707:2707))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6177:6177:6177) (6606:6606:6606))
        (PORT d[1] (7116:7116:7116) (7584:7584:7584))
        (PORT d[2] (5110:5110:5110) (5507:5507:5507))
        (PORT d[3] (9935:9935:9935) (10520:10520:10520))
        (PORT d[4] (6285:6285:6285) (6724:6724:6724))
        (PORT d[5] (7368:7368:7368) (7866:7866:7866))
        (PORT d[6] (8144:8144:8144) (8648:8648:8648))
        (PORT d[7] (5909:5909:5909) (6347:6347:6347))
        (PORT d[8] (6179:6179:6179) (6613:6613:6613))
        (PORT d[9] (6530:6530:6530) (7013:7013:7013))
        (PORT d[10] (9755:9755:9755) (10254:10254:10254))
        (PORT d[11] (10190:10190:10190) (10797:10797:10797))
        (PORT d[12] (8102:8102:8102) (8592:8592:8592))
        (PORT clk (2733:2733:2733) (2626:2626:2626))
        (PORT ena (6840:6840:6840) (7074:7074:7074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2626:2626:2626))
        (PORT d[0] (6840:6840:6840) (7074:7074:7074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6822:6822:6822) (7309:7309:7309))
        (PORT clk (2768:2768:2768) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5586:5586:5586) (6030:6030:6030))
        (PORT d[1] (6359:6359:6359) (6826:6826:6826))
        (PORT d[2] (5430:5430:5430) (5825:5825:5825))
        (PORT d[3] (9284:9284:9284) (9880:9880:9880))
        (PORT d[4] (5918:5918:5918) (6385:6385:6385))
        (PORT d[5] (6651:6651:6651) (7152:7152:7152))
        (PORT d[6] (7758:7758:7758) (8272:8272:8272))
        (PORT d[7] (7552:7552:7552) (8082:8082:8082))
        (PORT d[8] (6517:6517:6517) (6950:6950:6950))
        (PORT d[9] (6954:6954:6954) (7435:7435:7435))
        (PORT d[10] (9104:9104:9104) (9615:9615:9615))
        (PORT d[11] (9860:9860:9860) (10471:10471:10471))
        (PORT d[12] (7785:7785:7785) (8287:8287:8287))
        (PORT clk (2764:2764:2764) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7158:7158:7158) (7224:7224:7224))
        (PORT clk (2764:2764:2764) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2693:2693:2693))
        (PORT d[0] (7785:7785:7785) (7859:7859:7859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5562:5562:5562) (6003:6003:6003))
        (PORT d[1] (6642:6642:6642) (7096:7096:7096))
        (PORT d[2] (5146:5146:5146) (5551:5551:5551))
        (PORT d[3] (9286:9286:9286) (9881:9881:9881))
        (PORT d[4] (6265:6265:6265) (6729:6729:6729))
        (PORT d[5] (6653:6653:6653) (7153:7153:7153))
        (PORT d[6] (7760:7760:7760) (8273:8273:8273))
        (PORT d[7] (7554:7554:7554) (8083:8083:8083))
        (PORT d[8] (6519:6519:6519) (6951:6951:6951))
        (PORT d[9] (6956:6956:6956) (7436:7436:7436))
        (PORT d[10] (9106:9106:9106) (9616:9616:9616))
        (PORT d[11] (9862:9862:9862) (10472:10472:10472))
        (PORT d[12] (7787:7787:7787) (8288:8288:8288))
        (PORT clk (2722:2722:2722) (2613:2613:2613))
        (PORT ena (3926:3926:3926) (3895:3895:3895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2613:2613:2613))
        (PORT d[0] (3926:3926:3926) (3895:3895:3895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5511:5511:5511) (5580:5580:5580))
        (PORT datab (2021:2021:2021) (2011:2011:2011))
        (PORT datac (1416:1416:1416) (1425:1425:1425))
        (PORT datad (6528:6528:6528) (6697:6697:6697))
        (IOPATH dataa combout (403:403:403) (403:403:403))
        (IOPATH datab combout (353:353:353) (364:364:364))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6471:6471:6471) (6960:6960:6960))
        (PORT clk (2782:2782:2782) (2710:2710:2710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5557:5557:5557) (5999:5999:5999))
        (PORT d[1] (6787:6787:6787) (7262:7262:7262))
        (PORT d[2] (5147:5147:5147) (5553:5553:5553))
        (PORT d[3] (9605:9605:9605) (10201:10201:10201))
        (PORT d[4] (5912:5912:5912) (6378:6378:6378))
        (PORT d[5] (7009:7009:7009) (7513:7513:7513))
        (PORT d[6] (7805:7805:7805) (8318:8318:8318))
        (PORT d[7] (5558:5558:5558) (6000:6000:6000))
        (PORT d[8] (6519:6519:6519) (6952:6952:6952))
        (PORT d[9] (6592:6592:6592) (7073:7073:7073))
        (PORT d[10] (9062:9062:9062) (9571:9571:9571))
        (PORT d[11] (9863:9863:9863) (10478:10478:10478))
        (PORT d[12] (7772:7772:7772) (8272:8272:8272))
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4218:4218:4218))
        (PORT clk (2778:2778:2778) (2706:2706:2706))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2782:2782:2782) (2710:2710:2710))
        (PORT d[0] (5036:5036:5036) (4853:4853:4853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2783:2783:2783) (2711:2711:2711))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5533:5533:5533) (5972:5972:5972))
        (PORT d[1] (6763:6763:6763) (7235:7235:7235))
        (PORT d[2] (5122:5122:5122) (5528:5528:5528))
        (PORT d[3] (9607:9607:9607) (10202:10202:10202))
        (PORT d[4] (5913:5913:5913) (6379:6379:6379))
        (PORT d[5] (7011:7011:7011) (7514:7514:7514))
        (PORT d[6] (7807:7807:7807) (8319:8319:8319))
        (PORT d[7] (5560:5560:5560) (6001:6001:6001))
        (PORT d[8] (6521:6521:6521) (6953:6953:6953))
        (PORT d[9] (6594:6594:6594) (7074:7074:7074))
        (PORT d[10] (9064:9064:9064) (9572:9572:9572))
        (PORT d[11] (9865:9865:9865) (10479:10479:10479))
        (PORT d[12] (7774:7774:7774) (8273:8273:8273))
        (PORT clk (2736:2736:2736) (2630:2630:2630))
        (PORT ena (3604:3604:3604) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2630:2630:2630))
        (PORT d[0] (3604:3604:3604) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5050:5050:5050) (5451:5451:5451))
        (PORT clk (2759:2759:2759) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5079:5079:5079) (5492:5492:5492))
        (PORT d[1] (5560:5560:5560) (5980:5980:5980))
        (PORT d[2] (5450:5450:5450) (5821:5821:5821))
        (PORT d[3] (9324:9324:9324) (9917:9917:9917))
        (PORT d[4] (6160:6160:6160) (6589:6589:6589))
        (PORT d[5] (6789:6789:6789) (7292:7292:7292))
        (PORT d[6] (8180:8180:8180) (8727:8727:8727))
        (PORT d[7] (6896:6896:6896) (7314:7314:7314))
        (PORT d[8] (6057:6057:6057) (6446:6446:6446))
        (PORT d[9] (6333:6333:6333) (6828:6828:6828))
        (PORT d[10] (9452:9452:9452) (9971:9971:9971))
        (PORT d[11] (8962:8962:8962) (9552:9552:9552))
        (PORT d[12] (5108:5108:5108) (5523:5523:5523))
        (PORT clk (2755:2755:2755) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3298:3298:3298))
        (PORT clk (2755:2755:2755) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2686:2686:2686))
        (PORT d[0] (4066:4066:4066) (3933:3933:3933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5822:5822:5822) (6265:6265:6265))
        (PORT d[1] (5550:5550:5550) (5982:5982:5982))
        (PORT d[2] (5440:5440:5440) (5825:5825:5825))
        (PORT d[3] (9326:9326:9326) (9918:9918:9918))
        (PORT d[4] (5485:5485:5485) (5907:5907:5907))
        (PORT d[5] (6791:6791:6791) (7293:7293:7293))
        (PORT d[6] (8182:8182:8182) (8728:8728:8728))
        (PORT d[7] (6898:6898:6898) (7315:7315:7315))
        (PORT d[8] (6059:6059:6059) (6447:6447:6447))
        (PORT d[9] (6335:6335:6335) (6829:6829:6829))
        (PORT d[10] (9454:9454:9454) (9972:9972:9972))
        (PORT d[11] (8964:8964:8964) (9553:9553:9553))
        (PORT d[12] (5110:5110:5110) (5524:5524:5524))
        (PORT clk (2713:2713:2713) (2606:2606:2606))
        (PORT ena (3591:3591:3591) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2606:2606:2606))
        (PORT d[0] (3591:3591:3591) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6570:6570:6570) (6753:6753:6753))
        (PORT datab (1719:1719:1719) (1716:1716:1716))
        (PORT datac (2815:2815:2815) (2823:2823:2823))
        (PORT datad (5462:5462:5462) (5529:5529:5529))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (241:241:241) (270:270:270))
        (PORT datac (4952:4952:4952) (4931:4931:4931))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (5264:5264:5264))
        (PORT clk (2745:2745:2745) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5821:5821:5821) (6265:6265:6265))
        (PORT d[1] (5568:5568:5568) (5995:5995:5995))
        (PORT d[2] (5655:5655:5655) (6017:6017:6017))
        (PORT d[3] (8588:8588:8588) (9184:9184:9184))
        (PORT d[4] (6872:6872:6872) (7296:7296:7296))
        (PORT d[5] (6057:6057:6057) (6565:6565:6565))
        (PORT d[6] (7470:7470:7470) (8023:8023:8023))
        (PORT d[7] (6169:6169:6169) (6594:6594:6594))
        (PORT d[8] (6738:6738:6738) (7114:7114:7114))
        (PORT d[9] (7016:7016:7016) (7499:7499:7499))
        (PORT d[10] (9096:9096:9096) (9628:9628:9628))
        (PORT d[11] (8239:8239:8239) (8826:8826:8826))
        (PORT d[12] (5537:5537:5537) (5996:5996:5996))
        (PORT clk (2741:2741:2741) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8075:8075:8075) (8021:8021:8021))
        (PORT clk (2741:2741:2741) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2667:2667:2667))
        (PORT d[0] (8719:8719:8719) (8651:8651:8651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5850:5850:5850) (6294:6294:6294))
        (PORT d[1] (5527:5527:5527) (5938:5938:5938))
        (PORT d[2] (5971:5971:5971) (6322:6322:6322))
        (PORT d[3] (8590:8590:8590) (9185:9185:9185))
        (PORT d[4] (6555:6555:6555) (6985:6985:6985))
        (PORT d[5] (6059:6059:6059) (6566:6566:6566))
        (PORT d[6] (7472:7472:7472) (8024:8024:8024))
        (PORT d[7] (6171:6171:6171) (6595:6595:6595))
        (PORT d[8] (6740:6740:6740) (7115:7115:7115))
        (PORT d[9] (7018:7018:7018) (7500:7500:7500))
        (PORT d[10] (9098:9098:9098) (9629:9629:9629))
        (PORT d[11] (8241:8241:8241) (8827:8827:8827))
        (PORT d[12] (5539:5539:5539) (5997:5997:5997))
        (PORT clk (2699:2699:2699) (2587:2587:2587))
        (PORT ena (4800:4800:4800) (4854:4854:4854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2587:2587:2587))
        (PORT d[0] (4800:4800:4800) (4854:4854:4854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4863:4863:4863))
        (PORT clk (2724:2724:2724) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6139:6139:6139) (6591:6591:6591))
        (PORT d[1] (5527:5527:5527) (5995:5995:5995))
        (PORT d[2] (4815:4815:4815) (5139:5139:5139))
        (PORT d[3] (8038:8038:8038) (8693:8693:8693))
        (PORT d[4] (4268:4268:4268) (4589:4589:4589))
        (PORT d[5] (6392:6392:6392) (6930:6930:6930))
        (PORT d[6] (7498:7498:7498) (8094:8094:8094))
        (PORT d[7] (6181:6181:6181) (6636:6636:6636))
        (PORT d[8] (3941:3941:3941) (4243:4243:4243))
        (PORT d[9] (4250:4250:4250) (4572:4572:4572))
        (PORT d[10] (5360:5360:5360) (5750:5750:5750))
        (PORT d[11] (7929:7929:7929) (8560:8560:8560))
        (PORT d[12] (5973:5973:5973) (6473:6473:6473))
        (PORT clk (2720:2720:2720) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (3716:3716:3716))
        (PORT clk (2720:2720:2720) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2644:2644:2644))
        (PORT d[0] (4383:4383:4383) (4351:4351:4351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6113:6113:6113) (6564:6564:6564))
        (PORT d[1] (5537:5537:5537) (5989:5989:5989))
        (PORT d[2] (3978:3978:3978) (4279:4279:4279))
        (PORT d[3] (8040:8040:8040) (8694:8694:8694))
        (PORT d[4] (4297:4297:4297) (4616:4616:4616))
        (PORT d[5] (6394:6394:6394) (6931:6931:6931))
        (PORT d[6] (7500:7500:7500) (8095:8095:8095))
        (PORT d[7] (6183:6183:6183) (6637:6637:6637))
        (PORT d[8] (3943:3943:3943) (4244:4244:4244))
        (PORT d[9] (4252:4252:4252) (4573:4573:4573))
        (PORT d[10] (5362:5362:5362) (5751:5751:5751))
        (PORT d[11] (7931:7931:7931) (8561:8561:8561))
        (PORT d[12] (5975:5975:5975) (6474:6474:6474))
        (PORT clk (2678:2678:2678) (2564:2564:2564))
        (PORT ena (3598:3598:3598) (3554:3554:3554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2564:2564:2564))
        (PORT d[0] (3598:3598:3598) (3554:3554:3554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5069:5069:5069) (5108:5108:5108))
        (PORT datab (5696:5696:5696) (5816:5816:5816))
        (PORT datac (743:743:743) (737:737:737))
        (PORT datad (1499:1499:1499) (1492:1492:1492))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4436:4436:4436))
        (PORT clk (2760:2760:2760) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (6324:6324:6324))
        (PORT d[1] (5832:5832:5832) (6268:6268:6268))
        (PORT d[2] (3867:3867:3867) (4147:4147:4147))
        (PORT d[3] (4965:4965:4965) (5333:5333:5333))
        (PORT d[4] (4484:4484:4484) (4743:4743:4743))
        (PORT d[5] (6710:6710:6710) (7258:7258:7258))
        (PORT d[6] (7546:7546:7546) (8145:8145:8145))
        (PORT d[7] (5032:5032:5032) (5384:5384:5384))
        (PORT d[8] (5634:5634:5634) (5965:5965:5965))
        (PORT d[9] (4478:4478:4478) (4789:4789:4789))
        (PORT d[10] (5486:5486:5486) (5927:5927:5927))
        (PORT d[11] (6678:6678:6678) (7190:7190:7190))
        (PORT d[12] (6480:6480:6480) (7005:7005:7005))
        (PORT clk (2756:2756:2756) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8346:8346:8346) (8487:8487:8487))
        (PORT clk (2756:2756:2756) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2681:2681:2681))
        (PORT d[0] (8958:8958:8958) (9129:9129:9129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5863:5863:5863) (6325:6325:6325))
        (PORT d[1] (5860:5860:5860) (6298:6298:6298))
        (PORT d[2] (3843:3843:3843) (4119:4119:4119))
        (PORT d[3] (4967:4967:4967) (5334:5334:5334))
        (PORT d[4] (4187:4187:4187) (4460:4460:4460))
        (PORT d[5] (6712:6712:6712) (7259:7259:7259))
        (PORT d[6] (7548:7548:7548) (8146:8146:8146))
        (PORT d[7] (5034:5034:5034) (5385:5385:5385))
        (PORT d[8] (5636:5636:5636) (5966:5966:5966))
        (PORT d[9] (4480:4480:4480) (4790:4790:4790))
        (PORT d[10] (5488:5488:5488) (5928:5928:5928))
        (PORT d[11] (6680:6680:6680) (7191:7191:7191))
        (PORT d[12] (6482:6482:6482) (7006:7006:7006))
        (PORT clk (2714:2714:2714) (2601:2601:2601))
        (PORT ena (2771:2771:2771) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2601:2601:2601))
        (PORT d[0] (2771:2771:2771) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4872:4872:4872))
        (PORT clk (2705:2705:2705) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8571:8571:8571) (9174:9174:9174))
        (PORT d[1] (6662:6662:6662) (7140:7140:7140))
        (PORT d[2] (6619:6619:6619) (7072:7072:7072))
        (PORT d[3] (7851:7851:7851) (8451:8451:8451))
        (PORT d[4] (5436:5436:5436) (5799:5799:5799))
        (PORT d[5] (6387:6387:6387) (6920:6920:6920))
        (PORT d[6] (7060:7060:7060) (7597:7597:7597))
        (PORT d[7] (5865:5865:5865) (6299:6299:6299))
        (PORT d[8] (5966:5966:5966) (6302:6302:6302))
        (PORT d[9] (4274:4274:4274) (4610:4610:4610))
        (PORT d[10] (8011:8011:8011) (8538:8538:8538))
        (PORT d[11] (7559:7559:7559) (8163:8163:8163))
        (PORT d[12] (5516:5516:5516) (5971:5971:5971))
        (PORT clk (2701:2701:2701) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4372:4372:4372) (4235:4235:4235))
        (PORT clk (2701:2701:2701) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2621:2621:2621))
        (PORT d[0] (4999:4999:4999) (4870:4870:4870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8233:8233:8233) (8842:8842:8842))
        (PORT d[1] (6690:6690:6690) (7167:7167:7167))
        (PORT d[2] (6908:6908:6908) (7367:7367:7367))
        (PORT d[3] (7853:7853:7853) (8452:8452:8452))
        (PORT d[4] (5437:5437:5437) (5802:5802:5802))
        (PORT d[5] (6389:6389:6389) (6921:6921:6921))
        (PORT d[6] (7062:7062:7062) (7598:7598:7598))
        (PORT d[7] (5867:5867:5867) (6300:6300:6300))
        (PORT d[8] (5968:5968:5968) (6303:6303:6303))
        (PORT d[9] (4276:4276:4276) (4611:4611:4611))
        (PORT d[10] (8013:8013:8013) (8539:8539:8539))
        (PORT d[11] (7561:7561:7561) (8164:8164:8164))
        (PORT d[12] (5518:5518:5518) (5972:5972:5972))
        (PORT clk (2659:2659:2659) (2541:2541:2541))
        (PORT ena (4401:4401:4401) (4459:4459:4459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2541:2541:2541))
        (PORT d[0] (4401:4401:4401) (4459:4459:4459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5072:5072:5072) (5112:5112:5112))
        (PORT datab (5686:5686:5686) (5803:5803:5803))
        (PORT datac (2128:2128:2128) (2091:2091:2091))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4527:4527:4527) (4825:4825:4825))
        (PORT clk (2721:2721:2721) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8526:8526:8526) (9129:9129:9129))
        (PORT d[1] (6701:6701:6701) (7166:7166:7166))
        (PORT d[2] (5911:5911:5911) (6390:6390:6390))
        (PORT d[3] (7879:7879:7879) (8482:8482:8482))
        (PORT d[4] (5437:5437:5437) (5800:5800:5800))
        (PORT d[5] (6389:6389:6389) (6921:6921:6921))
        (PORT d[6] (6771:6771:6771) (7336:7336:7336))
        (PORT d[7] (5844:5844:5844) (6277:6277:6277))
        (PORT d[8] (5964:5964:5964) (6301:6301:6301))
        (PORT d[9] (4848:4848:4848) (5158:5158:5158))
        (PORT d[10] (8051:8051:8051) (8582:8582:8582))
        (PORT d[11] (7542:7542:7542) (8142:8142:8142))
        (PORT d[12] (5472:5472:5472) (5919:5919:5919))
        (PORT clk (2717:2717:2717) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4243:4243:4243))
        (PORT clk (2717:2717:2717) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2644:2644:2644))
        (PORT d[0] (5022:5022:5022) (4930:4930:4930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8233:8233:8233) (8847:8847:8847))
        (PORT d[1] (7054:7054:7054) (7516:7516:7516))
        (PORT d[2] (5913:5913:5913) (6391:6391:6391))
        (PORT d[3] (7881:7881:7881) (8483:8483:8483))
        (PORT d[4] (5465:5465:5465) (5830:5830:5830))
        (PORT d[5] (6391:6391:6391) (6922:6922:6922))
        (PORT d[6] (6773:6773:6773) (7337:7337:7337))
        (PORT d[7] (5846:5846:5846) (6278:6278:6278))
        (PORT d[8] (5966:5966:5966) (6302:6302:6302))
        (PORT d[9] (4850:4850:4850) (5159:5159:5159))
        (PORT d[10] (8053:8053:8053) (8583:8583:8583))
        (PORT d[11] (7544:7544:7544) (8143:8143:8143))
        (PORT d[12] (5474:5474:5474) (5920:5920:5920))
        (PORT clk (2675:2675:2675) (2564:2564:2564))
        (PORT ena (4115:4115:4115) (4181:4181:4181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2564:2564:2564))
        (PORT d[0] (4115:4115:4115) (4181:4181:4181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5057:5057:5057) (5442:5442:5442))
        (PORT clk (2768:2768:2768) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7011:7011:7011) (7546:7546:7546))
        (PORT d[1] (6003:6003:6003) (6476:6476:6476))
        (PORT d[2] (5146:5146:5146) (5553:5553:5553))
        (PORT d[3] (8971:8971:8971) (9581:9581:9581))
        (PORT d[4] (6265:6265:6265) (6729:6729:6729))
        (PORT d[5] (6318:6318:6318) (6825:6825:6825))
        (PORT d[6] (7480:7480:7480) (7998:7998:7998))
        (PORT d[7] (7218:7218:7218) (7758:7758:7758))
        (PORT d[8] (6841:6841:6841) (7267:7267:7267))
        (PORT d[9] (7292:7292:7292) (7764:7764:7764))
        (PORT d[10] (8773:8773:8773) (9290:9290:9290))
        (PORT d[11] (9517:9517:9517) (10127:10127:10127))
        (PORT d[12] (7009:7009:7009) (7508:7508:7508))
        (PORT clk (2764:2764:2764) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (4962:4962:4962))
        (PORT clk (2764:2764:2764) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2690:2690:2690))
        (PORT d[0] (5691:5691:5691) (5597:5597:5597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2769:2769:2769) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8156:8156:8156) (8743:8743:8743))
        (PORT d[1] (5979:5979:5979) (6449:6449:6449))
        (PORT d[2] (5148:5148:5148) (5554:5554:5554))
        (PORT d[3] (8973:8973:8973) (9582:9582:9582))
        (PORT d[4] (6293:6293:6293) (6759:6759:6759))
        (PORT d[5] (6320:6320:6320) (6826:6826:6826))
        (PORT d[6] (7482:7482:7482) (7999:7999:7999))
        (PORT d[7] (7220:7220:7220) (7759:7759:7759))
        (PORT d[8] (6843:6843:6843) (7268:7268:7268))
        (PORT d[9] (7294:7294:7294) (7765:7765:7765))
        (PORT d[10] (8775:8775:8775) (9291:9291:9291))
        (PORT d[11] (9519:9519:9519) (10128:10128:10128))
        (PORT d[12] (7011:7011:7011) (7509:7509:7509))
        (PORT clk (2722:2722:2722) (2610:2610:2610))
        (PORT ena (4392:4392:4392) (4423:4423:4423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2610:2610:2610))
        (PORT d[0] (4392:4392:4392) (4423:4423:4423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6541:6541:6541) (6724:6724:6724))
        (PORT datab (1781:1781:1781) (1758:1758:1758))
        (PORT datac (5480:5480:5480) (5554:5554:5554))
        (PORT datad (1354:1354:1354) (1339:1339:1339))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (4994:4994:4994))
        (PORT clk (2726:2726:2726) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7469:7469:7469) (8070:8070:8070))
        (PORT d[1] (7402:7402:7402) (7909:7909:7909))
        (PORT d[2] (6179:6179:6179) (6590:6590:6590))
        (PORT d[3] (7883:7883:7883) (8513:8513:8513))
        (PORT d[4] (5370:5370:5370) (5758:5758:5758))
        (PORT d[5] (6655:6655:6655) (7178:7178:7178))
        (PORT d[6] (6717:6717:6717) (7235:7235:7235))
        (PORT d[7] (6412:6412:6412) (6960:6960:6960))
        (PORT d[8] (4672:4672:4672) (5029:5029:5029))
        (PORT d[9] (4714:4714:4714) (5087:5087:5087))
        (PORT d[10] (7685:7685:7685) (8210:8210:8210))
        (PORT d[11] (8873:8873:8873) (9496:9496:9496))
        (PORT d[12] (6284:6284:6284) (6791:6791:6791))
        (PORT clk (2722:2722:2722) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7749:7749:7749) (7746:7746:7746))
        (PORT clk (2722:2722:2722) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2645:2645:2645))
        (PORT d[0] (8376:8376:8376) (8381:8381:8381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2646:2646:2646))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7498:7498:7498) (8096:8096:8096))
        (PORT d[1] (7098:7098:7098) (7631:7631:7631))
        (PORT d[2] (5830:5830:5830) (6257:6257:6257))
        (PORT d[3] (7885:7885:7885) (8514:8514:8514))
        (PORT d[4] (5372:5372:5372) (5759:5759:5759))
        (PORT d[5] (6657:6657:6657) (7179:7179:7179))
        (PORT d[6] (6719:6719:6719) (7236:7236:7236))
        (PORT d[7] (6414:6414:6414) (6961:6961:6961))
        (PORT d[8] (4674:4674:4674) (5030:5030:5030))
        (PORT d[9] (4716:4716:4716) (5088:5088:5088))
        (PORT d[10] (7687:7687:7687) (8211:8211:8211))
        (PORT d[11] (8875:8875:8875) (9497:9497:9497))
        (PORT d[12] (6286:6286:6286) (6792:6792:6792))
        (PORT clk (2680:2680:2680) (2565:2565:2565))
        (PORT ena (3715:3715:3715) (3758:3758:3758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2565:2565:2565))
        (PORT d[0] (3715:3715:3715) (3758:3758:3758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2566:2566:2566))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5155:5155:5155) (5458:5458:5458))
        (PORT clk (2696:2696:2696) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7889:7889:7889) (8512:8512:8512))
        (PORT d[1] (6293:6293:6293) (6758:6758:6758))
        (PORT d[2] (5802:5802:5802) (6270:6270:6270))
        (PORT d[3] (7883:7883:7883) (8481:8481:8481))
        (PORT d[4] (5035:5035:5035) (5395:5395:5395))
        (PORT d[5] (6371:6371:6371) (6904:6904:6904))
        (PORT d[6] (6759:6759:6759) (7319:7319:7319))
        (PORT d[7] (5498:5498:5498) (5936:5936:5936))
        (PORT d[8] (4945:4945:4945) (5303:5303:5303))
        (PORT d[9] (4294:4294:4294) (4625:4625:4625))
        (PORT d[10] (7693:7693:7693) (8230:8230:8230))
        (PORT d[11] (7190:7190:7190) (7792:7792:7792))
        (PORT d[12] (5502:5502:5502) (5953:5953:5953))
        (PORT clk (2692:2692:2692) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5000:5000:5000) (5031:5031:5031))
        (PORT clk (2692:2692:2692) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2612:2612:2612))
        (PORT d[0] (5627:5627:5627) (5666:5666:5666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2613:2613:2613))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7614:7614:7614) (8247:8247:8247))
        (PORT d[1] (6665:6665:6665) (7142:7142:7142))
        (PORT d[2] (6596:6596:6596) (7063:7063:7063))
        (PORT d[3] (7885:7885:7885) (8482:8482:8482))
        (PORT d[4] (5011:5011:5011) (5369:5369:5369))
        (PORT d[5] (6373:6373:6373) (6905:6905:6905))
        (PORT d[6] (6761:6761:6761) (7320:7320:7320))
        (PORT d[7] (5500:5500:5500) (5937:5937:5937))
        (PORT d[8] (4947:4947:4947) (5304:5304:5304))
        (PORT d[9] (4296:4296:4296) (4626:4626:4626))
        (PORT d[10] (7695:7695:7695) (8231:8231:8231))
        (PORT d[11] (7192:7192:7192) (7793:7793:7793))
        (PORT d[12] (5504:5504:5504) (5954:5954:5954))
        (PORT clk (2650:2650:2650) (2532:2532:2532))
        (PORT ena (4032:4032:4032) (4074:4074:4074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2532:2532:2532))
        (PORT d[0] (4032:4032:4032) (4074:4074:4074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2533:2533:2533))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6538:6538:6538) (6721:6721:6721))
        (PORT datab (1060:1060:1060) (1070:1070:1070))
        (PORT datac (5487:5487:5487) (5563:5563:5563))
        (PORT datad (2015:2015:2015) (1986:1986:1986))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datac (4549:4549:4549) (4524:4524:4524))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (277:277:277))
        (PORT datab (238:238:238) (266:266:266))
        (PORT datac (4842:4842:4842) (4767:4767:4767))
        (PORT datad (2435:2435:2435) (2342:2342:2342))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (792:792:792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4656:4656:4656) (4995:4995:4995))
        (PORT clk (2765:2765:2765) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8563:8563:8563) (9148:9148:9148))
        (PORT d[1] (6014:6014:6014) (6487:6487:6487))
        (PORT d[2] (6889:6889:6889) (7285:7285:7285))
        (PORT d[3] (8603:8603:8603) (9213:9213:9213))
        (PORT d[4] (6941:6941:6941) (7393:7393:7393))
        (PORT d[5] (6305:6305:6305) (6811:6811:6811))
        (PORT d[6] (7090:7090:7090) (7607:7607:7607))
        (PORT d[7] (6859:6859:6859) (7401:7401:7401))
        (PORT d[8] (7173:7173:7173) (7592:7592:7592))
        (PORT d[9] (7257:7257:7257) (7727:7727:7727))
        (PORT d[10] (8400:8400:8400) (8922:8922:8922))
        (PORT d[11] (9181:9181:9181) (9799:9799:9799))
        (PORT d[12] (7029:7029:7029) (7528:7528:7528))
        (PORT clk (2761:2761:2761) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5267:5267:5267))
        (PORT clk (2761:2761:2761) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2765:2765:2765) (2686:2686:2686))
        (PORT d[0] (6104:6104:6104) (5902:5902:5902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8207:8207:8207) (8801:8801:8801))
        (PORT d[1] (6318:6318:6318) (6781:6781:6781))
        (PORT d[2] (6577:6577:6577) (6998:6998:6998))
        (PORT d[3] (8605:8605:8605) (9214:9214:9214))
        (PORT d[4] (6622:6622:6622) (7083:7083:7083))
        (PORT d[5] (6307:6307:6307) (6812:6812:6812))
        (PORT d[6] (7092:7092:7092) (7608:7608:7608))
        (PORT d[7] (6861:6861:6861) (7402:7402:7402))
        (PORT d[8] (7175:7175:7175) (7593:7593:7593))
        (PORT d[9] (7259:7259:7259) (7728:7728:7728))
        (PORT d[10] (8402:8402:8402) (8923:8923:8923))
        (PORT d[11] (9183:9183:9183) (9800:9800:9800))
        (PORT d[12] (7031:7031:7031) (7529:7529:7529))
        (PORT clk (2719:2719:2719) (2606:2606:2606))
        (PORT ena (4380:4380:4380) (4415:4415:4415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2606:2606:2606))
        (PORT d[0] (4380:4380:4380) (4415:4415:4415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4584:4584:4584))
        (PORT clk (2740:2740:2740) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8860:8860:8860) (9442:9442:9442))
        (PORT d[1] (7416:7416:7416) (7889:7889:7889))
        (PORT d[2] (6016:6016:6016) (6387:6387:6387))
        (PORT d[3] (8584:8584:8584) (9178:9178:9178))
        (PORT d[4] (6905:6905:6905) (7328:7328:7328))
        (PORT d[5] (7006:7006:7006) (7519:7519:7519))
        (PORT d[6] (7173:7173:7173) (7734:7734:7734))
        (PORT d[7] (5460:5460:5460) (5902:5902:5902))
        (PORT d[8] (5633:5633:5633) (5977:5977:5977))
        (PORT d[9] (6987:6987:6987) (7465:7465:7465))
        (PORT d[10] (8366:8366:8366) (8890:8890:8890))
        (PORT d[11] (8187:8187:8187) (8775:8775:8775))
        (PORT d[12] (5530:5530:5530) (5986:5986:5986))
        (PORT clk (2736:2736:2736) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7717:7717:7717) (7660:7660:7660))
        (PORT clk (2736:2736:2736) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2661:2661:2661))
        (PORT d[0] (8286:8286:8286) (8246:8246:8246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8555:8555:8555) (9162:9162:9162))
        (PORT d[1] (5516:5516:5516) (5939:5939:5939))
        (PORT d[2] (5965:5965:5965) (6335:6335:6335))
        (PORT d[3] (8586:8586:8586) (9179:9179:9179))
        (PORT d[4] (6893:6893:6893) (7315:7315:7315))
        (PORT d[5] (7008:7008:7008) (7520:7520:7520))
        (PORT d[6] (7175:7175:7175) (7735:7735:7735))
        (PORT d[7] (5462:5462:5462) (5903:5903:5903))
        (PORT d[8] (5635:5635:5635) (5978:5978:5978))
        (PORT d[9] (6989:6989:6989) (7466:7466:7466))
        (PORT d[10] (8368:8368:8368) (8891:8891:8891))
        (PORT d[11] (8189:8189:8189) (8776:8776:8776))
        (PORT d[12] (5532:5532:5532) (5987:5987:5987))
        (PORT clk (2694:2694:2694) (2581:2581:2581))
        (PORT ena (4520:4520:4520) (4578:4578:4578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2581:2581:2581))
        (PORT d[0] (4520:4520:4520) (4578:4578:4578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1766:1766:1766) (1678:1678:1678))
        (PORT datab (5697:5697:5697) (5818:5818:5818))
        (PORT datac (5028:5028:5028) (5059:5059:5059))
        (PORT datad (742:742:742) (742:742:742))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4644:4644:4644) (4940:4940:4940))
        (PORT clk (2742:2742:2742) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5493:5493:5493) (5940:5940:5940))
        (PORT d[1] (5527:5527:5527) (5958:5958:5958))
        (PORT d[2] (5963:5963:5963) (6329:6329:6329))
        (PORT d[3] (8595:8595:8595) (9190:9190:9190))
        (PORT d[4] (6916:6916:6916) (7342:7342:7342))
        (PORT d[5] (6044:6044:6044) (6554:6554:6554))
        (PORT d[6] (7152:7152:7152) (7715:7715:7715))
        (PORT d[7] (5778:5778:5778) (6203:6203:6203))
        (PORT d[8] (5279:5279:5279) (5629:5629:5629))
        (PORT d[9] (7025:7025:7025) (7505:7505:7505))
        (PORT d[10] (8763:8763:8763) (9289:9289:9289))
        (PORT d[11] (8197:8197:8197) (8787:8787:8787))
        (PORT d[12] (5536:5536:5536) (5991:5991:5991))
        (PORT clk (2738:2738:2738) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3669:3669:3669))
        (PORT clk (2738:2738:2738) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2663:2663:2663))
        (PORT d[0] (4425:4425:4425) (4304:4304:4304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5442:5442:5442) (5884:5884:5884))
        (PORT d[1] (5878:5878:5878) (6297:6297:6297))
        (PORT d[2] (5940:5940:5940) (6302:6302:6302))
        (PORT d[3] (8597:8597:8597) (9191:9191:9191))
        (PORT d[4] (6845:6845:6845) (7266:7266:7266))
        (PORT d[5] (6046:6046:6046) (6555:6555:6555))
        (PORT d[6] (7154:7154:7154) (7716:7716:7716))
        (PORT d[7] (5780:5780:5780) (6204:6204:6204))
        (PORT d[8] (5281:5281:5281) (5630:5630:5630))
        (PORT d[9] (7027:7027:7027) (7506:7506:7506))
        (PORT d[10] (8765:8765:8765) (9290:9290:9290))
        (PORT d[11] (8199:8199:8199) (8788:8788:8788))
        (PORT d[12] (5538:5538:5538) (5992:5992:5992))
        (PORT clk (2696:2696:2696) (2583:2583:2583))
        (PORT ena (4839:4839:4839) (4887:4887:4887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2583:2583:2583))
        (PORT d[0] (4839:4839:4839) (4887:4887:4887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (4074:4074:4074))
        (PORT clk (2761:2761:2761) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6170:6170:6170) (6625:6625:6625))
        (PORT d[1] (6169:6169:6169) (6602:6602:6602))
        (PORT d[2] (3842:3842:3842) (4119:4119:4119))
        (PORT d[3] (5214:5214:5214) (5569:5569:5569))
        (PORT d[4] (4151:4151:4151) (4406:4406:4406))
        (PORT d[5] (6691:6691:6691) (7235:7235:7235))
        (PORT d[6] (8156:8156:8156) (8751:8751:8751))
        (PORT d[7] (4999:4999:4999) (5348:5348:5348))
        (PORT d[8] (5322:5322:5322) (5662:5662:5662))
        (PORT d[9] (4196:4196:4196) (4520:4520:4520))
        (PORT d[10] (5496:5496:5496) (5934:5934:5934))
        (PORT d[11] (6645:6645:6645) (7154:7154:7154))
        (PORT d[12] (7160:7160:7160) (7675:7675:7675))
        (PORT clk (2757:2757:2757) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8321:8321:8321) (8484:8484:8484))
        (PORT clk (2757:2757:2757) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2683:2683:2683))
        (PORT d[0] (8948:8948:8948) (9119:9119:9119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2762:2762:2762) (2684:2684:2684))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6199:6199:6199) (6650:6650:6650))
        (PORT d[1] (6171:6171:6171) (6600:6600:6600))
        (PORT d[2] (3871:3871:3871) (4144:4144:4144))
        (PORT d[3] (5216:5216:5216) (5570:5570:5570))
        (PORT d[4] (4170:4170:4170) (4438:4438:4438))
        (PORT d[5] (6693:6693:6693) (7236:7236:7236))
        (PORT d[6] (8158:8158:8158) (8752:8752:8752))
        (PORT d[7] (5001:5001:5001) (5349:5349:5349))
        (PORT d[8] (5324:5324:5324) (5663:5663:5663))
        (PORT d[9] (4198:4198:4198) (4521:4521:4521))
        (PORT d[10] (5498:5498:5498) (5935:5935:5935))
        (PORT d[11] (6647:6647:6647) (7155:7155:7155))
        (PORT d[12] (7162:7162:7162) (7676:7676:7676))
        (PORT clk (2715:2715:2715) (2603:2603:2603))
        (PORT ena (2765:2765:2765) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2603:2603:2603))
        (PORT d[0] (2765:2765:2765) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1112:1112:1112))
        (PORT datab (5697:5697:5697) (5817:5817:5817))
        (PORT datac (5029:5029:5029) (5060:5060:5060))
        (PORT datad (2458:2458:2458) (2416:2416:2416))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4830:4830:4830))
        (PORT clk (2733:2733:2733) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8950:8950:8950) (9554:9554:9554))
        (PORT d[1] (7105:7105:7105) (7571:7571:7571))
        (PORT d[2] (4284:4284:4284) (4615:4615:4615))
        (PORT d[3] (8217:8217:8217) (8815:8815:8815))
        (PORT d[4] (5802:5802:5802) (6161:6161:6161))
        (PORT d[5] (5973:5973:5973) (6467:6467:6467))
        (PORT d[6] (7131:7131:7131) (7688:7688:7688))
        (PORT d[7] (6169:6169:6169) (6591:6591:6591))
        (PORT d[8] (5620:5620:5620) (5964:5964:5964))
        (PORT d[9] (4598:4598:4598) (4916:4916:4916))
        (PORT d[10] (8355:8355:8355) (8878:8878:8878))
        (PORT d[11] (7912:7912:7912) (8514:8514:8514))
        (PORT d[12] (5538:5538:5538) (5994:5994:5994))
        (PORT clk (2729:2729:2729) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4724:4724:4724))
        (PORT clk (2729:2729:2729) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2656:2656:2656))
        (PORT d[0] (5399:5399:5399) (5344:5344:5344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2657:2657:2657))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8610:8610:8610) (9225:9225:9225))
        (PORT d[1] (7408:7408:7408) (7883:7883:7883))
        (PORT d[2] (6272:6272:6272) (6745:6745:6745))
        (PORT d[3] (8219:8219:8219) (8816:8816:8816))
        (PORT d[4] (5803:5803:5803) (6165:6165:6165))
        (PORT d[5] (5975:5975:5975) (6468:6468:6468))
        (PORT d[6] (7133:7133:7133) (7689:7689:7689))
        (PORT d[7] (6171:6171:6171) (6592:6592:6592))
        (PORT d[8] (5622:5622:5622) (5965:5965:5965))
        (PORT d[9] (4600:4600:4600) (4917:4917:4917))
        (PORT d[10] (8357:8357:8357) (8879:8879:8879))
        (PORT d[11] (7914:7914:7914) (8515:8515:8515))
        (PORT d[12] (5540:5540:5540) (5995:5995:5995))
        (PORT clk (2687:2687:2687) (2576:2576:2576))
        (PORT ena (4452:4452:4452) (4516:4516:4516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2576:2576:2576))
        (PORT d[0] (4452:4452:4452) (4516:4516:4516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4550:4550:4550))
        (PORT clk (2727:2727:2727) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6134:6134:6134) (6594:6594:6594))
        (PORT d[1] (5883:5883:5883) (6343:6343:6343))
        (PORT d[2] (4803:4803:4803) (5142:5142:5142))
        (PORT d[3] (8352:8352:8352) (8994:8994:8994))
        (PORT d[4] (4289:4289:4289) (4598:4598:4598))
        (PORT d[5] (6384:6384:6384) (6919:6919:6919))
        (PORT d[6] (7831:7831:7831) (8422:8422:8422))
        (PORT d[7] (6547:6547:6547) (7000:7000:7000))
        (PORT d[8] (3977:3977:3977) (4280:4280:4280))
        (PORT d[9] (6433:6433:6433) (6823:6823:6823))
        (PORT d[10] (5352:5352:5352) (5741:5741:5741))
        (PORT d[11] (7999:7999:7999) (8640:8640:8640))
        (PORT d[12] (5957:5957:5957) (6452:6452:6452))
        (PORT clk (2723:2723:2723) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3753:3753:3753))
        (PORT clk (2723:2723:2723) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2649:2649:2649))
        (PORT d[0] (4471:4471:4471) (4388:4388:4388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2650:2650:2650))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (6613:6613:6613))
        (PORT d[1] (5859:5859:5859) (6315:6315:6315))
        (PORT d[2] (4779:4779:4779) (5115:5115:5115))
        (PORT d[3] (8354:8354:8354) (8995:8995:8995))
        (PORT d[4] (4612:4612:4612) (4924:4924:4924))
        (PORT d[5] (6386:6386:6386) (6920:6920:6920))
        (PORT d[6] (7833:7833:7833) (8423:8423:8423))
        (PORT d[7] (6549:6549:6549) (7001:7001:7001))
        (PORT d[8] (3979:3979:3979) (4281:4281:4281))
        (PORT d[9] (6435:6435:6435) (6824:6824:6824))
        (PORT d[10] (5354:5354:5354) (5742:5742:5742))
        (PORT d[11] (8001:8001:8001) (8641:8641:8641))
        (PORT d[12] (5959:5959:5959) (6453:6453:6453))
        (PORT clk (2681:2681:2681) (2569:2569:2569))
        (PORT ena (3551:3551:3551) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2569:2569:2569))
        (PORT d[0] (3551:3551:3551) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (753:753:753))
        (PORT datab (5694:5694:5694) (5815:5815:5815))
        (PORT datac (5029:5029:5029) (5060:5060:5060))
        (PORT datad (1490:1490:1490) (1481:1481:1481))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4582:4582:4582))
        (PORT clk (2744:2744:2744) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (5874:5874:5874))
        (PORT d[1] (5566:5566:5566) (5994:5994:5994))
        (PORT d[2] (5657:5657:5657) (6018:6018:6018))
        (PORT d[3] (8623:8623:8623) (9220:9220:9220))
        (PORT d[4] (6854:6854:6854) (7279:7279:7279))
        (PORT d[5] (6087:6087:6087) (6599:6599:6599))
        (PORT d[6] (7438:7438:7438) (7989:7989:7989))
        (PORT d[7] (6191:6191:6191) (6615:6615:6615))
        (PORT d[8] (5302:5302:5302) (5655:5655:5655))
        (PORT d[9] (7044:7044:7044) (7526:7526:7526))
        (PORT d[10] (8774:8774:8774) (9301:9301:9301))
        (PORT d[11] (8237:8237:8237) (8825:8825:8825))
        (PORT d[12] (5510:5510:5510) (5962:5962:5962))
        (PORT clk (2740:2740:2740) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3733:3733:3733))
        (PORT clk (2740:2740:2740) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2664:2664:2664))
        (PORT d[0] (4456:4456:4456) (4368:4368:4368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2665:2665:2665))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5882:5882:5882))
        (PORT d[1] (5553:5553:5553) (5965:5965:5965))
        (PORT d[2] (5646:5646:5646) (6021:6021:6021))
        (PORT d[3] (8625:8625:8625) (9221:9221:9221))
        (PORT d[4] (7174:7174:7174) (7589:7589:7589))
        (PORT d[5] (6089:6089:6089) (6600:6600:6600))
        (PORT d[6] (7440:7440:7440) (7990:7990:7990))
        (PORT d[7] (6193:6193:6193) (6616:6616:6616))
        (PORT d[8] (5304:5304:5304) (5656:5656:5656))
        (PORT d[9] (7046:7046:7046) (7527:7527:7527))
        (PORT d[10] (8776:8776:8776) (9302:9302:9302))
        (PORT d[11] (8239:8239:8239) (8826:8826:8826))
        (PORT d[12] (5512:5512:5512) (5963:5963:5963))
        (PORT clk (2698:2698:2698) (2584:2584:2584))
        (PORT ena (4791:4791:4791) (4848:4848:4848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2584:2584:2584))
        (PORT d[0] (4791:4791:4791) (4848:4848:4848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2585:2585:2585))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4898:4898:4898))
        (PORT clk (2713:2713:2713) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8531:8531:8531) (9120:9120:9120))
        (PORT d[1] (7054:7054:7054) (7532:7532:7532))
        (PORT d[2] (5912:5912:5912) (6391:6391:6391))
        (PORT d[3] (8247:8247:8247) (8845:8845:8845))
        (PORT d[4] (4285:4285:4285) (4618:4618:4618))
        (PORT d[5] (6696:6696:6696) (7223:7223:7223))
        (PORT d[6] (6782:6782:6782) (7345:7345:7345))
        (PORT d[7] (5845:5845:5845) (6278:6278:6278))
        (PORT d[8] (5986:5986:5986) (6326:6326:6326))
        (PORT d[9] (7302:7302:7302) (7768:7768:7768))
        (PORT d[10] (8030:8030:8030) (8560:8560:8560))
        (PORT d[11] (7544:7544:7544) (8142:8142:8142))
        (PORT d[12] (5488:5488:5488) (5940:5940:5940))
        (PORT clk (2709:2709:2709) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7949:7949:7949) (7952:7952:7952))
        (PORT clk (2709:2709:2709) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2630:2630:2630))
        (PORT d[0] (8631:8631:8631) (8631:8631:8631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8224:8224:8224) (8839:8839:8839))
        (PORT d[1] (7082:7082:7082) (7562:7562:7562))
        (PORT d[2] (5941:5941:5941) (6417:6417:6417))
        (PORT d[3] (8249:8249:8249) (8846:8846:8846))
        (PORT d[4] (5754:5754:5754) (6113:6113:6113))
        (PORT d[5] (6698:6698:6698) (7224:7224:7224))
        (PORT d[6] (6784:6784:6784) (7346:7346:7346))
        (PORT d[7] (5847:5847:5847) (6279:6279:6279))
        (PORT d[8] (5988:5988:5988) (6327:6327:6327))
        (PORT d[9] (7304:7304:7304) (7769:7769:7769))
        (PORT d[10] (8032:8032:8032) (8561:8561:8561))
        (PORT d[11] (7546:7546:7546) (8143:8143:8143))
        (PORT d[12] (5490:5490:5490) (5941:5941:5941))
        (PORT clk (2667:2667:2667) (2550:2550:2550))
        (PORT ena (4173:4173:4173) (4231:4231:4231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2550:2550:2550))
        (PORT d[0] (4173:4173:4173) (4231:4231:4231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5072:5072:5072) (5112:5112:5112))
        (PORT datab (5685:5685:5685) (5802:5802:5802))
        (PORT datac (701:701:701) (695:695:695))
        (PORT datad (1060:1060:1060) (1053:1053:1053))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (4843:4843:4843) (4768:4768:4768))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (279:279:279))
        (PORT datab (241:241:241) (270:270:270))
        (PORT datac (4842:4842:4842) (4767:4767:4767))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (762:762:762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4432:4432:4432))
        (PORT clk (2672:2672:2672) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6833:6833:6833) (7279:7279:7279))
        (PORT d[1] (5438:5438:5438) (5793:5793:5793))
        (PORT d[2] (6183:6183:6183) (6666:6666:6666))
        (PORT d[3] (4284:4284:4284) (4611:4611:4611))
        (PORT d[4] (8651:8651:8651) (9289:9289:9289))
        (PORT d[5] (4614:4614:4614) (4965:4965:4965))
        (PORT d[6] (7657:7657:7657) (8268:8268:8268))
        (PORT d[7] (4333:4333:4333) (4666:4666:4666))
        (PORT d[8] (7881:7881:7881) (8446:8446:8446))
        (PORT d[9] (6043:6043:6043) (6457:6457:6457))
        (PORT d[10] (3933:3933:3933) (4234:4234:4234))
        (PORT d[11] (7513:7513:7513) (7969:7969:7969))
        (PORT d[12] (4647:4647:4647) (5022:5022:5022))
        (PORT clk (2668:2668:2668) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5810:5810:5810) (5885:5885:5885))
        (PORT clk (2668:2668:2668) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2596:2596:2596))
        (PORT d[0] (6437:6437:6437) (6520:6520:6520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6534:6534:6534) (6987:6987:6987))
        (PORT d[1] (4683:4683:4683) (5005:5005:5005))
        (PORT d[2] (6223:6223:6223) (6692:6692:6692))
        (PORT d[3] (4286:4286:4286) (4612:4612:4612))
        (PORT d[4] (8296:8296:8296) (8930:8930:8930))
        (PORT d[5] (4616:4616:4616) (4966:4966:4966))
        (PORT d[6] (7659:7659:7659) (8269:8269:8269))
        (PORT d[7] (4335:4335:4335) (4667:4667:4667))
        (PORT d[8] (7883:7883:7883) (8447:8447:8447))
        (PORT d[9] (6045:6045:6045) (6458:6458:6458))
        (PORT d[10] (3935:3935:3935) (4235:4235:4235))
        (PORT d[11] (7515:7515:7515) (7970:7970:7970))
        (PORT d[12] (4649:4649:4649) (5023:5023:5023))
        (PORT clk (2626:2626:2626) (2516:2516:2516))
        (PORT ena (6261:6261:6261) (6515:6515:6515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2516:2516:2516))
        (PORT d[0] (6261:6261:6261) (6515:6515:6515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2517:2517:2517))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4924:4924:4924))
        (PORT clk (2722:2722:2722) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (5186:5186:5186))
        (PORT d[1] (4294:4294:4294) (4614:4614:4614))
        (PORT d[2] (5866:5866:5866) (6332:6332:6332))
        (PORT d[3] (4531:4531:4531) (4840:4840:4840))
        (PORT d[4] (8667:8667:8667) (9285:9285:9285))
        (PORT d[5] (5256:5256:5256) (5543:5543:5543))
        (PORT d[6] (4228:4228:4228) (4542:4542:4542))
        (PORT d[7] (3836:3836:3836) (4108:4108:4108))
        (PORT d[8] (6853:6853:6853) (7430:7430:7430))
        (PORT d[9] (5899:5899:5899) (6375:6375:6375))
        (PORT d[10] (4541:4541:4541) (4855:4855:4855))
        (PORT d[11] (3819:3819:3819) (4101:4101:4101))
        (PORT d[12] (3862:3862:3862) (4145:4145:4145))
        (PORT clk (2718:2718:2718) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3154:3154:3154))
        (PORT clk (2718:2718:2718) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2650:2650:2650))
        (PORT d[0] (3928:3928:3928) (3789:3789:3789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2651:2651:2651))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2651:2651:2651))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2651:2651:2651))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4849:4849:4849))
        (PORT d[1] (4298:4298:4298) (4614:4614:4614))
        (PORT d[2] (5852:5852:5852) (6302:6302:6302))
        (PORT d[3] (4533:4533:4533) (4841:4841:4841))
        (PORT d[4] (8648:8648:8648) (9265:9265:9265))
        (PORT d[5] (5258:5258:5258) (5544:5544:5544))
        (PORT d[6] (4230:4230:4230) (4543:4543:4543))
        (PORT d[7] (3838:3838:3838) (4109:4109:4109))
        (PORT d[8] (6855:6855:6855) (7431:7431:7431))
        (PORT d[9] (5901:5901:5901) (6376:6376:6376))
        (PORT d[10] (4543:4543:4543) (4856:4856:4856))
        (PORT d[11] (3821:3821:3821) (4102:4102:4102))
        (PORT d[12] (3864:3864:3864) (4146:4146:4146))
        (PORT clk (2676:2676:2676) (2570:2570:2570))
        (PORT ena (6215:6215:6215) (6483:6483:6483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2570:2570:2570))
        (PORT d[0] (6215:6215:6215) (6483:6483:6483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1350:1350:1350))
        (PORT datab (4511:4511:4511) (4499:4499:4499))
        (PORT datac (1589:1589:1589) (1703:1703:1703))
        (PORT datad (1056:1056:1056) (1065:1065:1065))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (5221:5221:5221))
        (PORT clk (2728:2728:2728) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (4157:4157:4157))
        (PORT d[1] (4872:4872:4872) (5162:5162:5162))
        (PORT d[2] (5852:5852:5852) (6323:6323:6323))
        (PORT d[3] (4830:4830:4830) (5130:5130:5130))
        (PORT d[4] (8330:8330:8330) (8938:8938:8938))
        (PORT d[5] (5251:5251:5251) (5536:5536:5536))
        (PORT d[6] (4260:4260:4260) (4576:4576:4576))
        (PORT d[7] (3828:3828:3828) (4102:4102:4102))
        (PORT d[8] (7421:7421:7421) (7970:7970:7970))
        (PORT d[9] (5847:5847:5847) (6328:6328:6328))
        (PORT d[10] (4171:4171:4171) (4440:4440:4440))
        (PORT d[11] (3773:3773:3773) (4037:4037:4037))
        (PORT d[12] (3830:3830:3830) (4108:4108:4108))
        (PORT clk (2724:2724:2724) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7994:7994:7994) (7891:7891:7891))
        (PORT clk (2724:2724:2724) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2655:2655:2655))
        (PORT d[0] (8621:8621:8621) (8526:8526:8526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4850:4850:4850))
        (PORT d[1] (4901:4901:4901) (5192:5192:5192))
        (PORT d[2] (5865:5865:5865) (6320:6320:6320))
        (PORT d[3] (4832:4832:4832) (5131:5131:5131))
        (PORT d[4] (8596:8596:8596) (9193:9193:9193))
        (PORT d[5] (5253:5253:5253) (5537:5537:5537))
        (PORT d[6] (4262:4262:4262) (4577:4577:4577))
        (PORT d[7] (3830:3830:3830) (4103:4103:4103))
        (PORT d[8] (7423:7423:7423) (7971:7971:7971))
        (PORT d[9] (5849:5849:5849) (6329:6329:6329))
        (PORT d[10] (4173:4173:4173) (4441:4441:4441))
        (PORT d[11] (3775:3775:3775) (4038:4038:4038))
        (PORT d[12] (3832:3832:3832) (4109:4109:4109))
        (PORT clk (2682:2682:2682) (2575:2575:2575))
        (PORT ena (6202:6202:6202) (6467:6467:6467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2575:2575:2575))
        (PORT d[0] (6202:6202:6202) (6467:6467:6467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (5515:5515:5515))
        (PORT clk (2696:2696:2696) (2620:2620:2620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (5233:5233:5233))
        (PORT d[1] (4685:4685:4685) (4990:4990:4990))
        (PORT d[2] (5856:5856:5856) (6324:6324:6324))
        (PORT d[3] (4807:4807:4807) (5091:5091:5091))
        (PORT d[4] (9013:9013:9013) (9630:9630:9630))
        (PORT d[5] (3877:3877:3877) (4161:4161:4161))
        (PORT d[6] (4247:4247:4247) (4561:4561:4561))
        (PORT d[7] (4212:4212:4212) (4520:4520:4520))
        (PORT d[8] (7445:7445:7445) (8008:8008:8008))
        (PORT d[9] (6241:6241:6241) (6709:6709:6709))
        (PORT d[10] (4850:4850:4850) (5153:5153:5153))
        (PORT d[11] (7720:7720:7720) (8222:8222:8222))
        (PORT d[12] (6433:6433:6433) (6838:6838:6838))
        (PORT clk (2692:2692:2692) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3437:3437:3437) (3349:3349:3349))
        (PORT clk (2692:2692:2692) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2620:2620:2620))
        (PORT d[0] (4064:4064:4064) (3984:3984:3984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2621:2621:2621))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2621:2621:2621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2621:2621:2621))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2621:2621:2621))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4528:4528:4528) (4820:4820:4820))
        (PORT d[1] (4650:4650:4650) (4966:4966:4966))
        (PORT d[2] (5883:5883:5883) (6350:6350:6350))
        (PORT d[3] (4809:4809:4809) (5092:5092:5092))
        (PORT d[4] (8953:8953:8953) (9562:9562:9562))
        (PORT d[5] (3879:3879:3879) (4162:4162:4162))
        (PORT d[6] (4249:4249:4249) (4562:4562:4562))
        (PORT d[7] (4214:4214:4214) (4521:4521:4521))
        (PORT d[8] (7447:7447:7447) (8009:8009:8009))
        (PORT d[9] (6243:6243:6243) (6710:6710:6710))
        (PORT d[10] (4852:4852:4852) (5154:5154:5154))
        (PORT d[11] (7722:7722:7722) (8223:8223:8223))
        (PORT d[12] (6435:6435:6435) (6839:6839:6839))
        (PORT clk (2650:2650:2650) (2540:2540:2540))
        (PORT ena (6601:6601:6601) (6866:6866:6866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2540:2540:2540))
        (PORT d[0] (6601:6601:6601) (6866:6866:6866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1383:1383:1383))
        (PORT datab (4508:4508:4508) (4495:4495:4495))
        (PORT datac (1585:1585:1585) (1699:1699:1699))
        (PORT datad (715:715:715) (721:721:721))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (5218:5218:5218))
        (PORT clk (2718:2718:2718) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4500:4500:4500))
        (PORT d[1] (4621:4621:4621) (4936:4936:4936))
        (PORT d[2] (5872:5872:5872) (6329:6329:6329))
        (PORT d[3] (5165:5165:5165) (5457:5457:5457))
        (PORT d[4] (8678:8678:8678) (9297:9297:9297))
        (PORT d[5] (4584:4584:4584) (4894:4894:4894))
        (PORT d[6] (4248:4248:4248) (4566:4566:4566))
        (PORT d[7] (4284:4284:4284) (4601:4601:4601))
        (PORT d[8] (7391:7391:7391) (7951:7951:7951))
        (PORT d[9] (5879:5879:5879) (6356:6356:6356))
        (PORT d[10] (4862:4862:4862) (5170:5170:5170))
        (PORT d[11] (4142:4142:4142) (4431:4431:4431))
        (PORT d[12] (6796:6796:6796) (7197:7197:7197))
        (PORT clk (2714:2714:2714) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3144:3144:3144))
        (PORT clk (2714:2714:2714) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2644:2644:2644))
        (PORT d[0] (3846:3846:3846) (3779:3779:3779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4570:4570:4570) (4866:4866:4866))
        (PORT d[1] (4661:4661:4661) (4962:4962:4962))
        (PORT d[2] (5818:5818:5818) (6257:6257:6257))
        (PORT d[3] (5167:5167:5167) (5458:5458:5458))
        (PORT d[4] (8706:8706:8706) (9327:9327:9327))
        (PORT d[5] (4586:4586:4586) (4895:4895:4895))
        (PORT d[6] (4250:4250:4250) (4567:4567:4567))
        (PORT d[7] (4286:4286:4286) (4602:4602:4602))
        (PORT d[8] (7393:7393:7393) (7952:7952:7952))
        (PORT d[9] (5881:5881:5881) (6357:6357:6357))
        (PORT d[10] (4864:4864:4864) (5171:5171:5171))
        (PORT d[11] (4144:4144:4144) (4432:4432:4432))
        (PORT d[12] (6798:6798:6798) (7198:7198:7198))
        (PORT clk (2672:2672:2672) (2564:2564:2564))
        (PORT ena (6284:6284:6284) (6551:6551:6551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2564:2564:2564))
        (PORT d[0] (6284:6284:6284) (6551:6551:6551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4498:4498:4498))
        (PORT clk (2694:2694:2694) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6511:6511:6511) (6961:6961:6961))
        (PORT d[1] (5090:5090:5090) (5447:5447:5447))
        (PORT d[2] (5847:5847:5847) (6326:6326:6326))
        (PORT d[3] (4275:4275:4275) (4600:4600:4600))
        (PORT d[4] (7988:7988:7988) (8632:8632:8632))
        (PORT d[5] (4621:4621:4621) (4975:4975:4975))
        (PORT d[6] (7281:7281:7281) (7901:7901:7901))
        (PORT d[7] (4367:4367:4367) (4705:4705:4705))
        (PORT d[8] (7533:7533:7533) (8098:8098:8098))
        (PORT d[9] (5682:5682:5682) (6098:6098:6098))
        (PORT d[10] (4298:4298:4298) (4591:4591:4591))
        (PORT d[11] (4250:4250:4250) (4570:4570:4570))
        (PORT d[12] (4942:4942:4942) (5308:5308:5308))
        (PORT clk (2690:2690:2690) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6734:6734:6734) (6781:6781:6781))
        (PORT clk (2690:2690:2690) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2619:2619:2619))
        (PORT d[0] (7361:7361:7361) (7416:7416:7416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6882:6882:6882) (7329:7329:7329))
        (PORT d[1] (5376:5376:5376) (5712:5712:5712))
        (PORT d[2] (5796:5796:5796) (6271:6271:6271))
        (PORT d[3] (4277:4277:4277) (4601:4601:4601))
        (PORT d[4] (8304:8304:8304) (8947:8947:8947))
        (PORT d[5] (4623:4623:4623) (4976:4976:4976))
        (PORT d[6] (7283:7283:7283) (7902:7902:7902))
        (PORT d[7] (4369:4369:4369) (4706:4706:4706))
        (PORT d[8] (7535:7535:7535) (8099:8099:8099))
        (PORT d[9] (5684:5684:5684) (6099:6099:6099))
        (PORT d[10] (4300:4300:4300) (4592:4592:4592))
        (PORT d[11] (4252:4252:4252) (4571:4571:4571))
        (PORT d[12] (4944:4944:4944) (5309:5309:5309))
        (PORT clk (2648:2648:2648) (2539:2539:2539))
        (PORT ena (5900:5900:5900) (6161:6161:6161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2539:2539:2539))
        (PORT d[0] (5900:5900:5900) (6161:6161:6161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1073:1073:1073))
        (PORT datab (4508:4508:4508) (4495:4495:4495))
        (PORT datac (1586:1586:1586) (1699:1699:1699))
        (PORT datad (1809:1809:1809) (1776:1776:1776))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4901:4901:4901))
        (PORT clk (2734:2734:2734) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (4156:4156:4156))
        (PORT d[1] (4831:4831:4831) (5123:5123:5123))
        (PORT d[2] (5918:5918:5918) (6390:6390:6390))
        (PORT d[3] (5177:5177:5177) (5468:5468:5468))
        (PORT d[4] (8329:8329:8329) (8936:8936:8936))
        (PORT d[5] (4929:4929:4929) (5223:5223:5223))
        (PORT d[6] (4533:4533:4533) (4834:4834:4834))
        (PORT d[7] (3846:3846:3846) (4120:4120:4120))
        (PORT d[8] (7462:7462:7462) (8014:8014:8014))
        (PORT d[9] (5863:5863:5863) (6333:6333:6333))
        (PORT d[10] (4167:4167:4167) (4472:4472:4472))
        (PORT d[11] (3818:3818:3818) (4099:4099:4099))
        (PORT d[12] (3852:3852:3852) (4138:4138:4138))
        (PORT clk (2730:2730:2730) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6413:6413:6413) (6222:6222:6222))
        (PORT clk (2730:2730:2730) (2657:2657:2657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2661:2661:2661))
        (PORT d[0] (7040:7040:7040) (6857:6857:6857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2662:2662:2662))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (4154:4154:4154))
        (PORT d[1] (4833:4833:4833) (5124:5124:5124))
        (PORT d[2] (5905:5905:5905) (6359:6359:6359))
        (PORT d[3] (5179:5179:5179) (5469:5469:5469))
        (PORT d[4] (8317:8317:8317) (8940:8940:8940))
        (PORT d[5] (4931:4931:4931) (5224:5224:5224))
        (PORT d[6] (4535:4535:4535) (4835:4835:4835))
        (PORT d[7] (3848:3848:3848) (4121:4121:4121))
        (PORT d[8] (7464:7464:7464) (8015:8015:8015))
        (PORT d[9] (5865:5865:5865) (6334:6334:6334))
        (PORT d[10] (4169:4169:4169) (4473:4473:4473))
        (PORT d[11] (3820:3820:3820) (4100:4100:4100))
        (PORT d[12] (3854:3854:3854) (4139:4139:4139))
        (PORT clk (2688:2688:2688) (2581:2581:2581))
        (PORT ena (6252:6252:6252) (6511:6511:6511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2581:2581:2581))
        (PORT d[0] (6252:6252:6252) (6511:6511:6511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4563:4563:4563))
        (PORT clk (2739:2739:2739) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4119:4119:4119))
        (PORT d[1] (4282:4282:4282) (4598:4598:4598))
        (PORT d[2] (6514:6514:6514) (6958:6958:6958))
        (PORT d[3] (4847:4847:4847) (5148:5148:5148))
        (PORT d[4] (8327:8327:8327) (8953:8953:8953))
        (PORT d[5] (4228:4228:4228) (4544:4544:4544))
        (PORT d[6] (4200:4200:4200) (4508:4508:4508))
        (PORT d[7] (3825:3825:3825) (4099:4099:4099))
        (PORT d[8] (7441:7441:7441) (7992:7992:7992))
        (PORT d[9] (5873:5873:5873) (6347:6347:6347))
        (PORT d[10] (4214:4214:4214) (4525:4525:4525))
        (PORT d[11] (3828:3828:3828) (4113:4113:4113))
        (PORT d[12] (3811:3811:3811) (4089:4089:4089))
        (PORT clk (2735:2735:2735) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3599:3599:3599))
        (PORT clk (2735:2735:2735) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2666:2666:2666))
        (PORT d[0] (4337:4337:4337) (4234:4234:4234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2667:2667:2667))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (4432:4432:4432))
        (PORT d[1] (4283:4283:4283) (4600:4600:4600))
        (PORT d[2] (5879:5879:5879) (6331:6331:6331))
        (PORT d[3] (4849:4849:4849) (5149:5149:5149))
        (PORT d[4] (8276:8276:8276) (8895:8895:8895))
        (PORT d[5] (4230:4230:4230) (4545:4545:4545))
        (PORT d[6] (4202:4202:4202) (4509:4509:4509))
        (PORT d[7] (3827:3827:3827) (4100:4100:4100))
        (PORT d[8] (7443:7443:7443) (7993:7993:7993))
        (PORT d[9] (5875:5875:5875) (6348:6348:6348))
        (PORT d[10] (4216:4216:4216) (4526:4526:4526))
        (PORT d[11] (3830:3830:3830) (4114:4114:4114))
        (PORT d[12] (3813:3813:3813) (4090:4090:4090))
        (PORT clk (2693:2693:2693) (2586:2586:2586))
        (PORT ena (6263:6263:6263) (6526:6526:6526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2586:2586:2586))
        (PORT d[0] (6263:6263:6263) (6526:6526:6526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1408:1408:1408))
        (PORT datab (4512:4512:4512) (4500:4500:4500))
        (PORT datac (1590:1590:1590) (1704:1704:1704))
        (PORT datad (1364:1364:1364) (1368:1368:1368))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datac (2277:2277:2277) (2271:2271:2271))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (2277:2277:2277) (2271:2271:2271))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (772:772:772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (5299:5299:5299))
        (PORT clk (2671:2671:2671) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5312:5312:5312) (5659:5659:5659))
        (PORT d[1] (4363:4363:4363) (4702:4702:4702))
        (PORT d[2] (6719:6719:6719) (7141:7141:7141))
        (PORT d[3] (4576:4576:4576) (4902:4902:4902))
        (PORT d[4] (6938:6938:6938) (7365:7365:7365))
        (PORT d[5] (4334:4334:4334) (4664:4664:4664))
        (PORT d[6] (5855:5855:5855) (6293:6293:6293))
        (PORT d[7] (4648:4648:4648) (5014:5014:5014))
        (PORT d[8] (6505:6505:6505) (6930:6930:6930))
        (PORT d[9] (6007:6007:6007) (6432:6432:6432))
        (PORT d[10] (5805:5805:5805) (6198:6198:6198))
        (PORT d[11] (6229:6229:6229) (6659:6659:6659))
        (PORT d[12] (4652:4652:4652) (5014:5014:5014))
        (PORT clk (2667:2667:2667) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5445:5445:5445) (5476:5476:5476))
        (PORT clk (2667:2667:2667) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2595:2595:2595))
        (PORT d[0] (6072:6072:6072) (6111:6111:6111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2596:2596:2596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (5328:5328:5328))
        (PORT d[1] (6141:6141:6141) (6516:6516:6516))
        (PORT d[2] (6733:6733:6733) (7151:7151:7151))
        (PORT d[3] (4578:4578:4578) (4903:4903:4903))
        (PORT d[4] (6955:6955:6955) (7396:7396:7396))
        (PORT d[5] (4336:4336:4336) (4665:4665:4665))
        (PORT d[6] (5857:5857:5857) (6294:6294:6294))
        (PORT d[7] (4650:4650:4650) (5015:5015:5015))
        (PORT d[8] (6507:6507:6507) (6931:6931:6931))
        (PORT d[9] (6009:6009:6009) (6433:6433:6433))
        (PORT d[10] (5807:5807:5807) (6199:6199:6199))
        (PORT d[11] (6231:6231:6231) (6660:6660:6660))
        (PORT d[12] (4654:4654:4654) (5015:5015:5015))
        (PORT clk (2625:2625:2625) (2515:2515:2515))
        (PORT ena (5853:5853:5853) (6052:6052:6052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2515:2515:2515))
        (PORT d[0] (5853:5853:5853) (6052:6052:6052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (4417:4417:4417))
        (PORT clk (2688:2688:2688) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (5208:5208:5208))
        (PORT d[1] (5006:5006:5006) (5321:5321:5321))
        (PORT d[2] (6142:6142:6142) (6585:6585:6585))
        (PORT d[3] (4517:4517:4517) (4814:4814:4814))
        (PORT d[4] (9025:9025:9025) (9642:9642:9642))
        (PORT d[5] (3876:3876:3876) (4160:4160:4160))
        (PORT d[6] (4231:4231:4231) (4546:4546:4546))
        (PORT d[7] (4242:4242:4242) (4554:4554:4554))
        (PORT d[8] (7765:7765:7765) (8326:8326:8326))
        (PORT d[9] (6537:6537:6537) (7005:7005:7005))
        (PORT d[10] (3836:3836:3836) (4116:4116:4116))
        (PORT d[11] (7308:7308:7308) (7805:7805:7805))
        (PORT d[12] (6432:6432:6432) (6839:6839:6839))
        (PORT clk (2684:2684:2684) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (2781:2781:2781))
        (PORT clk (2684:2684:2684) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2614:2614:2614))
        (PORT d[0] (3539:3539:3539) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2615:2615:2615))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4527:4527:4527) (4819:4819:4819))
        (PORT d[1] (5045:5045:5045) (5347:5347:5347))
        (PORT d[2] (5884:5884:5884) (6351:6351:6351))
        (PORT d[3] (4519:4519:4519) (4815:4815:4815))
        (PORT d[4] (9053:9053:9053) (9672:9672:9672))
        (PORT d[5] (3878:3878:3878) (4161:4161:4161))
        (PORT d[6] (4233:4233:4233) (4547:4547:4547))
        (PORT d[7] (4244:4244:4244) (4555:4555:4555))
        (PORT d[8] (7767:7767:7767) (8327:8327:8327))
        (PORT d[9] (6539:6539:6539) (7006:7006:7006))
        (PORT d[10] (3838:3838:3838) (4117:4117:4117))
        (PORT d[11] (7310:7310:7310) (7806:7806:7806))
        (PORT d[12] (6434:6434:6434) (6840:6840:6840))
        (PORT clk (2642:2642:2642) (2534:2534:2534))
        (PORT ena (6686:6686:6686) (6923:6923:6923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2534:2534:2534))
        (PORT d[0] (6686:6686:6686) (6923:6923:6923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2535:2535:2535))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2561:2561:2561) (2486:2486:2486))
        (PORT datab (4512:4512:4512) (4500:4500:4500))
        (PORT datac (1590:1590:1590) (1705:1705:1705))
        (PORT datad (1008:1008:1008) (1016:1016:1016))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4250:4250:4250))
        (PORT clk (2681:2681:2681) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6842:6842:6842) (7292:7292:7292))
        (PORT d[1] (5734:5734:5734) (6074:6074:6074))
        (PORT d[2] (6499:6499:6499) (6976:6976:6976))
        (PORT d[3] (4275:4275:4275) (4598:4598:4598))
        (PORT d[4] (8679:8679:8679) (9300:9300:9300))
        (PORT d[5] (4613:4613:4613) (4965:4965:4965))
        (PORT d[6] (7856:7856:7856) (8450:8450:8450))
        (PORT d[7] (4357:4357:4357) (4697:4697:4697))
        (PORT d[8] (7514:7514:7514) (8078:8078:8078))
        (PORT d[9] (6277:6277:6277) (6664:6664:6664))
        (PORT d[10] (3971:3971:3971) (4272:4272:4272))
        (PORT d[11] (4261:4261:4261) (4578:4578:4578))
        (PORT d[12] (4952:4952:4952) (5319:5319:5319))
        (PORT clk (2677:2677:2677) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7319:7319:7319) (7217:7217:7217))
        (PORT clk (2677:2677:2677) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2604:2604:2604))
        (PORT d[0] (7948:7948:7948) (7854:7854:7854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2605:2605:2605))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6845:6845:6845) (7293:7293:7293))
        (PORT d[1] (5413:5413:5413) (5764:5764:5764))
        (PORT d[2] (6170:6170:6170) (6655:6655:6655))
        (PORT d[3] (4277:4277:4277) (4599:4599:4599))
        (PORT d[4] (8341:8341:8341) (8984:8984:8984))
        (PORT d[5] (4615:4615:4615) (4966:4966:4966))
        (PORT d[6] (7858:7858:7858) (8451:8451:8451))
        (PORT d[7] (4359:4359:4359) (4698:4698:4698))
        (PORT d[8] (7516:7516:7516) (8079:8079:8079))
        (PORT d[9] (6279:6279:6279) (6665:6665:6665))
        (PORT d[10] (3973:3973:3973) (4273:4273:4273))
        (PORT d[11] (4263:4263:4263) (4579:4579:4579))
        (PORT d[12] (4954:4954:4954) (5320:5320:5320))
        (PORT clk (2635:2635:2635) (2524:2524:2524))
        (PORT ena (5913:5913:5913) (6170:6170:6170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2524:2524:2524))
        (PORT d[0] (5913:5913:5913) (6170:6170:6170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (4235:4235:4235))
        (PORT clk (2664:2664:2664) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6205:6205:6205) (6666:6666:6666))
        (PORT d[1] (4680:4680:4680) (5006:5006:5006))
        (PORT d[2] (6185:6185:6185) (6667:6667:6667))
        (PORT d[3] (4293:4293:4293) (4618:4618:4618))
        (PORT d[4] (5307:5307:5307) (5716:5716:5716))
        (PORT d[5] (4271:4271:4271) (4598:4598:4598))
        (PORT d[6] (7627:7627:7627) (8237:8237:8237))
        (PORT d[7] (4364:4364:4364) (4700:4700:4700))
        (PORT d[8] (7893:7893:7893) (8458:8458:8458))
        (PORT d[9] (6075:6075:6075) (6490:6490:6490))
        (PORT d[10] (3950:3950:3950) (4250:4250:4250))
        (PORT d[11] (7537:7537:7537) (7999:7999:7999))
        (PORT d[12] (6084:6084:6084) (6468:6468:6468))
        (PORT clk (2660:2660:2660) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (4666:4666:4666))
        (PORT clk (2660:2660:2660) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2589:2589:2589))
        (PORT d[0] (5527:5527:5527) (5301:5301:5301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6219:6219:6219) (6664:6664:6664))
        (PORT d[1] (5051:5051:5051) (5368:5368:5368))
        (PORT d[2] (6213:6213:6213) (6696:6696:6696))
        (PORT d[3] (4295:4295:4295) (4619:4619:4619))
        (PORT d[4] (8689:8689:8689) (9325:9325:9325))
        (PORT d[5] (4273:4273:4273) (4599:4599:4599))
        (PORT d[6] (7629:7629:7629) (8238:8238:8238))
        (PORT d[7] (4366:4366:4366) (4701:4701:4701))
        (PORT d[8] (7895:7895:7895) (8459:8459:8459))
        (PORT d[9] (6077:6077:6077) (6491:6491:6491))
        (PORT d[10] (3952:3952:3952) (4251:4251:4251))
        (PORT d[11] (7539:7539:7539) (8000:8000:8000))
        (PORT d[12] (6086:6086:6086) (6469:6469:6469))
        (PORT clk (2618:2618:2618) (2509:2509:2509))
        (PORT ena (6239:6239:6239) (6493:6493:6493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2618:2618:2618) (2509:2509:2509))
        (PORT d[0] (6239:6239:6239) (6493:6493:6493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2510:2510:2510))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1598:1598:1598))
        (PORT datab (4512:4512:4512) (4500:4500:4500))
        (PORT datac (1591:1591:1591) (1705:1705:1705))
        (PORT datad (1688:1688:1688) (1602:1602:1602))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4962:4962:4962))
        (PORT clk (2689:2689:2689) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4936:4936:4936))
        (PORT d[1] (4774:4774:4774) (5113:5113:5113))
        (PORT d[2] (7066:7066:7066) (7486:7486:7486))
        (PORT d[3] (6970:6970:6970) (7434:7434:7434))
        (PORT d[4] (7285:7285:7285) (7707:7707:7707))
        (PORT d[5] (4315:4315:4315) (4647:4647:4647))
        (PORT d[6] (6537:6537:6537) (6979:6979:6979))
        (PORT d[7] (5010:5010:5010) (5371:5371:5371))
        (PORT d[8] (6830:6830:6830) (7248:7248:7248))
        (PORT d[9] (6347:6347:6347) (6767:6767:6767))
        (PORT d[10] (5349:5349:5349) (5712:5712:5712))
        (PORT d[11] (5888:5888:5888) (6328:6328:6328))
        (PORT d[12] (4656:4656:4656) (5022:5022:5022))
        (PORT clk (2685:2685:2685) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8053:8053:8053) (8265:8265:8265))
        (PORT clk (2685:2685:2685) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2613:2613:2613))
        (PORT d[0] (8680:8680:8680) (8900:8900:8900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (5365:5365:5365))
        (PORT d[1] (4777:4777:4777) (5111:5111:5111))
        (PORT d[2] (7044:7044:7044) (7456:7456:7456))
        (PORT d[3] (6972:6972:6972) (7435:7435:7435))
        (PORT d[4] (7303:7303:7303) (7738:7738:7738))
        (PORT d[5] (4317:4317:4317) (4648:4648:4648))
        (PORT d[6] (6539:6539:6539) (6980:6980:6980))
        (PORT d[7] (5012:5012:5012) (5372:5372:5372))
        (PORT d[8] (6832:6832:6832) (7249:7249:7249))
        (PORT d[9] (6349:6349:6349) (6768:6768:6768))
        (PORT d[10] (5351:5351:5351) (5713:5713:5713))
        (PORT d[11] (5890:5890:5890) (6329:6329:6329))
        (PORT d[12] (4658:4658:4658) (5023:5023:5023))
        (PORT clk (2643:2643:2643) (2533:2533:2533))
        (PORT ena (6479:6479:6479) (6684:6684:6684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2533:2533:2533))
        (PORT d[0] (6479:6479:6479) (6684:6684:6684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4065:4065:4065))
        (PORT clk (2704:2704:2704) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4505:4505:4505))
        (PORT d[1] (4672:4672:4672) (4993:4993:4993))
        (PORT d[2] (5869:5869:5869) (6339:6339:6339))
        (PORT d[3] (4788:4788:4788) (5075:5075:5075))
        (PORT d[4] (8678:8678:8678) (9284:9284:9284))
        (PORT d[5] (4930:4930:4930) (5230:5230:5230))
        (PORT d[6] (4248:4248:4248) (4577:4577:4577))
        (PORT d[7] (4246:4246:4246) (4563:4563:4563))
        (PORT d[8] (7413:7413:7413) (7974:7974:7974))
        (PORT d[9] (5891:5891:5891) (6365:6365:6365))
        (PORT d[10] (4880:4880:4880) (5188:5188:5188))
        (PORT d[11] (3868:3868:3868) (4153:4153:4153))
        (PORT d[12] (6687:6687:6687) (7075:7075:7075))
        (PORT clk (2700:2700:2700) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3066:3066:3066))
        (PORT clk (2700:2700:2700) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2630:2630:2630))
        (PORT d[0] (3758:3758:3758) (3701:3701:3701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4525:4525:4525))
        (PORT d[1] (4674:4674:4674) (4994:4994:4994))
        (PORT d[2] (6164:6164:6164) (6622:6622:6622))
        (PORT d[3] (4790:4790:4790) (5076:5076:5076))
        (PORT d[4] (9041:9041:9041) (9655:9655:9655))
        (PORT d[5] (4932:4932:4932) (5231:5231:5231))
        (PORT d[6] (4250:4250:4250) (4578:4578:4578))
        (PORT d[7] (4248:4248:4248) (4564:4564:4564))
        (PORT d[8] (7415:7415:7415) (7975:7975:7975))
        (PORT d[9] (5893:5893:5893) (6366:6366:6366))
        (PORT d[10] (4882:4882:4882) (5189:5189:5189))
        (PORT d[11] (3870:3870:3870) (4154:4154:4154))
        (PORT d[12] (6689:6689:6689) (7076:7076:7076))
        (PORT clk (2658:2658:2658) (2550:2550:2550))
        (PORT ena (6315:6315:6315) (6556:6556:6556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2550:2550:2550))
        (PORT d[0] (6315:6315:6315) (6556:6556:6556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2434:2434:2434) (2397:2397:2397))
        (PORT datab (4507:4507:4507) (4494:4494:4494))
        (PORT datac (1585:1585:1585) (1698:1698:1698))
        (PORT datad (1033:1033:1033) (1035:1035:1035))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (4268:4268:4268))
        (PORT clk (2699:2699:2699) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6929:6929:6929) (7388:7388:7388))
        (PORT d[1] (5359:5359:5359) (5706:5706:5706))
        (PORT d[2] (6536:6536:6536) (6995:6995:6995))
        (PORT d[3] (4312:4312:4312) (4642:4642:4642))
        (PORT d[4] (5344:5344:5344) (5750:5750:5750))
        (PORT d[5] (4549:4549:4549) (4900:4900:4900))
        (PORT d[6] (7211:7211:7211) (7824:7824:7824))
        (PORT d[7] (3984:3984:3984) (4282:4282:4282))
        (PORT d[8] (6847:6847:6847) (7424:7424:7424))
        (PORT d[9] (6311:6311:6311) (6699:6699:6699))
        (PORT d[10] (4280:4280:4280) (4574:4574:4574))
        (PORT d[11] (4209:4209:4209) (4524:4524:4524))
        (PORT d[12] (5001:5001:5001) (5371:5371:5371))
        (PORT clk (2695:2695:2695) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4547:4547:4547) (4374:4374:4374))
        (PORT clk (2695:2695:2695) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2626:2626:2626))
        (PORT d[0] (5174:5174:5174) (5009:5009:5009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6856:6856:6856) (7296:7296:7296))
        (PORT d[1] (5065:5065:5065) (5419:5419:5419))
        (PORT d[2] (6539:6539:6539) (6996:6996:6996))
        (PORT d[3] (4314:4314:4314) (4643:4643:4643))
        (PORT d[4] (7970:7970:7970) (8614:8614:8614))
        (PORT d[5] (4551:4551:4551) (4901:4901:4901))
        (PORT d[6] (7213:7213:7213) (7825:7825:7825))
        (PORT d[7] (3986:3986:3986) (4283:4283:4283))
        (PORT d[8] (6849:6849:6849) (7425:7425:7425))
        (PORT d[9] (6313:6313:6313) (6700:6700:6700))
        (PORT d[10] (4282:4282:4282) (4575:4575:4575))
        (PORT d[11] (4211:4211:4211) (4525:4525:4525))
        (PORT d[12] (5003:5003:5003) (5372:5372:5372))
        (PORT clk (2653:2653:2653) (2546:2546:2546))
        (PORT ena (5891:5891:5891) (6148:6148:6148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2653:2653:2653) (2546:2546:2546))
        (PORT d[0] (5891:5891:5891) (6148:6148:6148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2654:2654:2654) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (4123:4123:4123))
        (PORT clk (2711:2711:2711) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4798:4798:4798))
        (PORT d[1] (4311:4311:4311) (4631:4631:4631))
        (PORT d[2] (6158:6158:6158) (6599:6599:6599))
        (PORT d[3] (4850:4850:4850) (5138:5138:5138))
        (PORT d[4] (8706:8706:8706) (9323:9323:9323))
        (PORT d[5] (4234:4234:4234) (4551:4551:4551))
        (PORT d[6] (4206:4206:4206) (4519:4519:4519))
        (PORT d[7] (4251:4251:4251) (4564:4564:4564))
        (PORT d[8] (7402:7402:7402) (7965:7965:7965))
        (PORT d[9] (6501:6501:6501) (6961:6961:6961))
        (PORT d[10] (4840:4840:4840) (5146:5146:5146))
        (PORT d[11] (3839:3839:3839) (4122:4122:4122))
        (PORT d[12] (6826:6826:6826) (7228:7228:7228))
        (PORT clk (2707:2707:2707) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3530:3530:3530))
        (PORT clk (2707:2707:2707) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2638:2638:2638))
        (PORT d[0] (4245:4245:4245) (4165:4165:4165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4534:4534:4534) (4824:4824:4824))
        (PORT d[1] (4269:4269:4269) (4573:4573:4573))
        (PORT d[2] (5885:5885:5885) (6349:6349:6349))
        (PORT d[3] (4852:4852:4852) (5139:5139:5139))
        (PORT d[4] (9040:9040:9040) (9653:9653:9653))
        (PORT d[5] (4236:4236:4236) (4552:4552:4552))
        (PORT d[6] (4208:4208:4208) (4520:4520:4520))
        (PORT d[7] (4253:4253:4253) (4565:4565:4565))
        (PORT d[8] (7404:7404:7404) (7966:7966:7966))
        (PORT d[9] (6503:6503:6503) (6962:6962:6962))
        (PORT d[10] (4842:4842:4842) (5147:5147:5147))
        (PORT d[11] (3841:3841:3841) (4123:4123:4123))
        (PORT d[12] (6828:6828:6828) (7229:7229:7229))
        (PORT clk (2665:2665:2665) (2558:2558:2558))
        (PORT ena (6313:6313:6313) (6555:6555:6555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2558:2558:2558))
        (PORT d[0] (6313:6313:6313) (6555:6555:6555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2559:2559:2559))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1604:1604:1604))
        (PORT datab (4511:4511:4511) (4499:4499:4499))
        (PORT datac (1589:1589:1589) (1703:1703:1703))
        (PORT datad (1018:1018:1018) (1021:1021:1021))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datac (2278:2278:2278) (2272:2272:2272))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (237:237:237) (265:265:265))
        (PORT datac (2276:2276:2276) (2270:2270:2270))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (770:770:770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4809:4809:4809))
        (PORT clk (2672:2672:2672) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5282:5282:5282) (5638:5638:5638))
        (PORT d[1] (4365:4365:4365) (4706:4706:4706))
        (PORT d[2] (6703:6703:6703) (7119:7119:7119))
        (PORT d[3] (4939:4939:4939) (5259:5259:5259))
        (PORT d[4] (7260:7260:7260) (7697:7697:7697))
        (PORT d[5] (4284:4284:4284) (4612:4612:4612))
        (PORT d[6] (5908:5908:5908) (6349:6349:6349))
        (PORT d[7] (5333:5333:5333) (5684:5684:5684))
        (PORT d[8] (6747:6747:6747) (7158:7158:7158))
        (PORT d[9] (6337:6337:6337) (6759:6759:6759))
        (PORT d[10] (6132:6132:6132) (6516:6516:6516))
        (PORT d[11] (5869:5869:5869) (6304:6304:6304))
        (PORT d[12] (4706:4706:4706) (5076:5076:5076))
        (PORT clk (2668:2668:2668) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8351:8351:8351) (8568:8568:8568))
        (PORT clk (2668:2668:2668) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2597:2597:2597))
        (PORT d[0] (8978:8978:8978) (9203:9203:9203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2598:2598:2598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2598:2598:2598))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (5399:5399:5399))
        (PORT d[1] (4737:4737:4737) (5072:5072:5072))
        (PORT d[2] (7060:7060:7060) (7477:7477:7477))
        (PORT d[3] (4941:4941:4941) (5260:5260:5260))
        (PORT d[4] (7236:7236:7236) (7669:7669:7669))
        (PORT d[5] (4286:4286:4286) (4613:4613:4613))
        (PORT d[6] (5910:5910:5910) (6350:6350:6350))
        (PORT d[7] (5335:5335:5335) (5685:5685:5685))
        (PORT d[8] (6749:6749:6749) (7159:7159:7159))
        (PORT d[9] (6339:6339:6339) (6760:6760:6760))
        (PORT d[10] (6134:6134:6134) (6517:6517:6517))
        (PORT d[11] (5871:5871:5871) (6305:6305:6305))
        (PORT d[12] (4708:4708:4708) (5077:5077:5077))
        (PORT clk (2626:2626:2626) (2517:2517:2517))
        (PORT ena (6136:6136:6136) (6342:6342:6342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2517:2517:2517))
        (PORT d[0] (6136:6136:6136) (6342:6342:6342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2518:2518:2518))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5155:5155:5155) (5526:5526:5526))
        (PORT clk (2694:2694:2694) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6163:6163:6163) (6608:6608:6608))
        (PORT d[1] (4813:4813:4813) (5204:5204:5204))
        (PORT d[2] (7725:7725:7725) (8239:8239:8239))
        (PORT d[3] (6665:6665:6665) (7143:7143:7143))
        (PORT d[4] (8940:8940:8940) (9540:9540:9540))
        (PORT d[5] (5051:5051:5051) (5435:5435:5435))
        (PORT d[6] (6759:6759:6759) (7108:7108:7108))
        (PORT d[7] (6198:6198:6198) (6656:6656:6656))
        (PORT d[8] (6678:6678:6678) (7216:7216:7216))
        (PORT d[9] (6329:6329:6329) (6851:6851:6851))
        (PORT d[10] (4934:4934:4934) (5297:5297:5297))
        (PORT d[11] (5784:5784:5784) (6189:6189:6189))
        (PORT d[12] (5068:5068:5068) (5463:5463:5463))
        (PORT clk (2690:2690:2690) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (3970:3970:3970))
        (PORT clk (2690:2690:2690) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2694:2694:2694) (2621:2621:2621))
        (PORT d[0] (4596:4596:4596) (4605:4605:4605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6155:6155:6155) (6612:6612:6612))
        (PORT d[1] (5171:5171:5171) (5554:5554:5554))
        (PORT d[2] (7715:7715:7715) (8244:8244:8244))
        (PORT d[3] (6667:6667:6667) (7144:7144:7144))
        (PORT d[4] (8926:8926:8926) (9509:9509:9509))
        (PORT d[5] (5053:5053:5053) (5436:5436:5436))
        (PORT d[6] (6761:6761:6761) (7109:7109:7109))
        (PORT d[7] (6200:6200:6200) (6657:6657:6657))
        (PORT d[8] (6680:6680:6680) (7217:7217:7217))
        (PORT d[9] (6331:6331:6331) (6852:6852:6852))
        (PORT d[10] (4936:4936:4936) (5298:5298:5298))
        (PORT d[11] (5786:5786:5786) (6190:6190:6190))
        (PORT d[12] (5070:5070:5070) (5464:5464:5464))
        (PORT clk (2648:2648:2648) (2541:2541:2541))
        (PORT ena (6784:6784:6784) (6992:6992:6992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2648:2648:2648) (2541:2541:2541))
        (PORT d[0] (6784:6784:6784) (6992:6992:6992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2649:2649:2649) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (880:880:880))
        (PORT datab (1960:1960:1960) (1855:1855:1855))
        (PORT datac (4168:4168:4168) (4118:4118:4118))
        (PORT datad (6374:6374:6374) (6339:6339:6339))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4938:4938:4938))
        (PORT clk (2703:2703:2703) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7624:7624:7624) (8053:8053:8053))
        (PORT d[1] (5179:5179:5179) (5563:5563:5563))
        (PORT d[2] (7695:7695:7695) (8215:8215:8215))
        (PORT d[3] (6637:6637:6637) (7112:7112:7112))
        (PORT d[4] (8917:8917:8917) (9517:9517:9517))
        (PORT d[5] (4718:4718:4718) (5095:5095:5095))
        (PORT d[6] (6760:6760:6760) (7109:7109:7109))
        (PORT d[7] (7302:7302:7302) (7720:7720:7720))
        (PORT d[8] (6895:6895:6895) (7447:7447:7447))
        (PORT d[9] (6614:6614:6614) (7123:7123:7123))
        (PORT d[10] (4693:4693:4693) (5064:5064:5064))
        (PORT d[11] (5747:5747:5747) (6149:6149:6149))
        (PORT d[12] (5508:5508:5508) (5926:5926:5926))
        (PORT clk (2699:2699:2699) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4311:4311:4311) (4336:4336:4336))
        (PORT clk (2699:2699:2699) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2627:2627:2627))
        (PORT d[0] (4938:4938:4938) (4971:4971:4971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7600:7600:7600) (8025:8025:8025))
        (PORT d[1] (5208:5208:5208) (5592:5592:5592))
        (PORT d[2] (8033:8033:8033) (8542:8542:8542))
        (PORT d[3] (6639:6639:6639) (7113:7113:7113))
        (PORT d[4] (9284:9284:9284) (9877:9877:9877))
        (PORT d[5] (4720:4720:4720) (5096:5096:5096))
        (PORT d[6] (6762:6762:6762) (7110:7110:7110))
        (PORT d[7] (7304:7304:7304) (7721:7721:7721))
        (PORT d[8] (6897:6897:6897) (7448:7448:7448))
        (PORT d[9] (6616:6616:6616) (7124:7124:7124))
        (PORT d[10] (4695:4695:4695) (5065:5065:5065))
        (PORT d[11] (5749:5749:5749) (6150:6150:6150))
        (PORT d[12] (5510:5510:5510) (5927:5927:5927))
        (PORT clk (2657:2657:2657) (2547:2547:2547))
        (PORT ena (7115:7115:7115) (7308:7308:7308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2547:2547:2547))
        (PORT d[0] (7115:7115:7115) (7308:7308:7308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4843:4843:4843))
        (PORT clk (2714:2714:2714) (2641:2641:2641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5822:5822:5822) (6226:6226:6226))
        (PORT d[1] (5102:5102:5102) (5474:5474:5474))
        (PORT d[2] (7393:7393:7393) (7807:7807:7807))
        (PORT d[3] (6614:6614:6614) (7087:7087:7087))
        (PORT d[4] (5912:5912:5912) (6403:6403:6403))
        (PORT d[5] (4649:4649:4649) (4976:4976:4976))
        (PORT d[6] (6564:6564:6564) (6994:6994:6994))
        (PORT d[7] (4661:4661:4661) (5027:5027:5027))
        (PORT d[8] (5379:5379:5379) (5778:5778:5778))
        (PORT d[9] (6688:6688:6688) (7099:7099:7099))
        (PORT d[10] (4990:4990:4990) (5360:5360:5360))
        (PORT d[11] (5535:5535:5535) (5978:5978:5978))
        (PORT d[12] (4664:4664:4664) (5030:5030:5030))
        (PORT clk (2710:2710:2710) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7183:7183:7183) (7111:7111:7111))
        (PORT clk (2710:2710:2710) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2641:2641:2641))
        (PORT d[0] (7810:7810:7810) (7746:7746:7746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2642:2642:2642))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2642:2642:2642))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2642:2642:2642))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5462:5462:5462) (5871:5871:5871))
        (PORT d[1] (5092:5092:5092) (5478:5478:5478))
        (PORT d[2] (7402:7402:7402) (7817:7817:7817))
        (PORT d[3] (6616:6616:6616) (7088:7088:7088))
        (PORT d[4] (5923:5923:5923) (6401:6401:6401))
        (PORT d[5] (4651:4651:4651) (4977:4977:4977))
        (PORT d[6] (6566:6566:6566) (6995:6995:6995))
        (PORT d[7] (4663:4663:4663) (5028:5028:5028))
        (PORT d[8] (5381:5381:5381) (5779:5779:5779))
        (PORT d[9] (6690:6690:6690) (7100:7100:7100))
        (PORT d[10] (4992:4992:4992) (5361:5361:5361))
        (PORT d[11] (5537:5537:5537) (5979:5979:5979))
        (PORT d[12] (4666:4666:4666) (5031:5031:5031))
        (PORT clk (2668:2668:2668) (2561:2561:2561))
        (PORT ena (6844:6844:6844) (7044:7044:7044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2561:2561:2561))
        (PORT d[0] (6844:6844:6844) (7044:7044:7044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6413:6413:6413) (6391:6391:6391))
        (PORT datab (4200:4200:4200) (4154:4154:4154))
        (PORT datac (2195:2195:2195) (2090:2090:2090))
        (PORT datad (1500:1500:1500) (1446:1446:1446))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (4057:4057:4057) (4044:4044:4044))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4944:4944:4944))
        (PORT clk (2709:2709:2709) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7961:7961:7961) (8378:8378:8378))
        (PORT d[1] (6577:6577:6577) (6960:6960:6960))
        (PORT d[2] (7346:7346:7346) (7878:7878:7878))
        (PORT d[3] (7013:7013:7013) (7484:7484:7484))
        (PORT d[4] (8622:8622:8622) (9227:9227:9227))
        (PORT d[5] (5414:5414:5414) (5790:5790:5790))
        (PORT d[6] (6126:6126:6126) (6490:6490:6490))
        (PORT d[7] (7628:7628:7628) (8041:8041:8041))
        (PORT d[8] (6526:6526:6526) (7082:7082:7082))
        (PORT d[9] (7558:7558:7558) (8031:8031:8031))
        (PORT d[10] (4742:4742:4742) (5116:5116:5116))
        (PORT d[11] (6134:6134:6134) (6537:6537:6537))
        (PORT d[12] (6218:6218:6218) (6629:6629:6629))
        (PORT clk (2705:2705:2705) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5993:5993:5993) (5993:5993:5993))
        (PORT clk (2705:2705:2705) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2635:2635:2635))
        (PORT d[0] (6618:6618:6618) (6626:6626:6626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6495:6495:6495) (6946:6946:6946))
        (PORT d[1] (6553:6553:6553) (6933:6933:6933))
        (PORT d[2] (7347:7347:7347) (7881:7881:7881))
        (PORT d[3] (7015:7015:7015) (7485:7485:7485))
        (PORT d[4] (8608:8608:8608) (9197:9197:9197))
        (PORT d[5] (5416:5416:5416) (5791:5791:5791))
        (PORT d[6] (6128:6128:6128) (6491:6491:6491))
        (PORT d[7] (7630:7630:7630) (8042:8042:8042))
        (PORT d[8] (6528:6528:6528) (7083:7083:7083))
        (PORT d[9] (7560:7560:7560) (8032:8032:8032))
        (PORT d[10] (4744:4744:4744) (5117:5117:5117))
        (PORT d[11] (6136:6136:6136) (6538:6538:6538))
        (PORT d[12] (6220:6220:6220) (6630:6630:6630))
        (PORT clk (2663:2663:2663) (2555:2555:2555))
        (PORT ena (6520:6520:6520) (6724:6724:6724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2555:2555:2555))
        (PORT d[0] (6520:6520:6520) (6724:6724:6724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4827:4827:4827))
        (PORT clk (2703:2703:2703) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4647:4647:4647) (5018:5018:5018))
        (PORT d[1] (5129:5129:5129) (5501:5501:5501))
        (PORT d[2] (7052:7052:7052) (7471:7471:7471))
        (PORT d[3] (6654:6654:6654) (7130:7130:7130))
        (PORT d[4] (6319:6319:6319) (6810:6810:6810))
        (PORT d[5] (4303:4303:4303) (4636:4636:4636))
        (PORT d[6] (6277:6277:6277) (6720:6720:6720))
        (PORT d[7] (5029:5029:5029) (5391:5391:5391))
        (PORT d[8] (5379:5379:5379) (5776:5776:5776))
        (PORT d[9] (6677:6677:6677) (7092:7092:7092))
        (PORT d[10] (5395:5395:5395) (5766:5766:5766))
        (PORT d[11] (5516:5516:5516) (5957:5957:5957))
        (PORT d[12] (4663:4663:4663) (5025:5025:5025))
        (PORT clk (2699:2699:2699) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5439:5439:5439) (5462:5462:5462))
        (PORT clk (2699:2699:2699) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2630:2630:2630))
        (PORT d[0] (6066:6066:6066) (6097:6097:6097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5845:5845:5845) (6244:6244:6244))
        (PORT d[1] (5119:5119:5119) (5504:5504:5504))
        (PORT d[2] (7080:7080:7080) (7501:7501:7501))
        (PORT d[3] (6656:6656:6656) (7131:7131:7131))
        (PORT d[4] (5819:5819:5819) (6242:6242:6242))
        (PORT d[5] (4305:4305:4305) (4637:4637:4637))
        (PORT d[6] (6279:6279:6279) (6721:6721:6721))
        (PORT d[7] (5031:5031:5031) (5392:5392:5392))
        (PORT d[8] (5381:5381:5381) (5777:5777:5777))
        (PORT d[9] (6679:6679:6679) (7093:7093:7093))
        (PORT d[10] (5397:5397:5397) (5767:5767:5767))
        (PORT d[11] (5518:5518:5518) (5958:5958:5958))
        (PORT d[12] (4665:4665:4665) (5026:5026:5026))
        (PORT clk (2657:2657:2657) (2550:2550:2550))
        (PORT ena (6549:6549:6549) (6743:6743:6743))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2550:2550:2550))
        (PORT d[0] (6549:6549:6549) (6743:6743:6743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6425:6425:6425) (6403:6403:6403))
        (PORT datab (2229:2229:2229) (2215:2215:2215))
        (PORT datac (4178:4178:4178) (4129:4129:4129))
        (PORT datad (1354:1354:1354) (1332:1332:1332))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4945:4945:4945))
        (PORT clk (2712:2712:2712) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (7709:7709:7709))
        (PORT d[1] (5113:5113:5113) (5489:5489:5489))
        (PORT d[2] (8371:8371:8371) (8863:8863:8863))
        (PORT d[3] (6679:6679:6679) (7157:7157:7157))
        (PORT d[4] (8909:8909:8909) (9504:9504:9504))
        (PORT d[5] (5052:5052:5052) (5433:5433:5433))
        (PORT d[6] (6892:6892:6892) (7251:7251:7251))
        (PORT d[7] (6977:6977:6977) (7401:7401:7401))
        (PORT d[8] (7043:7043:7043) (7580:7580:7580))
        (PORT d[9] (7950:7950:7950) (8424:8424:8424))
        (PORT d[10] (4701:4701:4701) (5069:5069:5069))
        (PORT d[11] (5392:5392:5392) (5798:5798:5798))
        (PORT d[12] (5507:5507:5507) (5925:5925:5925))
        (PORT clk (2708:2708:2708) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6264:6264:6264) (6082:6082:6082))
        (PORT clk (2708:2708:2708) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2712:2712:2712) (2636:2636:2636))
        (PORT d[0] (6833:6833:6833) (6663:6663:6663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7284:7284:7284) (7710:7710:7710))
        (PORT d[1] (4810:4810:4810) (5193:5193:5193))
        (PORT d[2] (8060:8060:8060) (8576:8576:8576))
        (PORT d[3] (6681:6681:6681) (7158:7158:7158))
        (PORT d[4] (9295:9295:9295) (9886:9886:9886))
        (PORT d[5] (5054:5054:5054) (5434:5434:5434))
        (PORT d[6] (6894:6894:6894) (7252:7252:7252))
        (PORT d[7] (6979:6979:6979) (7402:7402:7402))
        (PORT d[8] (7045:7045:7045) (7581:7581:7581))
        (PORT d[9] (7952:7952:7952) (8425:8425:8425))
        (PORT d[10] (4703:4703:4703) (5070:5070:5070))
        (PORT d[11] (5394:5394:5394) (5799:5799:5799))
        (PORT d[12] (5509:5509:5509) (5926:5926:5926))
        (PORT clk (2666:2666:2666) (2556:2556:2556))
        (PORT ena (6792:6792:6792) (6998:6998:6998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2556:2556:2556))
        (PORT d[0] (6792:6792:6792) (6998:6998:6998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4806:4806:4806))
        (PORT clk (2708:2708:2708) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5859:5859:5859) (6261:6261:6261))
        (PORT d[1] (5088:5088:5088) (5462:5462:5462))
        (PORT d[2] (7020:7020:7020) (7432:7432:7432))
        (PORT d[3] (6661:6661:6661) (7124:7124:7124))
        (PORT d[4] (6310:6310:6310) (6800:6800:6800))
        (PORT d[5] (4304:4304:4304) (4637:4637:4637))
        (PORT d[6] (6278:6278:6278) (6721:6721:6721))
        (PORT d[7] (5019:5019:5019) (5380:5380:5380))
        (PORT d[8] (5426:5426:5426) (5832:5832:5832))
        (PORT d[9] (6687:6687:6687) (7098:7098:7098))
        (PORT d[10] (5357:5357:5357) (5722:5722:5722))
        (PORT d[11] (5515:5515:5515) (5956:5956:5956))
        (PORT d[12] (4695:4695:4695) (5075:5075:5075))
        (PORT clk (2704:2704:2704) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (3934:3934:3934))
        (PORT clk (2704:2704:2704) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2635:2635:2635))
        (PORT d[0] (4736:4736:4736) (4570:4570:4570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2636:2636:2636))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5834:5834:5834) (6238:6238:6238))
        (PORT d[1] (5132:5132:5132) (5523:5523:5523))
        (PORT d[2] (7428:7428:7428) (7844:7844:7844))
        (PORT d[3] (6663:6663:6663) (7125:7125:7125))
        (PORT d[4] (5818:5818:5818) (6241:6241:6241))
        (PORT d[5] (4306:4306:4306) (4638:4638:4638))
        (PORT d[6] (6280:6280:6280) (6722:6722:6722))
        (PORT d[7] (5021:5021:5021) (5381:5381:5381))
        (PORT d[8] (5428:5428:5428) (5833:5833:5833))
        (PORT d[9] (6689:6689:6689) (7099:7099:7099))
        (PORT d[10] (5359:5359:5359) (5723:5723:5723))
        (PORT d[11] (5517:5517:5517) (5957:5957:5957))
        (PORT d[12] (4697:4697:4697) (5076:5076:5076))
        (PORT clk (2662:2662:2662) (2555:2555:2555))
        (PORT ena (6851:6851:6851) (7031:7031:7031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2555:2555:2555))
        (PORT d[0] (6851:6851:6851) (7031:7031:7031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6420:6420:6420) (6398:6398:6398))
        (PORT datab (2147:2147:2147) (2059:2059:2059))
        (PORT datac (4172:4172:4172) (4122:4122:4122))
        (PORT datad (1830:1830:1830) (1801:1801:1801))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (4059:4059:4059) (4046:4046:4046))
        (PORT datac (208:208:208) (233:233:233))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (780:780:780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4738:4738:4738))
        (PORT clk (2658:2658:2658) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6204:6204:6204) (6665:6665:6665))
        (PORT d[1] (4642:4642:4642) (4964:4964:4964))
        (PORT d[2] (6847:6847:6847) (7306:7306:7306))
        (PORT d[3] (4690:4690:4690) (5051:5051:5051))
        (PORT d[4] (8351:8351:8351) (8986:8986:8986))
        (PORT d[5] (4294:4294:4294) (4625:4625:4625))
        (PORT d[6] (7598:7598:7598) (8204:8204:8204))
        (PORT d[7] (4323:4323:4323) (4659:4659:4659))
        (PORT d[8] (7894:7894:7894) (8459:8459:8459))
        (PORT d[9] (6358:6358:6358) (6768:6768:6768))
        (PORT d[10] (5384:5384:5384) (5734:5734:5734))
        (PORT d[11] (7189:7189:7189) (7656:7656:7656))
        (PORT d[12] (6114:6114:6114) (6500:6500:6500))
        (PORT clk (2654:2654:2654) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3579:3579:3579))
        (PORT clk (2654:2654:2654) (2579:2579:2579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2583:2583:2583))
        (PORT d[0] (4339:4339:4339) (4214:4214:4214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2584:2584:2584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6217:6217:6217) (6662:6662:6662))
        (PORT d[1] (4670:4670:4670) (4994:4994:4994))
        (PORT d[2] (6546:6546:6546) (7024:7024:7024))
        (PORT d[3] (4692:4692:4692) (5052:5052:5052))
        (PORT d[4] (8690:8690:8690) (9326:9326:9326))
        (PORT d[5] (4296:4296:4296) (4626:4626:4626))
        (PORT d[6] (7600:7600:7600) (8205:8205:8205))
        (PORT d[7] (4325:4325:4325) (4660:4660:4660))
        (PORT d[8] (7896:7896:7896) (8460:8460:8460))
        (PORT d[9] (6360:6360:6360) (6769:6769:6769))
        (PORT d[10] (5386:5386:5386) (5735:5735:5735))
        (PORT d[11] (7191:7191:7191) (7657:7657:7657))
        (PORT d[12] (6116:6116:6116) (6501:6501:6501))
        (PORT clk (2612:2612:2612) (2503:2503:2503))
        (PORT ena (6271:6271:6271) (6526:6526:6526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2612:2612:2612) (2503:2503:2503))
        (PORT d[0] (6271:6271:6271) (6526:6526:6526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2613:2613:2613) (2504:2504:2504))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4991:4991:4991))
        (PORT clk (2683:2683:2683) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5834:5834:5834) (6299:6299:6299))
        (PORT d[1] (4655:4655:4655) (4975:4975:4975))
        (PORT d[2] (6534:6534:6534) (7016:7016:7016))
        (PORT d[3] (4633:4633:4633) (4987:4987:4987))
        (PORT d[4] (6113:6113:6113) (6510:6510:6510))
        (PORT d[5] (5357:5357:5357) (5719:5719:5719))
        (PORT d[6] (7950:7950:7950) (8551:8551:8551))
        (PORT d[7] (4316:4316:4316) (4648:4648:4648))
        (PORT d[8] (8259:8259:8259) (8819:8819:8819))
        (PORT d[9] (6409:6409:6409) (6824:6824:6824))
        (PORT d[10] (5027:5027:5027) (5382:5382:5382))
        (PORT d[11] (7219:7219:7219) (7691:7691:7691))
        (PORT d[12] (5745:5745:5745) (6134:6134:6134))
        (PORT clk (2679:2679:2679) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5821:5821:5821) (5903:5903:5903))
        (PORT clk (2679:2679:2679) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2606:2606:2606))
        (PORT d[0] (6448:6448:6448) (6538:6538:6538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5871:5871:5871) (6319:6319:6319))
        (PORT d[1] (4657:4657:4657) (4979:4979:4979))
        (PORT d[2] (6892:6892:6892) (7371:7371:7371))
        (PORT d[3] (4635:4635:4635) (4988:4988:4988))
        (PORT d[4] (6073:6073:6073) (6450:6450:6450))
        (PORT d[5] (5359:5359:5359) (5720:5720:5720))
        (PORT d[6] (7952:7952:7952) (8552:8552:8552))
        (PORT d[7] (4318:4318:4318) (4649:4649:4649))
        (PORT d[8] (8261:8261:8261) (8820:8820:8820))
        (PORT d[9] (6411:6411:6411) (6825:6825:6825))
        (PORT d[10] (5029:5029:5029) (5383:5383:5383))
        (PORT d[11] (7221:7221:7221) (7692:7692:7692))
        (PORT d[12] (5747:5747:5747) (6135:6135:6135))
        (PORT clk (2637:2637:2637) (2526:2526:2526))
        (PORT ena (6567:6567:6567) (6811:6811:6811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2637:2637:2637) (2526:2526:2526))
        (PORT d[0] (6567:6567:6567) (6811:6811:6811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2638:2638:2638) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2638:2638:2638) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2638:2638:2638) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6421:6421:6421) (6399:6399:6399))
        (PORT datab (4209:4209:4209) (4164:4164:4164))
        (PORT datac (1266:1266:1266) (1269:1269:1269))
        (PORT datad (1451:1451:1451) (1460:1460:1460))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (5008:5008:5008))
        (PORT clk (2690:2690:2690) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6153:6153:6153) (6608:6608:6608))
        (PORT d[1] (4692:4692:4692) (5015:5015:5015))
        (PORT d[2] (7241:7241:7241) (7699:7699:7699))
        (PORT d[3] (5017:5017:5017) (5372:5372:5372))
        (PORT d[4] (6114:6114:6114) (6495:6495:6495))
        (PORT d[5] (5325:5325:5325) (5686:5686:5686))
        (PORT d[6] (4001:4001:4001) (4300:4300:4300))
        (PORT d[7] (4324:4324:4324) (4659:4659:4659))
        (PORT d[8] (8225:8225:8225) (8781:8781:8781))
        (PORT d[9] (6694:6694:6694) (7097:7097:7097))
        (PORT d[10] (5386:5386:5386) (5737:5737:5737))
        (PORT d[11] (6863:6863:6863) (7337:7337:7337))
        (PORT d[12] (5748:5748:5748) (6136:6136:6136))
        (PORT clk (2686:2686:2686) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5566:5566:5566) (5303:5303:5303))
        (PORT clk (2686:2686:2686) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2615:2615:2615))
        (PORT d[0] (6176:6176:6176) (5942:5942:5942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6156:6156:6156) (6605:6605:6605))
        (PORT d[1] (4642:4642:4642) (4962:4962:4962))
        (PORT d[2] (6893:6893:6893) (7372:7372:7372))
        (PORT d[3] (5019:5019:5019) (5373:5373:5373))
        (PORT d[4] (6077:6077:6077) (6469:6469:6469))
        (PORT d[5] (5327:5327:5327) (5687:5687:5687))
        (PORT d[6] (4003:4003:4003) (4301:4301:4301))
        (PORT d[7] (4326:4326:4326) (4660:4660:4660))
        (PORT d[8] (8227:8227:8227) (8782:8782:8782))
        (PORT d[9] (6696:6696:6696) (7098:7098:7098))
        (PORT d[10] (5388:5388:5388) (5738:5738:5738))
        (PORT d[11] (6865:6865:6865) (7338:7338:7338))
        (PORT d[12] (5750:5750:5750) (6137:6137:6137))
        (PORT clk (2644:2644:2644) (2535:2535:2535))
        (PORT ena (6604:6604:6604) (6853:6853:6853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2535:2535:2535))
        (PORT d[0] (6604:6604:6604) (6853:6853:6853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2536:2536:2536))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4998:4998:4998))
        (PORT clk (2674:2674:2674) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6481:6481:6481) (6927:6927:6927))
        (PORT d[1] (4297:4297:4297) (4631:4631:4631))
        (PORT d[2] (6517:6517:6517) (6992:6992:6992))
        (PORT d[3] (4642:4642:4642) (5001:5001:5001))
        (PORT d[4] (6072:6072:6072) (6465:6465:6465))
        (PORT d[5] (4150:4150:4150) (4480:4480:4480))
        (PORT d[6] (7980:7980:7980) (8585:8585:8585))
        (PORT d[7] (4368:4368:4368) (4703:4703:4703))
        (PORT d[8] (8258:8258:8258) (8818:8818:8818))
        (PORT d[9] (6401:6401:6401) (6812:6812:6812))
        (PORT d[10] (5001:5001:5001) (5354:5354:5354))
        (PORT d[11] (7197:7197:7197) (7662:7662:7662))
        (PORT d[12] (5712:5712:5712) (6099:6099:6099))
        (PORT clk (2670:2670:2670) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7327:7327:7327) (7214:7214:7214))
        (PORT clk (2670:2670:2670) (2594:2594:2594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2598:2598:2598))
        (PORT d[0] (7954:7954:7954) (7849:7849:7849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6194:6194:6194) (6646:6646:6646))
        (PORT d[1] (4351:4351:4351) (4685:4685:4685))
        (PORT d[2] (6528:6528:6528) (6991:6991:6991))
        (PORT d[3] (4644:4644:4644) (5002:5002:5002))
        (PORT d[4] (6074:6074:6074) (6466:6466:6466))
        (PORT d[5] (4152:4152:4152) (4481:4481:4481))
        (PORT d[6] (7982:7982:7982) (8586:8586:8586))
        (PORT d[7] (4370:4370:4370) (4704:4704:4704))
        (PORT d[8] (8260:8260:8260) (8819:8819:8819))
        (PORT d[9] (6403:6403:6403) (6813:6813:6813))
        (PORT d[10] (5003:5003:5003) (5355:5355:5355))
        (PORT d[11] (7199:7199:7199) (7663:7663:7663))
        (PORT d[12] (5714:5714:5714) (6100:6100:6100))
        (PORT clk (2628:2628:2628) (2518:2518:2518))
        (PORT ena (6596:6596:6596) (6847:6847:6847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2518:2518:2518))
        (PORT d[0] (6596:6596:6596) (6847:6847:6847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2519:2519:2519))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6415:6415:6415) (6392:6392:6392))
        (PORT datab (1338:1338:1338) (1339:1339:1339))
        (PORT datac (4163:4163:4163) (4115:4115:4115))
        (PORT datad (1228:1228:1228) (1225:1225:1225))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4381:4381:4381) (4694:4694:4694))
        (PORT clk (2697:2697:2697) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5843:5843:5843) (6303:6303:6303))
        (PORT d[1] (5004:5004:5004) (5319:5319:5319))
        (PORT d[2] (7239:7239:7239) (7717:7717:7717))
        (PORT d[3] (5009:5009:5009) (5367:5367:5367))
        (PORT d[4] (6115:6115:6115) (6497:6497:6497))
        (PORT d[5] (5347:5347:5347) (5708:5708:5708))
        (PORT d[6] (3969:3969:3969) (4268:4268:4268))
        (PORT d[7] (4364:4364:4364) (4699:4699:4699))
        (PORT d[8] (8643:8643:8643) (9200:9200:9200))
        (PORT d[9] (6727:6727:6727) (7132:7132:7132))
        (PORT d[10] (5389:5389:5389) (5742:5742:5742))
        (PORT d[11] (6862:6862:6862) (7336:7336:7336))
        (PORT d[12] (5764:5764:5764) (6155:6155:6155))
        (PORT clk (2693:2693:2693) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6319:6319:6319) (6388:6388:6388))
        (PORT clk (2693:2693:2693) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2623:2623:2623))
        (PORT d[0] (6948:6948:6948) (7031:7031:7031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5817:5817:5817) (6277:6277:6277))
        (PORT d[1] (4679:4679:4679) (5003:5003:5003))
        (PORT d[2] (7241:7241:7241) (7718:7718:7718))
        (PORT d[3] (5011:5011:5011) (5368:5368:5368))
        (PORT d[4] (6079:6079:6079) (6471:6471:6471))
        (PORT d[5] (5349:5349:5349) (5709:5709:5709))
        (PORT d[6] (3971:3971:3971) (4269:4269:4269))
        (PORT d[7] (4366:4366:4366) (4700:4700:4700))
        (PORT d[8] (8645:8645:8645) (9201:9201:9201))
        (PORT d[9] (6729:6729:6729) (7133:7133:7133))
        (PORT d[10] (5391:5391:5391) (5743:5743:5743))
        (PORT d[11] (6864:6864:6864) (7337:7337:7337))
        (PORT d[12] (5766:5766:5766) (6156:6156:6156))
        (PORT clk (2651:2651:2651) (2543:2543:2543))
        (PORT ena (6576:6576:6576) (6817:6817:6817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2543:2543:2543))
        (PORT d[0] (6576:6576:6576) (6817:6817:6817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2544:2544:2544))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4783:4783:4783) (5101:5101:5101))
        (PORT clk (2696:2696:2696) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4983:4983:4983) (5346:5346:5346))
        (PORT d[1] (5130:5130:5130) (5502:5502:5502))
        (PORT d[2] (7051:7051:7051) (7470:7470:7470))
        (PORT d[3] (6969:6969:6969) (7433:7433:7433))
        (PORT d[4] (6321:6321:6321) (6811:6811:6811))
        (PORT d[5] (4325:4325:4325) (4658:4658:4658))
        (PORT d[6] (6261:6261:6261) (6706:6706:6706))
        (PORT d[7] (5008:5008:5008) (5369:5369:5369))
        (PORT d[8] (5094:5094:5094) (5504:5504:5504))
        (PORT d[9] (6349:6349:6349) (6768:6768:6768))
        (PORT d[10] (5374:5374:5374) (5740:5740:5740))
        (PORT d[11] (5878:5878:5878) (6314:6314:6314))
        (PORT d[12] (4638:4638:4638) (4999:4999:4999))
        (PORT clk (2692:2692:2692) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3449:3449:3449))
        (PORT clk (2692:2692:2692) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2622:2622:2622))
        (PORT d[0] (4130:4130:4130) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5845:5845:5845) (6250:6250:6250))
        (PORT d[1] (5461:5461:5461) (5838:5838:5838))
        (PORT d[2] (7384:7384:7384) (7799:7799:7799))
        (PORT d[3] (6971:6971:6971) (7434:7434:7434))
        (PORT d[4] (6323:6323:6323) (6812:6812:6812))
        (PORT d[5] (4327:4327:4327) (4659:4659:4659))
        (PORT d[6] (6263:6263:6263) (6707:6707:6707))
        (PORT d[7] (5010:5010:5010) (5370:5370:5370))
        (PORT d[8] (5096:5096:5096) (5505:5505:5505))
        (PORT d[9] (6351:6351:6351) (6769:6769:6769))
        (PORT d[10] (5376:5376:5376) (5741:5741:5741))
        (PORT d[11] (5880:5880:5880) (6315:6315:6315))
        (PORT d[12] (4640:4640:4640) (5000:5000:5000))
        (PORT clk (2650:2650:2650) (2542:2542:2542))
        (PORT ena (6490:6490:6490) (6693:6693:6693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2650:2650:2650) (2542:2542:2542))
        (PORT d[0] (6490:6490:6490) (6693:6693:6693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2543:2543:2543))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6418:6418:6418) (6396:6396:6396))
        (PORT datab (1452:1452:1452) (1472:1472:1472))
        (PORT datac (4170:4170:4170) (4120:4120:4120))
        (PORT datad (1201:1201:1201) (1156:1156:1156))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5403:5403:5403) (5721:5721:5721))
        (PORT clk (2680:2680:2680) (2605:2605:2605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4974:4974:4974))
        (PORT d[1] (4800:4800:4800) (5137:5137:5137))
        (PORT d[2] (6692:6692:6692) (7112:7112:7112))
        (PORT d[3] (7018:7018:7018) (7474:7474:7474))
        (PORT d[4] (7273:7273:7273) (7710:7710:7710))
        (PORT d[5] (4416:4416:4416) (4723:4723:4723))
        (PORT d[6] (5909:5909:5909) (6350:6350:6350))
        (PORT d[7] (4626:4626:4626) (4978:4978:4978))
        (PORT d[8] (6864:6864:6864) (7285:7285:7285))
        (PORT d[9] (6370:6370:6370) (6792:6792:6792))
        (PORT d[10] (6168:6168:6168) (6555:6555:6555))
        (PORT d[11] (5868:5868:5868) (6303:6303:6303))
        (PORT d[12] (4692:4692:4692) (5064:5064:5064))
        (PORT clk (2676:2676:2676) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3413:3413:3413))
        (PORT clk (2676:2676:2676) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2605:2605:2605))
        (PORT d[0] (4092:4092:4092) (4048:4048:4048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2606:2606:2606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2681:2681:2681) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (5374:5374:5374))
        (PORT d[1] (4776:4776:4776) (5109:5109:5109))
        (PORT d[2] (7070:7070:7070) (7484:7484:7484))
        (PORT d[3] (7020:7020:7020) (7475:7475:7475))
        (PORT d[4] (7249:7249:7249) (7682:7682:7682))
        (PORT d[5] (4418:4418:4418) (4724:4724:4724))
        (PORT d[6] (5911:5911:5911) (6351:6351:6351))
        (PORT d[7] (4628:4628:4628) (4979:4979:4979))
        (PORT d[8] (6866:6866:6866) (7286:7286:7286))
        (PORT d[9] (6372:6372:6372) (6793:6793:6793))
        (PORT d[10] (6170:6170:6170) (6556:6556:6556))
        (PORT d[11] (5870:5870:5870) (6304:6304:6304))
        (PORT d[12] (4694:4694:4694) (5065:5065:5065))
        (PORT clk (2634:2634:2634) (2525:2525:2525))
        (PORT ena (6195:6195:6195) (6392:6392:6392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2634:2634:2634) (2525:2525:2525))
        (PORT d[0] (6195:6195:6195) (6392:6392:6392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2526:2526:2526))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4578:4578:4578))
        (PORT clk (2710:2710:2710) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6943:6943:6943) (7399:7399:7399))
        (PORT d[1] (4731:4731:4731) (5091:5091:5091))
        (PORT d[2] (6183:6183:6183) (6628:6628:6628))
        (PORT d[3] (4269:4269:4269) (4591:4591:4591))
        (PORT d[4] (7653:7653:7653) (8286:8286:8286))
        (PORT d[5] (4649:4649:4649) (5007:5007:5007))
        (PORT d[6] (7145:7145:7145) (7745:7745:7745))
        (PORT d[7] (3939:3939:3939) (4234:4234:4234))
        (PORT d[8] (7137:7137:7137) (7707:7707:7707))
        (PORT d[9] (6000:6000:6000) (6404:6404:6404))
        (PORT d[10] (4349:4349:4349) (4643:4643:4643))
        (PORT d[11] (4194:4194:4194) (4510:4510:4510))
        (PORT d[12] (4223:4223:4223) (4540:4540:4540))
        (PORT clk (2706:2706:2706) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (4464:4464:4464))
        (PORT clk (2706:2706:2706) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2636:2636:2636))
        (PORT d[0] (5199:5199:5199) (5046:5046:5046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2711:2711:2711) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6919:6919:6919) (7371:7371:7371))
        (PORT d[1] (5053:5053:5053) (5395:5395:5395))
        (PORT d[2] (6175:6175:6175) (6637:6637:6637))
        (PORT d[3] (4271:4271:4271) (4592:4592:4592))
        (PORT d[4] (7644:7644:7644) (8291:8291:8291))
        (PORT d[5] (4651:4651:4651) (5008:5008:5008))
        (PORT d[6] (7147:7147:7147) (7746:7746:7746))
        (PORT d[7] (3941:3941:3941) (4235:4235:4235))
        (PORT d[8] (7139:7139:7139) (7708:7708:7708))
        (PORT d[9] (6002:6002:6002) (6405:6405:6405))
        (PORT d[10] (4351:4351:4351) (4644:4644:4644))
        (PORT d[11] (4196:4196:4196) (4511:4511:4511))
        (PORT d[12] (4225:4225:4225) (4541:4541:4541))
        (PORT clk (2664:2664:2664) (2556:2556:2556))
        (PORT ena (5884:5884:5884) (6114:6114:6114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2556:2556:2556))
        (PORT d[0] (5884:5884:5884) (6114:6114:6114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6421:6421:6421) (6400:6400:6400))
        (PORT datab (1404:1404:1404) (1372:1372:1372))
        (PORT datac (4173:4173:4173) (4124:4124:4124))
        (PORT datad (1883:1883:1883) (1859:1859:1859))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT datab (4055:4055:4055) (4041:4041:4041))
        (PORT datac (206:206:206) (231:231:231))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (639:639:639))
        (PORT datab (4056:4056:4056) (4041:4041:4041))
        (PORT datac (207:207:207) (231:231:231))
        (PORT datad (201:201:201) (223:223:223))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4565:4565:4565))
        (PORT clk (2685:2685:2685) (2600:2600:2600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7869:7869:7869) (8496:8496:8496))
        (PORT d[1] (6252:6252:6252) (6719:6719:6719))
        (PORT d[2] (6232:6232:6232) (6690:6690:6690))
        (PORT d[3] (7200:7200:7200) (7816:7816:7816))
        (PORT d[4] (5047:5047:5047) (5412:5412:5412))
        (PORT d[5] (6343:6343:6343) (6870:6870:6870))
        (PORT d[6] (6810:6810:6810) (7372:7372:7372))
        (PORT d[7] (5860:5860:5860) (6290:6290:6290))
        (PORT d[8] (4928:4928:4928) (5287:5287:5287))
        (PORT d[9] (4275:4275:4275) (4601:4601:4601))
        (PORT d[10] (7639:7639:7639) (8172:8172:8172))
        (PORT d[11] (7213:7213:7213) (7815:7815:7815))
        (PORT d[12] (5850:5850:5850) (6294:6294:6294))
        (PORT clk (2681:2681:2681) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4758:4758:4758))
        (PORT clk (2681:2681:2681) (2596:2596:2596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2600:2600:2600))
        (PORT d[0] (5430:5430:5430) (5393:5393:5393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2601:2601:2601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7574:7574:7574) (8212:8212:8212))
        (PORT d[1] (6296:6296:6296) (6778:6778:6778))
        (PORT d[2] (5947:5947:5947) (6433:6433:6433))
        (PORT d[3] (7202:7202:7202) (7817:7817:7817))
        (PORT d[4] (5022:5022:5022) (5386:5386:5386))
        (PORT d[5] (6345:6345:6345) (6871:6871:6871))
        (PORT d[6] (6812:6812:6812) (7373:7373:7373))
        (PORT d[7] (5862:5862:5862) (6291:6291:6291))
        (PORT d[8] (4930:4930:4930) (5288:5288:5288))
        (PORT d[9] (4277:4277:4277) (4602:4602:4602))
        (PORT d[10] (7641:7641:7641) (8173:8173:8173))
        (PORT d[11] (7215:7215:7215) (7816:7816:7816))
        (PORT d[12] (5852:5852:5852) (6295:6295:6295))
        (PORT clk (2639:2639:2639) (2520:2520:2520))
        (PORT ena (4166:4166:4166) (4224:4224:4224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2520:2520:2520))
        (PORT d[0] (4166:4166:4166) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2521:2521:2521))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (5218:5218:5218))
        (PORT clk (2730:2730:2730) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8624:8624:8624) (9237:9237:9237))
        (PORT d[1] (7104:7104:7104) (7570:7570:7570))
        (PORT d[2] (6261:6261:6261) (6735:6735:6735))
        (PORT d[3] (8259:8259:8259) (8861:8861:8861))
        (PORT d[4] (5790:5790:5790) (6156:6156:6156))
        (PORT d[5] (5980:5980:5980) (6477:6477:6477))
        (PORT d[6] (6814:6814:6814) (7379:7379:7379))
        (PORT d[7] (5446:5446:5446) (5876:5876:5876))
        (PORT d[8] (5977:5977:5977) (6314:6314:6314))
        (PORT d[9] (4284:4284:4284) (4612:4612:4612))
        (PORT d[10] (7999:7999:7999) (8525:8525:8525))
        (PORT d[11] (7871:7871:7871) (8467:8467:8467))
        (PORT d[12] (5529:5529:5529) (5988:5988:5988))
        (PORT clk (2726:2726:2726) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4972:4972:4972) (4863:4863:4863))
        (PORT clk (2726:2726:2726) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2651:2651:2651))
        (PORT d[0] (5599:5599:5599) (5498:5498:5498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8599:8599:8599) (9213:9213:9213))
        (PORT d[1] (7095:7095:7095) (7572:7572:7572))
        (PORT d[2] (6289:6289:6289) (6764:6764:6764))
        (PORT d[3] (8261:8261:8261) (8862:8862:8862))
        (PORT d[4] (5776:5776:5776) (6125:6125:6125))
        (PORT d[5] (5982:5982:5982) (6478:6478:6478))
        (PORT d[6] (6816:6816:6816) (7380:7380:7380))
        (PORT d[7] (5448:5448:5448) (5877:5877:5877))
        (PORT d[8] (5979:5979:5979) (6315:6315:6315))
        (PORT d[9] (4286:4286:4286) (4613:4613:4613))
        (PORT d[10] (8001:8001:8001) (8526:8526:8526))
        (PORT d[11] (7873:7873:7873) (8468:8468:8468))
        (PORT d[12] (5531:5531:5531) (5989:5989:5989))
        (PORT clk (2684:2684:2684) (2571:2571:2571))
        (PORT ena (4498:4498:4498) (4555:4555:4555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2571:2571:2571))
        (PORT d[0] (4498:4498:4498) (4555:4555:4555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1606:1606:1606))
        (PORT datab (5693:5693:5693) (5812:5812:5812))
        (PORT datac (5030:5030:5030) (5061:5061:5061))
        (PORT datad (723:723:723) (729:729:729))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4586:4586:4586))
        (PORT clk (2670:2670:2670) (2586:2586:2586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7546:7546:7546) (8194:8194:8194))
        (PORT d[1] (5923:5923:5923) (6406:6406:6406))
        (PORT d[2] (5959:5959:5959) (6440:6440:6440))
        (PORT d[3] (7229:7229:7229) (7843:7843:7843))
        (PORT d[4] (4627:4627:4627) (4976:4976:4976))
        (PORT d[5] (6417:6417:6417) (6953:6953:6953))
        (PORT d[6] (7103:7103:7103) (7657:7657:7657))
        (PORT d[7] (5840:5840:5840) (6269:6269:6269))
        (PORT d[8] (4919:4919:4919) (5274:5274:5274))
        (PORT d[9] (4598:4598:4598) (4913:4913:4913))
        (PORT d[10] (7283:7283:7283) (7813:7813:7813))
        (PORT d[11] (7191:7191:7191) (7787:7787:7787))
        (PORT d[12] (5860:5860:5860) (6305:6305:6305))
        (PORT clk (2666:2666:2666) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5376:5376:5376) (5400:5400:5400))
        (PORT clk (2666:2666:2666) (2582:2582:2582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2586:2586:2586))
        (PORT d[0] (6003:6003:6003) (6035:6035:6035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2587:2587:2587))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7548:7548:7548) (8195:8195:8195))
        (PORT d[1] (5899:5899:5899) (6379:6379:6379))
        (PORT d[2] (5935:5935:5935) (6416:6416:6416))
        (PORT d[3] (7231:7231:7231) (7844:7844:7844))
        (PORT d[4] (4673:4673:4673) (5036:5036:5036))
        (PORT d[5] (6419:6419:6419) (6954:6954:6954))
        (PORT d[6] (7105:7105:7105) (7658:7658:7658))
        (PORT d[7] (5842:5842:5842) (6270:6270:6270))
        (PORT d[8] (4921:4921:4921) (5275:5275:5275))
        (PORT d[9] (4600:4600:4600) (4914:4914:4914))
        (PORT d[10] (7285:7285:7285) (7814:7814:7814))
        (PORT d[11] (7193:7193:7193) (7788:7788:7788))
        (PORT d[12] (5862:5862:5862) (6306:6306:6306))
        (PORT clk (2624:2624:2624) (2506:2506:2506))
        (PORT ena (4118:4118:4118) (4182:4182:4182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2624:2624:2624) (2506:2506:2506))
        (PORT d[0] (4118:4118:4118) (4182:4182:4182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2625:2625:2625) (2507:2507:2507))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5390:5390:5390) (5768:5768:5768))
        (PORT clk (2746:2746:2746) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5437:5437:5437) (5867:5867:5867))
        (PORT d[1] (5924:5924:5924) (6346:6346:6346))
        (PORT d[2] (5235:5235:5235) (5612:5612:5612))
        (PORT d[3] (8956:8956:8956) (9549:9549:9549))
        (PORT d[4] (6528:6528:6528) (6960:6960:6960))
        (PORT d[5] (6428:6428:6428) (6931:6931:6931))
        (PORT d[6] (7802:7802:7802) (8351:8351:8351))
        (PORT d[7] (6546:6546:6546) (6970:6970:6970))
        (PORT d[8] (6399:6399:6399) (6780:6780:6780))
        (PORT d[9] (6680:6680:6680) (7170:7170:7170))
        (PORT d[10] (9104:9104:9104) (9624:9624:9624))
        (PORT d[11] (8602:8602:8602) (9199:9199:9199))
        (PORT d[12] (5142:5142:5142) (5557:5557:5557))
        (PORT clk (2742:2742:2742) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8085:8085:8085) (8093:8093:8093))
        (PORT clk (2742:2742:2742) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2669:2669:2669))
        (PORT d[0] (8699:8699:8699) (8743:8743:8743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5872:5872:5872))
        (PORT d[1] (5883:5883:5883) (6291:6291:6291))
        (PORT d[2] (4962:4962:4962) (5344:5344:5344))
        (PORT d[3] (8958:8958:8958) (9550:9550:9550))
        (PORT d[4] (6848:6848:6848) (7271:7271:7271))
        (PORT d[5] (6430:6430:6430) (6932:6932:6932))
        (PORT d[6] (7804:7804:7804) (8352:8352:8352))
        (PORT d[7] (6548:6548:6548) (6971:6971:6971))
        (PORT d[8] (6401:6401:6401) (6781:6781:6781))
        (PORT d[9] (6682:6682:6682) (7171:7171:7171))
        (PORT d[10] (9106:9106:9106) (9625:9625:9625))
        (PORT d[11] (8604:8604:8604) (9200:9200:9200))
        (PORT d[12] (5144:5144:5144) (5558:5558:5558))
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (PORT ena (5162:5162:5162) (5211:5211:5211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (PORT d[0] (5162:5162:5162) (5211:5211:5211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5072:5072:5072) (5112:5112:5112))
        (PORT datab (5683:5683:5683) (5800:5800:5800))
        (PORT datac (1403:1403:1403) (1430:1430:1430))
        (PORT datad (1051:1051:1051) (1045:1045:1045))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (266:266:266))
        (PORT datac (4844:4844:4844) (4769:4769:4769))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5391:5391:5391))
        (PORT clk (2760:2760:2760) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5819:5819:5819) (6263:6263:6263))
        (PORT d[1] (5518:5518:5518) (5938:5938:5938))
        (PORT d[2] (5787:5787:5787) (6172:6172:6172))
        (PORT d[3] (9295:9295:9295) (9886:9886:9886))
        (PORT d[4] (6222:6222:6222) (6653:6653:6653))
        (PORT d[5] (6819:6819:6819) (7325:7325:7325))
        (PORT d[6] (7861:7861:7861) (8419:8419:8419))
        (PORT d[7] (6475:6475:6475) (6891:6891:6891))
        (PORT d[8] (6400:6400:6400) (6791:6791:6791))
        (PORT d[9] (6339:6339:6339) (6832:6832:6832))
        (PORT d[10] (9483:9483:9483) (10003:10003:10003))
        (PORT d[11] (8920:8920:8920) (9505:9505:9505))
        (PORT d[12] (5117:5117:5117) (5529:5529:5529))
        (PORT clk (2756:2756:2756) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3597:3597:3597))
        (PORT clk (2756:2756:2756) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2686:2686:2686))
        (PORT d[0] (4338:4338:4338) (4175:4175:4175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2761:2761:2761) (2687:2687:2687))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5847:5847:5847) (6291:6291:6291))
        (PORT d[1] (5562:5562:5562) (6003:6003:6003))
        (PORT d[2] (5739:5739:5739) (6112:6112:6112))
        (PORT d[3] (9297:9297:9297) (9887:9887:9887))
        (PORT d[4] (6175:6175:6175) (6610:6610:6610))
        (PORT d[5] (6821:6821:6821) (7326:7326:7326))
        (PORT d[6] (7863:7863:7863) (8420:8420:8420))
        (PORT d[7] (6477:6477:6477) (6892:6892:6892))
        (PORT d[8] (6402:6402:6402) (6792:6792:6792))
        (PORT d[9] (6341:6341:6341) (6833:6833:6833))
        (PORT d[10] (9485:9485:9485) (10004:10004:10004))
        (PORT d[11] (8922:8922:8922) (9506:9506:9506))
        (PORT d[12] (5119:5119:5119) (5530:5530:5530))
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (PORT ena (3969:3969:3969) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2606:2606:2606))
        (PORT d[0] (3969:3969:3969) (3943:3943:3943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5744:5744:5744))
        (PORT clk (2746:2746:2746) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5834:5834:5834) (6278:6278:6278))
        (PORT d[1] (5923:5923:5923) (6346:6346:6346))
        (PORT d[2] (6133:6133:6133) (6514:6514:6514))
        (PORT d[3] (8928:8928:8928) (9518:9518:9518))
        (PORT d[4] (6591:6591:6591) (7020:7020:7020))
        (PORT d[5] (6458:6458:6458) (6962:6962:6962))
        (PORT d[6] (7488:7488:7488) (8044:8044:8044))
        (PORT d[7] (6123:6123:6123) (6544:6544:6544))
        (PORT d[8] (6729:6729:6729) (7108:7108:7108))
        (PORT d[9] (6700:6700:6700) (7191:7191:7191))
        (PORT d[10] (9135:9135:9135) (9658:9658:9658))
        (PORT d[11] (8561:8561:8561) (9148:9148:9148))
        (PORT d[12] (5520:5520:5520) (5974:5974:5974))
        (PORT clk (2742:2742:2742) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4138:4138:4138) (3989:3989:3989))
        (PORT clk (2742:2742:2742) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2669:2669:2669))
        (PORT d[0] (4824:4824:4824) (4679:4679:4679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5810:5810:5810) (6250:6250:6250))
        (PORT d[1] (5909:5909:5909) (6318:6318:6318))
        (PORT d[2] (6161:6161:6161) (6544:6544:6544))
        (PORT d[3] (8930:8930:8930) (9519:9519:9519))
        (PORT d[4] (6521:6521:6521) (6936:6936:6936))
        (PORT d[5] (6460:6460:6460) (6963:6963:6963))
        (PORT d[6] (7490:7490:7490) (8045:8045:8045))
        (PORT d[7] (6125:6125:6125) (6545:6545:6545))
        (PORT d[8] (6731:6731:6731) (7109:7109:7109))
        (PORT d[9] (6702:6702:6702) (7192:7192:7192))
        (PORT d[10] (9137:9137:9137) (9659:9659:9659))
        (PORT d[11] (8563:8563:8563) (9149:9149:9149))
        (PORT d[12] (5522:5522:5522) (5975:5975:5975))
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (PORT ena (5153:5153:5153) (5202:5202:5202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (PORT d[0] (5153:5153:5153) (5202:5202:5202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5070:5070:5070) (5110:5110:5110))
        (PORT datab (5692:5692:5692) (5811:5811:5811))
        (PORT datac (1078:1078:1078) (1064:1064:1064))
        (PORT datad (945:945:945) (931:931:931))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4963:4963:4963) (5342:5342:5342))
        (PORT clk (2745:2745:2745) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (6248:6248:6248))
        (PORT d[1] (5885:5885:5885) (6312:6312:6312))
        (PORT d[2] (5655:5655:5655) (6031:6031:6031))
        (PORT d[3] (8918:8918:8918) (9508:9508:9508))
        (PORT d[4] (6578:6578:6578) (7012:7012:7012))
        (PORT d[5] (6389:6389:6389) (6889:6889:6889))
        (PORT d[6] (7503:7503:7503) (8058:8058:8058))
        (PORT d[7] (6143:6143:6143) (6565:6565:6565))
        (PORT d[8] (4757:4757:4757) (5130:5130:5130))
        (PORT d[9] (6660:6660:6660) (7145:7145:7145))
        (PORT d[10] (9094:9094:9094) (9613:9613:9613))
        (PORT d[11] (8224:8224:8224) (8816:8816:8816))
        (PORT d[12] (5519:5519:5519) (5974:5974:5974))
        (PORT clk (2741:2741:2741) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (3924:3924:3924))
        (PORT clk (2741:2741:2741) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2668:2668:2668))
        (PORT d[0] (4687:4687:4687) (4559:4559:4559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5809:5809:5809) (6249:6249:6249))
        (PORT d[1] (5887:5887:5887) (6313:6313:6313))
        (PORT d[2] (5604:5604:5604) (5975:5975:5975))
        (PORT d[3] (8920:8920:8920) (9509:9509:9509))
        (PORT d[4] (6568:6568:6568) (6993:6993:6993))
        (PORT d[5] (6391:6391:6391) (6890:6890:6890))
        (PORT d[6] (7505:7505:7505) (8059:8059:8059))
        (PORT d[7] (6145:6145:6145) (6566:6566:6566))
        (PORT d[8] (4759:4759:4759) (5131:5131:5131))
        (PORT d[9] (6662:6662:6662) (7146:7146:7146))
        (PORT d[10] (9096:9096:9096) (9614:9614:9614))
        (PORT d[11] (8226:8226:8226) (8817:8817:8817))
        (PORT d[12] (5521:5521:5521) (5975:5975:5975))
        (PORT clk (2699:2699:2699) (2588:2588:2588))
        (PORT ena (5200:5200:5200) (5244:5244:5244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2588:2588:2588))
        (PORT d[0] (5200:5200:5200) (5244:5244:5244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5327:5327:5327) (5707:5707:5707))
        (PORT clk (2746:2746:2746) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (6597:6597:6597))
        (PORT d[1] (5122:5122:5122) (5538:5538:5538))
        (PORT d[2] (5805:5805:5805) (6191:6191:6191))
        (PORT d[3] (8930:8930:8930) (9522:9522:9522))
        (PORT d[4] (6519:6519:6519) (6949:6949:6949))
        (PORT d[5] (6405:6405:6405) (6908:6908:6908))
        (PORT d[6] (7813:7813:7813) (8369:8369:8369))
        (PORT d[7] (6524:6524:6524) (6947:6947:6947))
        (PORT d[8] (6414:6414:6414) (6802:6802:6802))
        (PORT d[9] (6688:6688:6688) (7182:7182:7182))
        (PORT d[10] (9079:9079:9079) (9599:9599:9599))
        (PORT d[11] (8585:8585:8585) (9178:9178:9178))
        (PORT d[12] (5133:5133:5133) (5550:5550:5550))
        (PORT clk (2742:2742:2742) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6777:6777:6777) (6851:6851:6851))
        (PORT clk (2742:2742:2742) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2669:2669:2669))
        (PORT d[0] (7461:7461:7461) (7535:7535:7535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2670:2670:2670))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (6259:6259:6259))
        (PORT d[1] (5115:5115:5115) (5542:5542:5542))
        (PORT d[2] (5833:5833:5833) (6221:6221:6221))
        (PORT d[3] (8932:8932:8932) (9523:9523:9523))
        (PORT d[4] (6219:6219:6219) (6648:6648:6648))
        (PORT d[5] (6407:6407:6407) (6909:6909:6909))
        (PORT d[6] (7815:7815:7815) (8370:8370:8370))
        (PORT d[7] (6526:6526:6526) (6948:6948:6948))
        (PORT d[8] (6416:6416:6416) (6803:6803:6803))
        (PORT d[9] (6690:6690:6690) (7183:7183:7183))
        (PORT d[10] (9081:9081:9081) (9600:9600:9600))
        (PORT d[11] (8587:8587:8587) (9179:9179:9179))
        (PORT d[12] (5135:5135:5135) (5551:5551:5551))
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (PORT ena (5220:5220:5220) (5265:5265:5265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2589:2589:2589))
        (PORT d[0] (5220:5220:5220) (5265:5265:5265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2590:2590:2590))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (982:982:982))
        (PORT datab (5691:5691:5691) (5810:5810:5810))
        (PORT datac (5030:5030:5030) (5061:5061:5061))
        (PORT datad (1023:1023:1023) (1019:1019:1019))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (4843:4843:4843) (4768:4768:4768))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5548:5548:5548))
        (PORT clk (2737:2737:2737) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8904:8904:8904) (9509:9509:9509))
        (PORT d[1] (7415:7415:7415) (7889:7889:7889))
        (PORT d[2] (6011:6011:6011) (6366:6366:6366))
        (PORT d[3] (8245:8245:8245) (8846:8846:8846))
        (PORT d[4] (5803:5803:5803) (6161:6161:6161))
        (PORT d[5] (5959:5959:5959) (6454:6454:6454))
        (PORT d[6] (7140:7140:7140) (7697:7697:7697))
        (PORT d[7] (6170:6170:6170) (6593:6593:6593))
        (PORT d[8] (5642:5642:5642) (5989:5989:5989))
        (PORT d[9] (4633:4633:4633) (4957:4957:4957))
        (PORT d[10] (8397:8397:8397) (8921:8921:8921))
        (PORT d[11] (7895:7895:7895) (8493:8493:8493))
        (PORT d[12] (5508:5508:5508) (5959:5959:5959))
        (PORT clk (2733:2733:2733) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4483:4483:4483) (4327:4327:4327))
        (PORT clk (2733:2733:2733) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2659:2659:2659))
        (PORT d[0] (5502:5502:5502) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8611:8611:8611) (9227:9227:9227))
        (PORT d[1] (5177:5177:5177) (5587:5587:5587))
        (PORT d[2] (6332:6332:6332) (6675:6675:6675))
        (PORT d[3] (8247:8247:8247) (8847:8847:8847))
        (PORT d[4] (6882:6882:6882) (7301:7301:7301))
        (PORT d[5] (5961:5961:5961) (6455:6455:6455))
        (PORT d[6] (7142:7142:7142) (7698:7698:7698))
        (PORT d[7] (6172:6172:6172) (6594:6594:6594))
        (PORT d[8] (5644:5644:5644) (5990:5990:5990))
        (PORT d[9] (4635:4635:4635) (4958:4958:4958))
        (PORT d[10] (8399:8399:8399) (8922:8922:8922))
        (PORT d[11] (7897:7897:7897) (8494:8494:8494))
        (PORT d[12] (5510:5510:5510) (5960:5960:5960))
        (PORT clk (2691:2691:2691) (2579:2579:2579))
        (PORT ena (4461:4461:4461) (4524:4524:4524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2579:2579:2579))
        (PORT d[0] (4461:4461:4461) (4524:4524:4524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5243:5243:5243) (5607:5607:5607))
        (PORT clk (2767:2767:2767) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6718:6718:6718) (7275:7275:7275))
        (PORT d[1] (5975:5975:5975) (6446:6446:6446))
        (PORT d[2] (5121:5121:5121) (5527:5527:5527))
        (PORT d[3] (8910:8910:8910) (9514:9514:9514))
        (PORT d[4] (6269:6269:6269) (6736:6736:6736))
        (PORT d[5] (6344:6344:6344) (6853:6853:6853))
        (PORT d[6] (7363:7363:7363) (7867:7867:7867))
        (PORT d[7] (7229:7229:7229) (7766:7766:7766))
        (PORT d[8] (7196:7196:7196) (7620:7620:7620))
        (PORT d[9] (7602:7602:7602) (8060:8060:8060))
        (PORT d[10] (8359:8359:8359) (8874:8874:8874))
        (PORT d[11] (9539:9539:9539) (10156:10156:10156))
        (PORT d[12] (7008:7008:7008) (7507:7507:7507))
        (PORT clk (2763:2763:2763) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6983:6983:6983) (6846:6846:6846))
        (PORT clk (2763:2763:2763) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2688:2688:2688))
        (PORT d[0] (7610:7610:7610) (7481:7481:7481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2768:2768:2768) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6703:6703:6703) (7244:7244:7244))
        (PORT d[1] (5977:5977:5977) (6447:6447:6447))
        (PORT d[2] (5123:5123:5123) (5528:5528:5528))
        (PORT d[3] (8912:8912:8912) (9515:9515:9515))
        (PORT d[4] (6297:6297:6297) (6766:6766:6766))
        (PORT d[5] (6346:6346:6346) (6854:6854:6854))
        (PORT d[6] (7365:7365:7365) (7868:7868:7868))
        (PORT d[7] (7231:7231:7231) (7767:7767:7767))
        (PORT d[8] (7198:7198:7198) (7621:7621:7621))
        (PORT d[9] (7604:7604:7604) (8061:8061:8061))
        (PORT d[10] (8361:8361:8361) (8875:8875:8875))
        (PORT d[11] (9541:9541:9541) (10157:10157:10157))
        (PORT d[12] (7010:7010:7010) (7508:7508:7508))
        (PORT clk (2721:2721:2721) (2608:2608:2608))
        (PORT ena (4390:4390:4390) (4423:4423:4423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2608:2608:2608))
        (PORT d[0] (4390:4390:4390) (4423:4423:4423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5514:5514:5514) (5583:5583:5583))
        (PORT datab (1752:1752:1752) (1731:1731:1731))
        (PORT datac (1037:1037:1037) (1045:1045:1045))
        (PORT datad (6531:6531:6531) (6701:6701:6701))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (5032:5032:5032))
        (PORT clk (2685:2685:2685) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7758:7758:7758) (8338:8338:8338))
        (PORT d[1] (6674:6674:6674) (7199:7199:7199))
        (PORT d[2] (5793:5793:5793) (6221:6221:6221))
        (PORT d[3] (7527:7527:7527) (8155:8155:8155))
        (PORT d[4] (5363:5363:5363) (5740:5740:5740))
        (PORT d[5] (6631:6631:6631) (7155:7155:7155))
        (PORT d[6] (7350:7350:7350) (7897:7897:7897))
        (PORT d[7] (6898:6898:6898) (7441:7441:7441))
        (PORT d[8] (5003:5003:5003) (5392:5392:5392))
        (PORT d[9] (5371:5371:5371) (5773:5773:5773))
        (PORT d[10] (7305:7305:7305) (7833:7833:7833))
        (PORT d[11] (8176:8176:8176) (8799:8799:8799))
        (PORT d[12] (6537:6537:6537) (7022:7022:7022))
        (PORT clk (2681:2681:2681) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4668:4668:4668))
        (PORT clk (2681:2681:2681) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2603:2603:2603))
        (PORT d[0] (5256:5256:5256) (5254:5254:5254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7787:7787:7787) (8366:8366:8366))
        (PORT d[1] (6374:6374:6374) (6908:6908:6908))
        (PORT d[2] (5805:5805:5805) (6217:6217:6217))
        (PORT d[3] (7529:7529:7529) (8156:8156:8156))
        (PORT d[4] (5375:5375:5375) (5738:5738:5738))
        (PORT d[5] (6633:6633:6633) (7156:7156:7156))
        (PORT d[6] (7352:7352:7352) (7898:7898:7898))
        (PORT d[7] (6900:6900:6900) (7442:7442:7442))
        (PORT d[8] (5005:5005:5005) (5393:5393:5393))
        (PORT d[9] (5373:5373:5373) (5774:5774:5774))
        (PORT d[10] (7307:7307:7307) (7834:7834:7834))
        (PORT d[11] (8178:8178:8178) (8800:8800:8800))
        (PORT d[12] (6539:6539:6539) (7023:7023:7023))
        (PORT clk (2639:2639:2639) (2523:2523:2523))
        (PORT ena (4424:4424:4424) (4495:4495:4495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2639:2639:2639) (2523:2523:2523))
        (PORT d[0] (4424:4424:4424) (4495:4495:4495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2640:2640:2640) (2524:2524:2524))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (5141:5141:5141))
        (PORT clk (2718:2718:2718) (2636:2636:2636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7487:7487:7487) (8089:8089:8089))
        (PORT d[1] (6742:6742:6742) (7276:7276:7276))
        (PORT d[2] (5464:5464:5464) (5897:5897:5897))
        (PORT d[3] (7530:7530:7530) (8152:8152:8152))
        (PORT d[4] (5718:5718:5718) (6093:6093:6093))
        (PORT d[5] (6660:6660:6660) (7178:7178:7178))
        (PORT d[6] (7422:7422:7422) (7962:7962:7962))
        (PORT d[7] (6501:6501:6501) (7051:7051:7051))
        (PORT d[8] (4689:4689:4689) (5047:5047:5047))
        (PORT d[9] (5758:5758:5758) (6158:6158:6158))
        (PORT d[10] (7731:7731:7731) (8257:8257:8257))
        (PORT d[11] (8513:8513:8513) (9137:9137:9137))
        (PORT d[12] (6285:6285:6285) (6789:6789:6789))
        (PORT clk (2714:2714:2714) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7981:7981:7981) (7980:7980:7980))
        (PORT clk (2714:2714:2714) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2636:2636:2636))
        (PORT d[0] (8359:8359:8359) (8371:8371:8371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2719:2719:2719) (2637:2637:2637))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7463:7463:7463) (8061:8061:8061))
        (PORT d[1] (7078:7078:7078) (7602:7602:7602))
        (PORT d[2] (5818:5818:5818) (6248:6248:6248))
        (PORT d[3] (7532:7532:7532) (8153:8153:8153))
        (PORT d[4] (5452:5452:5452) (5835:5835:5835))
        (PORT d[5] (6662:6662:6662) (7179:7179:7179))
        (PORT d[6] (7424:7424:7424) (7963:7963:7963))
        (PORT d[7] (6503:6503:6503) (7052:7052:7052))
        (PORT d[8] (4691:4691:4691) (5048:5048:5048))
        (PORT d[9] (5760:5760:5760) (6159:6159:6159))
        (PORT d[10] (7733:7733:7733) (8258:8258:8258))
        (PORT d[11] (8515:8515:8515) (9138:9138:9138))
        (PORT d[12] (6287:6287:6287) (6790:6790:6790))
        (PORT clk (2672:2672:2672) (2556:2556:2556))
        (PORT ena (4805:4805:4805) (4871:4871:4871))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2672:2672:2672) (2556:2556:2556))
        (PORT d[0] (4805:4805:4805) (4871:4871:4871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6536:6536:6536) (6719:6719:6719))
        (PORT datab (1468:1468:1468) (1471:1471:1471))
        (PORT datac (5490:5490:5490) (5567:5567:5567))
        (PORT datad (1083:1083:1083) (1091:1091:1091))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (5341:5341:5341))
        (PORT clk (2742:2742:2742) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7305:7305:7305) (7796:7796:7796))
        (PORT d[1] (6024:6024:6024) (6522:6522:6522))
        (PORT d[2] (6184:6184:6184) (6639:6639:6639))
        (PORT d[3] (7443:7443:7443) (7990:7990:7990))
        (PORT d[4] (6537:6537:6537) (6959:6959:6959))
        (PORT d[5] (7593:7593:7593) (8045:8045:8045))
        (PORT d[6] (7008:7008:7008) (7530:7530:7530))
        (PORT d[7] (7521:7521:7521) (8051:8051:8051))
        (PORT d[8] (7960:7960:7960) (8456:8456:8456))
        (PORT d[9] (5836:5836:5836) (6277:6277:6277))
        (PORT d[10] (6964:6964:6964) (7475:7475:7475))
        (PORT d[11] (7535:7535:7535) (8093:8093:8093))
        (PORT d[12] (7087:7087:7087) (7619:7619:7619))
        (PORT clk (2738:2738:2738) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6400:6400:6400) (6513:6513:6513))
        (PORT clk (2738:2738:2738) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2659:2659:2659))
        (PORT d[0] (7027:7027:7027) (7148:7148:7148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7333:7333:7333) (7826:7826:7826))
        (PORT d[1] (6307:6307:6307) (6813:6813:6813))
        (PORT d[2] (6186:6186:6186) (6640:6640:6640))
        (PORT d[3] (7445:7445:7445) (7991:7991:7991))
        (PORT d[4] (6285:6285:6285) (6730:6730:6730))
        (PORT d[5] (7595:7595:7595) (8046:8046:8046))
        (PORT d[6] (7010:7010:7010) (7531:7531:7531))
        (PORT d[7] (7523:7523:7523) (8052:8052:8052))
        (PORT d[8] (7962:7962:7962) (8457:8457:8457))
        (PORT d[9] (5838:5838:5838) (6278:6278:6278))
        (PORT d[10] (6966:6966:6966) (7476:7476:7476))
        (PORT d[11] (7537:7537:7537) (8094:8094:8094))
        (PORT d[12] (7089:7089:7089) (7620:7620:7620))
        (PORT clk (2696:2696:2696) (2579:2579:2579))
        (PORT ena (4069:4069:4069) (4129:4129:4129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2579:2579:2579))
        (PORT d[0] (4069:4069:4069) (4129:4129:4129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5343:5343:5343))
        (PORT clk (2735:2735:2735) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7340:7340:7340) (7835:7835:7835))
        (PORT d[1] (5996:5996:5996) (6491:6491:6491))
        (PORT d[2] (5859:5859:5859) (6333:6333:6333))
        (PORT d[3] (7368:7368:7368) (7910:7910:7910))
        (PORT d[4] (5123:5123:5123) (5524:5524:5524))
        (PORT d[5] (6644:6644:6644) (7115:7115:7115))
        (PORT d[6] (7254:7254:7254) (7753:7753:7753))
        (PORT d[7] (7205:7205:7205) (7748:7748:7748))
        (PORT d[8] (5413:5413:5413) (5801:5801:5801))
        (PORT d[9] (5888:5888:5888) (6332:6332:6332))
        (PORT d[10] (6605:6605:6605) (7122:7122:7122))
        (PORT d[11] (7159:7159:7159) (7716:7716:7716))
        (PORT d[12] (7033:7033:7033) (7562:7562:7562))
        (PORT clk (2731:2731:2731) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4816:4816:4816) (4726:4726:4726))
        (PORT clk (2731:2731:2731) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2652:2652:2652))
        (PORT d[0] (5443:5443:5443) (5361:5361:5361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2653:2653:2653))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7341:7341:7341) (7841:7841:7841))
        (PORT d[1] (6025:6025:6025) (6517:6517:6517))
        (PORT d[2] (5880:5880:5880) (6364:6364:6364))
        (PORT d[3] (7370:7370:7370) (7911:7911:7911))
        (PORT d[4] (6609:6609:6609) (7044:7044:7044))
        (PORT d[5] (6646:6646:6646) (7116:7116:7116))
        (PORT d[6] (7256:7256:7256) (7754:7754:7754))
        (PORT d[7] (7207:7207:7207) (7749:7749:7749))
        (PORT d[8] (5415:5415:5415) (5802:5802:5802))
        (PORT d[9] (5890:5890:5890) (6333:6333:6333))
        (PORT d[10] (6607:6607:6607) (7123:7123:7123))
        (PORT d[11] (7161:7161:7161) (7717:7717:7717))
        (PORT d[12] (7035:7035:7035) (7563:7563:7563))
        (PORT clk (2689:2689:2689) (2572:2572:2572))
        (PORT ena (4109:4109:4109) (4172:4172:4172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2572:2572:2572))
        (PORT d[0] (4109:4109:4109) (4172:4172:4172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2573:2573:2573))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5512:5512:5512) (5581:5581:5581))
        (PORT datab (1459:1459:1459) (1422:1422:1422))
        (PORT datac (1764:1764:1764) (1695:1695:1695))
        (PORT datad (6530:6530:6530) (6699:6699:6699))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (710:710:710))
        (PORT datac (4947:4947:4947) (4925:4925:4925))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5326:5326:5326) (5702:5702:5702))
        (PORT clk (2715:2715:2715) (2631:2631:2631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (7164:7164:7164))
        (PORT d[1] (6711:6711:6711) (7189:7189:7189))
        (PORT d[2] (5906:5906:5906) (6380:6380:6380))
        (PORT d[3] (6758:6758:6758) (7313:7313:7313))
        (PORT d[4] (5465:5465:5465) (5857:5857:5857))
        (PORT d[5] (6851:6851:6851) (7313:7313:7313))
        (PORT d[6] (6357:6357:6357) (6891:6891:6891))
        (PORT d[7] (6851:6851:6851) (7393:7393:7393))
        (PORT d[8] (6083:6083:6083) (6470:6470:6470))
        (PORT d[9] (5080:5080:5080) (5486:5486:5486))
        (PORT d[10] (6605:6605:6605) (7119:7119:7119))
        (PORT d[11] (6770:6770:6770) (7330:7330:7330))
        (PORT d[12] (6347:6347:6347) (6883:6883:6883))
        (PORT clk (2711:2711:2711) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4738:4738:4738))
        (PORT clk (2711:2711:2711) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2631:2631:2631))
        (PORT d[0] (5448:5448:5448) (5373:5373:5373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2632:2632:2632))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6663:6663:6663) (7167:7167:7167))
        (PORT d[1] (6714:6714:6714) (7187:7187:7187))
        (PORT d[2] (5899:5899:5899) (6385:6385:6385))
        (PORT d[3] (6760:6760:6760) (7314:7314:7314))
        (PORT d[4] (5141:5141:5141) (5546:5546:5546))
        (PORT d[5] (6853:6853:6853) (7314:7314:7314))
        (PORT d[6] (6359:6359:6359) (6892:6892:6892))
        (PORT d[7] (6853:6853:6853) (7394:7394:7394))
        (PORT d[8] (6085:6085:6085) (6471:6471:6471))
        (PORT d[9] (5082:5082:5082) (5487:5487:5487))
        (PORT d[10] (6607:6607:6607) (7120:7120:7120))
        (PORT d[11] (6772:6772:6772) (7331:7331:7331))
        (PORT d[12] (6349:6349:6349) (6884:6884:6884))
        (PORT clk (2669:2669:2669) (2551:2551:2551))
        (PORT ena (4072:4072:4072) (4131:4131:4131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2551:2551:2551))
        (PORT d[0] (4072:4072:4072) (4131:4131:4131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4770:4770:4770) (5103:5103:5103))
        (PORT clk (2754:2754:2754) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7813:7813:7813) (8413:8413:8413))
        (PORT d[1] (7065:7065:7065) (7584:7584:7584))
        (PORT d[2] (6090:6090:6090) (6510:6510:6510))
        (PORT d[3] (8272:8272:8272) (8895:8895:8895))
        (PORT d[4] (5733:5733:5733) (6115:6115:6115))
        (PORT d[5] (6973:6973:6973) (7485:7485:7485))
        (PORT d[6] (6744:6744:6744) (7265:7265:7265))
        (PORT d[7] (5885:5885:5885) (6350:6350:6350))
        (PORT d[8] (4694:4694:4694) (5057:5057:5057))
        (PORT d[9] (7582:7582:7582) (8042:8042:8042))
        (PORT d[10] (8030:8030:8030) (8552:8552:8552))
        (PORT d[11] (8848:8848:8848) (9469:9469:9469))
        (PORT d[12] (6275:6275:6275) (6781:6781:6781))
        (PORT clk (2750:2750:2750) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7201:7201:7201) (7254:7254:7254))
        (PORT clk (2750:2750:2750) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2675:2675:2675))
        (PORT d[0] (7828:7828:7828) (7889:7889:7889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7864:7864:7864) (8460:8460:8460))
        (PORT d[1] (7443:7443:7443) (7968:7968:7968))
        (PORT d[2] (6221:6221:6221) (6648:6648:6648))
        (PORT d[3] (8274:8274:8274) (8896:8896:8896))
        (PORT d[4] (6036:6036:6036) (6402:6402:6402))
        (PORT d[5] (6975:6975:6975) (7486:7486:7486))
        (PORT d[6] (6746:6746:6746) (7266:7266:7266))
        (PORT d[7] (5887:5887:5887) (6351:6351:6351))
        (PORT d[8] (4696:4696:4696) (5058:5058:5058))
        (PORT d[9] (7584:7584:7584) (8043:8043:8043))
        (PORT d[10] (8032:8032:8032) (8553:8553:8553))
        (PORT d[11] (8850:8850:8850) (9470:9470:9470))
        (PORT d[12] (6277:6277:6277) (6782:6782:6782))
        (PORT clk (2708:2708:2708) (2595:2595:2595))
        (PORT ena (4054:4054:4054) (4091:4091:4091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2595:2595:2595))
        (PORT d[0] (4054:4054:4054) (4091:4091:4091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5517:5517:5517) (5587:5587:5587))
        (PORT datab (2087:2087:2087) (2114:2114:2114))
        (PORT datac (1053:1053:1053) (1069:1069:1069))
        (PORT datad (6534:6534:6534) (6703:6703:6703))
        (IOPATH dataa combout (403:403:403) (403:403:403))
        (IOPATH datab combout (353:353:353) (364:364:364))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (276:276:276))
        (PORT datab (238:238:238) (266:266:266))
        (PORT datac (4953:4953:4953) (4932:4932:4932))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4646:4646:4646) (5033:5033:5033))
        (PORT clk (2702:2702:2702) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8245:8245:8245) (8857:8857:8857))
        (PORT d[1] (6660:6660:6660) (7122:7122:7122))
        (PORT d[2] (6617:6617:6617) (7070:7070:7070))
        (PORT d[3] (7894:7894:7894) (8494:8494:8494))
        (PORT d[4] (5422:5422:5422) (5786:5786:5786))
        (PORT d[5] (6678:6678:6678) (7204:7204:7204))
        (PORT d[6] (6759:6759:6759) (7317:7317:7317))
        (PORT d[7] (5854:5854:5854) (6287:6287:6287))
        (PORT d[8] (5075:5075:5075) (5394:5394:5394))
        (PORT d[9] (4284:4284:4284) (4611:4611:4611))
        (PORT d[10] (7663:7663:7663) (8197:8197:8197))
        (PORT d[11] (7517:7517:7517) (8116:8116:8116))
        (PORT d[12] (5525:5525:5525) (5983:5983:5983))
        (PORT clk (2698:2698:2698) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4370:4370:4370) (4215:4215:4215))
        (PORT clk (2698:2698:2698) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2616:2616:2616))
        (PORT d[0] (4997:4997:4997) (4850:4850:4850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8220:8220:8220) (8833:8833:8833))
        (PORT d[1] (6704:6704:6704) (7182:7182:7182))
        (PORT d[2] (6608:6608:6608) (7073:7073:7073))
        (PORT d[3] (7896:7896:7896) (8495:8495:8495))
        (PORT d[4] (5408:5408:5408) (5755:5755:5755))
        (PORT d[5] (6680:6680:6680) (7205:7205:7205))
        (PORT d[6] (6761:6761:6761) (7318:7318:7318))
        (PORT d[7] (5856:5856:5856) (6288:6288:6288))
        (PORT d[8] (5077:5077:5077) (5395:5395:5395))
        (PORT d[9] (4286:4286:4286) (4612:4612:4612))
        (PORT d[10] (7665:7665:7665) (8198:8198:8198))
        (PORT d[11] (7519:7519:7519) (8117:8117:8117))
        (PORT d[12] (5527:5527:5527) (5984:5984:5984))
        (PORT clk (2656:2656:2656) (2536:2536:2536))
        (PORT ena (4151:4151:4151) (4208:4208:4208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2536:2536:2536))
        (PORT d[0] (4151:4151:4151) (4208:4208:4208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2657:2657:2657) (2537:2537:2537))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (5047:5047:5047))
        (PORT clk (2676:2676:2676) (2592:2592:2592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7561:7561:7561) (8193:8193:8193))
        (PORT d[1] (5547:5547:5547) (5997:5997:5997))
        (PORT d[2] (5932:5932:5932) (6414:6414:6414))
        (PORT d[3] (7184:7184:7184) (7802:7802:7802))
        (PORT d[4] (4991:4991:4991) (5335:5335:5335))
        (PORT d[5] (6382:6382:6382) (6914:6914:6914))
        (PORT d[6] (7095:7095:7095) (7646:7646:7646))
        (PORT d[7] (5870:5870:5870) (6301:6301:6301))
        (PORT d[8] (4805:4805:4805) (5132:5132:5132))
        (PORT d[9] (4622:4622:4622) (4943:4943:4943))
        (PORT d[10] (7300:7300:7300) (7836:7836:7836))
        (PORT d[11] (7190:7190:7190) (7786:7786:7786))
        (PORT d[12] (5858:5858:5858) (6303:6303:6303))
        (PORT clk (2672:2672:2672) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7244:7244:7244) (7333:7333:7333))
        (PORT clk (2672:2672:2672) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2592:2592:2592))
        (PORT d[0] (7871:7871:7871) (7968:7968:7968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2593:2593:2593))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7563:7563:7563) (8197:8197:8197))
        (PORT d[1] (6283:6283:6283) (6761:6761:6761))
        (PORT d[2] (5960:5960:5960) (6440:6440:6440))
        (PORT d[3] (7186:7186:7186) (7803:7803:7803))
        (PORT d[4] (5009:5009:5009) (5369:5369:5369))
        (PORT d[5] (6384:6384:6384) (6915:6915:6915))
        (PORT d[6] (7097:7097:7097) (7647:7647:7647))
        (PORT d[7] (5872:5872:5872) (6302:6302:6302))
        (PORT d[8] (4807:4807:4807) (5133:5133:5133))
        (PORT d[9] (4624:4624:4624) (4944:4944:4944))
        (PORT d[10] (7302:7302:7302) (7837:7837:7837))
        (PORT d[11] (7192:7192:7192) (7787:7787:7787))
        (PORT d[12] (5860:5860:5860) (6304:6304:6304))
        (PORT clk (2630:2630:2630) (2512:2512:2512))
        (PORT ena (4191:4191:4191) (4228:4228:4228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2630:2630:2630) (2512:2512:2512))
        (PORT d[0] (4191:4191:4191) (4228:4228:4228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2631:2631:2631) (2513:2513:2513))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (2019:2019:2019))
        (PORT datab (2438:2438:2438) (2402:2402:2402))
        (PORT datac (5481:5481:5481) (5556:5556:5556))
        (PORT datad (6487:6487:6487) (6668:6668:6668))
        (IOPATH dataa combout (360:360:360) (356:356:356))
        (IOPATH datab combout (404:404:404) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4898:4898:4898))
        (PORT clk (2691:2691:2691) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7884:7884:7884) (8506:8506:8506))
        (PORT d[1] (6292:6292:6292) (6757:6757:6757))
        (PORT d[2] (6556:6556:6556) (7020:7020:7020))
        (PORT d[3] (7535:7535:7535) (8144:8144:8144))
        (PORT d[4] (5034:5034:5034) (5394:5394:5394))
        (PORT d[5] (6401:6401:6401) (6938:6938:6938))
        (PORT d[6] (6796:6796:6796) (7362:7362:7362))
        (PORT d[7] (5819:5819:5819) (6247:6247:6247))
        (PORT d[8] (4937:4937:4937) (5298:5298:5298))
        (PORT d[9] (4274:4274:4274) (4600:4600:4600))
        (PORT d[10] (7681:7681:7681) (8221:8221:8221))
        (PORT d[11] (7173:7173:7173) (7769:7769:7769))
        (PORT d[12] (5841:5841:5841) (6285:6285:6285))
        (PORT clk (2687:2687:2687) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5473:5473:5473) (5383:5383:5383))
        (PORT clk (2687:2687:2687) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2606:2606:2606))
        (PORT d[0] (5762:5762:5762) (5715:5715:5715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7586:7586:7586) (8221:8221:8221))
        (PORT d[1] (6283:6283:6283) (6759:6759:6759))
        (PORT d[2] (5962:5962:5962) (6443:6443:6443))
        (PORT d[3] (7537:7537:7537) (8145:8145:8145))
        (PORT d[4] (5035:5035:5035) (5397:5397:5397))
        (PORT d[5] (6403:6403:6403) (6939:6939:6939))
        (PORT d[6] (6798:6798:6798) (7363:7363:7363))
        (PORT d[7] (5821:5821:5821) (6248:6248:6248))
        (PORT d[8] (4939:4939:4939) (5299:5299:5299))
        (PORT d[9] (4276:4276:4276) (4601:4601:4601))
        (PORT d[10] (7683:7683:7683) (8222:8222:8222))
        (PORT d[11] (7175:7175:7175) (7770:7770:7770))
        (PORT d[12] (5843:5843:5843) (6286:6286:6286))
        (PORT clk (2645:2645:2645) (2526:2526:2526))
        (PORT ena (4114:4114:4114) (4156:4156:4156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2526:2526:2526))
        (PORT d[0] (4114:4114:4114) (4156:4156:4156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2527:2527:2527))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5322:5322:5322) (5701:5701:5701))
        (PORT clk (2744:2744:2744) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7810:7810:7810) (8402:8402:8402))
        (PORT d[1] (7107:7107:7107) (7639:7639:7639))
        (PORT d[2] (6233:6233:6233) (6659:6659:6659))
        (PORT d[3] (8223:8223:8223) (8844:8844:8844))
        (PORT d[4] (5712:5712:5712) (6089:6089:6089))
        (PORT d[5] (6630:6630:6630) (7149:7149:7149))
        (PORT d[6] (6703:6703:6703) (7219:7219:7219))
        (PORT d[7] (6503:6503:6503) (7044:7044:7044))
        (PORT d[8] (4637:4637:4637) (4996:4996:4996))
        (PORT d[9] (5082:5082:5082) (5449:5449:5449))
        (PORT d[10] (8087:8087:8087) (8611:8611:8611))
        (PORT d[11] (8850:8850:8850) (9467:9467:9467))
        (PORT d[12] (6294:6294:6294) (6805:6805:6805))
        (PORT clk (2740:2740:2740) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6318:6318:6318) (6342:6342:6342))
        (PORT clk (2740:2740:2740) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2668:2668:2668))
        (PORT d[0] (6986:6986:6986) (7035:7035:7035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2669:2669:2669))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7473:7473:7473) (8072:8072:8072))
        (PORT d[1] (7428:7428:7428) (7949:7949:7949))
        (PORT d[2] (6209:6209:6209) (6631:6631:6631))
        (PORT d[3] (8225:8225:8225) (8845:8845:8845))
        (PORT d[4] (5713:5713:5713) (6094:6094:6094))
        (PORT d[5] (6632:6632:6632) (7150:7150:7150))
        (PORT d[6] (6705:6705:6705) (7220:7220:7220))
        (PORT d[7] (6505:6505:6505) (7045:7045:7045))
        (PORT d[8] (4639:4639:4639) (4997:4997:4997))
        (PORT d[9] (5084:5084:5084) (5450:5450:5450))
        (PORT d[10] (8089:8089:8089) (8612:8612:8612))
        (PORT d[11] (8852:8852:8852) (9468:9468:9468))
        (PORT d[12] (6296:6296:6296) (6806:6806:6806))
        (PORT clk (2698:2698:2698) (2588:2588:2588))
        (PORT ena (3711:3711:3711) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2588:2588:2588))
        (PORT d[0] (3711:3711:3711) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6540:6540:6540) (6723:6723:6723))
        (PORT datab (2174:2174:2174) (2140:2140:2140))
        (PORT datac (5483:5483:5483) (5558:5558:5558))
        (PORT datad (710:710:710) (715:715:715))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4623:4623:4623))
        (PORT clk (2713:2713:2713) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7108:7108:7108) (7711:7711:7711))
        (PORT d[1] (6725:6725:6725) (7251:7251:7251))
        (PORT d[2] (5789:5789:5789) (6201:6201:6201))
        (PORT d[3] (7872:7872:7872) (8496:8496:8496))
        (PORT d[4] (5717:5717:5717) (6092:6092:6092))
        (PORT d[5] (6991:6991:6991) (7504:7504:7504))
        (PORT d[6] (7421:7421:7421) (7961:7961:7961))
        (PORT d[7] (6540:6540:6540) (7090:7090:7090))
        (PORT d[8] (5063:5063:5063) (5455:5455:5455))
        (PORT d[9] (5718:5718:5718) (6116:6116:6116))
        (PORT d[10] (7689:7689:7689) (8213:8213:8213))
        (PORT d[11] (8533:8533:8533) (9161:9161:9161))
        (PORT d[12] (6292:6292:6292) (6797:6797:6797))
        (PORT clk (2709:2709:2709) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7769:7769:7769) (7766:7766:7766))
        (PORT clk (2709:2709:2709) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2630:2630:2630))
        (PORT d[0] (8396:8396:8396) (8401:8401:8401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7110:7110:7110) (7712:7712:7712))
        (PORT d[1] (6732:6732:6732) (7267:7267:7267))
        (PORT d[2] (6108:6108:6108) (6525:6525:6525))
        (PORT d[3] (7874:7874:7874) (8497:8497:8497))
        (PORT d[4] (5423:5423:5423) (5809:5809:5809))
        (PORT d[5] (6993:6993:6993) (7505:7505:7505))
        (PORT d[6] (7423:7423:7423) (7962:7962:7962))
        (PORT d[7] (6542:6542:6542) (7091:7091:7091))
        (PORT d[8] (5065:5065:5065) (5456:5456:5456))
        (PORT d[9] (5720:5720:5720) (6117:6117:6117))
        (PORT d[10] (7691:7691:7691) (8214:8214:8214))
        (PORT d[11] (8535:8535:8535) (9162:9162:9162))
        (PORT d[12] (6294:6294:6294) (6798:6798:6798))
        (PORT clk (2667:2667:2667) (2550:2550:2550))
        (PORT ena (4798:4798:4798) (4863:4863:4863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2550:2550:2550))
        (PORT d[0] (4798:4798:4798) (4863:4863:4863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4608:4608:4608))
        (PORT clk (2691:2691:2691) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7143:7143:7143) (7748:7748:7748))
        (PORT d[1] (6384:6384:6384) (6917:6917:6917))
        (PORT d[2] (6086:6086:6086) (6504:6504:6504))
        (PORT d[3] (7529:7529:7529) (8134:8134:8134))
        (PORT d[4] (5063:5063:5063) (5454:5454:5454))
        (PORT d[5] (6672:6672:6672) (7194:7194:7194))
        (PORT d[6] (7059:7059:7059) (7604:7604:7604))
        (PORT d[7] (6861:6861:6861) (7404:7404:7404))
        (PORT d[8] (5043:5043:5043) (5434:5434:5434))
        (PORT d[9] (5381:5381:5381) (5784:5784:5784))
        (PORT d[10] (7317:7317:7317) (7848:7848:7848))
        (PORT d[11] (7836:7836:7836) (8465:8465:8465))
        (PORT d[12] (6562:6562:6562) (7049:7049:7049))
        (PORT clk (2687:2687:2687) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4948:4948:4948) (4930:4930:4930))
        (PORT clk (2687:2687:2687) (2606:2606:2606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2610:2610:2610))
        (PORT d[0] (5575:5575:5575) (5565:5565:5565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2611:2611:2611))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7145:7145:7145) (7749:7749:7749))
        (PORT d[1] (6718:6718:6718) (7241:7241:7241))
        (PORT d[2] (6070:6070:6070) (6484:6484:6484))
        (PORT d[3] (7531:7531:7531) (8135:8135:8135))
        (PORT d[4] (5118:5118:5118) (5511:5511:5511))
        (PORT d[5] (6674:6674:6674) (7195:7195:7195))
        (PORT d[6] (7061:7061:7061) (7605:7605:7605))
        (PORT d[7] (6863:6863:6863) (7405:7405:7405))
        (PORT d[8] (5045:5045:5045) (5435:5435:5435))
        (PORT d[9] (5383:5383:5383) (5785:5785:5785))
        (PORT d[10] (7319:7319:7319) (7849:7849:7849))
        (PORT d[11] (7838:7838:7838) (8466:8466:8466))
        (PORT d[12] (6564:6564:6564) (7050:7050:7050))
        (PORT clk (2645:2645:2645) (2530:2530:2530))
        (PORT ena (4492:4492:4492) (4558:4558:4558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2645:2645:2645) (2530:2530:2530))
        (PORT d[0] (4492:4492:4492) (4558:4558:4558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2531:2531:2531))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1069:1069:1069))
        (PORT datab (1451:1451:1451) (1457:1457:1457))
        (PORT datac (5483:5483:5483) (5558:5558:5558))
        (PORT datad (6486:6486:6486) (6667:6667:6667))
        (IOPATH dataa combout (360:360:360) (356:356:356))
        (IOPATH datab combout (404:404:404) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datac (4544:4544:4544) (4520:4520:4520))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5313:5313:5313) (5694:5694:5694))
        (PORT clk (2734:2734:2734) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7837:7837:7837) (8431:8431:8431))
        (PORT d[1] (7109:7109:7109) (7640:7640:7640))
        (PORT d[2] (5768:5768:5768) (6193:6193:6193))
        (PORT d[3] (7885:7885:7885) (8498:8498:8498))
        (PORT d[4] (5722:5722:5722) (6108:6108:6108))
        (PORT d[5] (6932:6932:6932) (7445:7445:7445))
        (PORT d[6] (6772:6772:6772) (7299:7299:7299))
        (PORT d[7] (6512:6512:6512) (7057:7057:7057))
        (PORT d[8] (4683:4683:4683) (5044:5044:5044))
        (PORT d[9] (5063:5063:5063) (5428:5428:5428))
        (PORT d[10] (8088:8088:8088) (8613:8613:8613))
        (PORT d[11] (8852:8852:8852) (9468:9468:9468))
        (PORT d[12] (6274:6274:6274) (6780:6780:6780))
        (PORT clk (2730:2730:2730) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5549:5549:5549) (5334:5334:5334))
        (PORT clk (2730:2730:2730) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2734:2734:2734) (2654:2654:2654))
        (PORT d[0] (6176:6176:6176) (5969:5969:5969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7813:7813:7813) (8404:8404:8404))
        (PORT d[1] (7433:7433:7433) (7956:7956:7956))
        (PORT d[2] (6219:6219:6219) (6647:6647:6647))
        (PORT d[3] (7887:7887:7887) (8499:8499:8499))
        (PORT d[4] (5698:5698:5698) (6080:6080:6080))
        (PORT d[5] (6934:6934:6934) (7446:7446:7446))
        (PORT d[6] (6774:6774:6774) (7300:7300:7300))
        (PORT d[7] (6514:6514:6514) (7058:7058:7058))
        (PORT d[8] (4685:4685:4685) (5045:5045:5045))
        (PORT d[9] (5065:5065:5065) (5429:5429:5429))
        (PORT d[10] (8090:8090:8090) (8614:8614:8614))
        (PORT d[11] (8854:8854:8854) (9469:9469:9469))
        (PORT d[12] (6276:6276:6276) (6781:6781:6781))
        (PORT clk (2688:2688:2688) (2574:2574:2574))
        (PORT ena (4102:4102:4102) (4136:4136:4136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2574:2574:2574))
        (PORT d[0] (4102:4102:4102) (4136:4136:4136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2689:2689:2689) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (5067:5067:5067))
        (PORT clk (2763:2763:2763) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8204:8204:8204) (8798:8798:8798))
        (PORT d[1] (6000:6000:6000) (6472:6472:6472))
        (PORT d[2] (5412:5412:5412) (5842:5842:5842))
        (PORT d[3] (8585:8585:8585) (9201:9201:9201))
        (PORT d[4] (6598:6598:6598) (7056:7056:7056))
        (PORT d[5] (6293:6293:6293) (6798:6798:6798))
        (PORT d[6] (7107:7107:7107) (7622:7622:7622))
        (PORT d[7] (5904:5904:5904) (6374:6374:6374))
        (PORT d[8] (7174:7174:7174) (7593:7593:7593))
        (PORT d[9] (7278:7278:7278) (7747:7747:7747))
        (PORT d[10] (8403:8403:8403) (8924:8924:8924))
        (PORT d[11] (9185:9185:9185) (9798:9798:9798))
        (PORT d[12] (6641:6641:6641) (7143:7143:7143))
        (PORT clk (2759:2759:2759) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7056:7056:7056) (6929:6929:6929))
        (PORT clk (2759:2759:2759) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2685:2685:2685))
        (PORT d[0] (7683:7683:7683) (7564:7564:7564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8233:8233:8233) (8828:8828:8828))
        (PORT d[1] (5975:5975:5975) (6444:6444:6444))
        (PORT d[2] (5414:5414:5414) (5843:5843:5843))
        (PORT d[3] (8587:8587:8587) (9202:9202:9202))
        (PORT d[4] (6596:6596:6596) (7056:7056:7056))
        (PORT d[5] (6295:6295:6295) (6799:6799:6799))
        (PORT d[6] (7109:7109:7109) (7623:7623:7623))
        (PORT d[7] (5906:5906:5906) (6375:6375:6375))
        (PORT d[8] (7176:7176:7176) (7594:7594:7594))
        (PORT d[9] (7280:7280:7280) (7748:7748:7748))
        (PORT d[10] (8405:8405:8405) (8925:8925:8925))
        (PORT d[11] (9187:9187:9187) (9799:9799:9799))
        (PORT d[12] (6643:6643:6643) (7144:7144:7144))
        (PORT clk (2717:2717:2717) (2605:2605:2605))
        (PORT ena (3713:3713:3713) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2605:2605:2605))
        (PORT d[0] (3713:3713:3713) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2606:2606:2606))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6541:6541:6541) (6724:6724:6724))
        (PORT datab (1045:1045:1045) (1048:1048:1048))
        (PORT datac (5481:5481:5481) (5555:5555:5555))
        (PORT datad (1340:1340:1340) (1343:1343:1343))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datab (238:238:238) (266:266:266))
        (PORT datac (4546:4546:4546) (4521:4521:4521))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (421:421:421) (430:430:430))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4363:4363:4363))
        (PORT clk (2752:2752:2752) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7046:7046:7046) (7511:7511:7511))
        (PORT d[1] (7685:7685:7685) (8108:8108:8108))
        (PORT d[2] (7304:7304:7304) (7763:7763:7763))
        (PORT d[3] (5581:5581:5581) (5901:5901:5901))
        (PORT d[4] (6646:6646:6646) (7135:7135:7135))
        (PORT d[5] (4624:4624:4624) (4953:4953:4953))
        (PORT d[6] (5062:5062:5062) (5461:5461:5461))
        (PORT d[7] (4624:4624:4624) (4972:4972:4972))
        (PORT d[8] (9096:9096:9096) (9635:9635:9635))
        (PORT d[9] (7635:7635:7635) (8084:8084:8084))
        (PORT d[10] (6908:6908:6908) (7330:7330:7330))
        (PORT d[11] (6285:6285:6285) (6798:6798:6798))
        (PORT d[12] (7208:7208:7208) (7729:7729:7729))
        (PORT clk (2748:2748:2748) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1227:1227:1227))
        (PORT clk (2748:2748:2748) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2752:2752:2752) (2673:2673:2673))
        (PORT d[0] (1955:1955:1955) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2674:2674:2674))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7341:7341:7341) (7805:7805:7805))
        (PORT d[1] (7292:7292:7292) (7719:7719:7719))
        (PORT d[2] (7306:7306:7306) (7764:7764:7764))
        (PORT d[3] (5583:5583:5583) (5902:5902:5902))
        (PORT d[4] (6610:6610:6610) (7111:7111:7111))
        (PORT d[5] (4626:4626:4626) (4954:4954:4954))
        (PORT d[6] (5064:5064:5064) (5462:5462:5462))
        (PORT d[7] (4626:4626:4626) (4973:4973:4973))
        (PORT d[8] (9098:9098:9098) (9636:9636:9636))
        (PORT d[9] (7637:7637:7637) (8085:8085:8085))
        (PORT d[10] (6910:6910:6910) (7331:7331:7331))
        (PORT d[11] (6287:6287:6287) (6799:6799:6799))
        (PORT d[12] (7210:7210:7210) (7730:7730:7730))
        (PORT clk (2706:2706:2706) (2593:2593:2593))
        (PORT ena (3136:3136:3136) (3073:3073:3073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2593:2593:2593))
        (PORT d[0] (3136:3136:3136) (3073:3073:3073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2594:2594:2594))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4485:4485:4485))
        (PORT clk (2748:2748:2748) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7405:7405:7405) (7864:7864:7864))
        (PORT d[1] (8033:8033:8033) (8450:8450:8450))
        (PORT d[2] (6939:6939:6939) (7401:7401:7401))
        (PORT d[3] (5931:5931:5931) (6248:6248:6248))
        (PORT d[4] (10146:10146:10146) (10759:10759:10759))
        (PORT d[5] (5011:5011:5011) (5334:5334:5334))
        (PORT d[6] (3887:3887:3887) (4173:4173:4173))
        (PORT d[7] (4242:4242:4242) (4554:4554:4554))
        (PORT d[8] (8730:8730:8730) (9273:9273:9273))
        (PORT d[9] (7252:7252:7252) (7707:7707:7707))
        (PORT d[10] (7258:7258:7258) (7676:7676:7676))
        (PORT d[11] (5907:5907:5907) (6383:6383:6383))
        (PORT d[12] (5345:5345:5345) (5758:5758:5758))
        (PORT clk (2744:2744:2744) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1830:1830:1830))
        (PORT clk (2744:2744:2744) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2676:2676:2676))
        (PORT d[0] (2575:2575:2575) (2465:2465:2465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2677:2677:2677))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7354:7354:7354) (7812:7812:7812))
        (PORT d[1] (7598:7598:7598) (8016:8016:8016))
        (PORT d[2] (6941:6941:6941) (7402:7402:7402))
        (PORT d[3] (5933:5933:5933) (6249:6249:6249))
        (PORT d[4] (10175:10175:10175) (10785:10785:10785))
        (PORT d[5] (5013:5013:5013) (5335:5335:5335))
        (PORT d[6] (3889:3889:3889) (4174:4174:4174))
        (PORT d[7] (4244:4244:4244) (4555:4555:4555))
        (PORT d[8] (8732:8732:8732) (9274:9274:9274))
        (PORT d[9] (7254:7254:7254) (7708:7708:7708))
        (PORT d[10] (7260:7260:7260) (7677:7677:7677))
        (PORT d[11] (5909:5909:5909) (6384:6384:6384))
        (PORT d[12] (5347:5347:5347) (5759:5759:5759))
        (PORT clk (2702:2702:2702) (2596:2596:2596))
        (PORT ena (2792:2792:2792) (2735:2735:2735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2596:2596:2596))
        (PORT d[0] (2792:2792:2792) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2597:2597:2597))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1706:1706:1706))
        (PORT datab (1542:1542:1542) (1638:1638:1638))
        (PORT datac (4955:4955:4955) (4935:4935:4935))
        (PORT datad (1374:1374:1374) (1374:1374:1374))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4486:4486:4486))
        (PORT clk (2754:2754:2754) (2680:2680:2680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7691:7691:7691) (8146:8146:8146))
        (PORT d[1] (8004:8004:8004) (8421:8421:8421))
        (PORT d[2] (6878:6878:6878) (7330:7330:7330))
        (PORT d[3] (5922:5922:5922) (6236:6236:6236))
        (PORT d[4] (10158:10158:10158) (10772:10772:10772))
        (PORT d[5] (4942:4942:4942) (5261:5261:5261))
        (PORT d[6] (3838:3838:3838) (4117:4117:4117))
        (PORT d[7] (4681:4681:4681) (5036:5036:5036))
        (PORT d[8] (8740:8740:8740) (9280:9280:9280))
        (PORT d[9] (7293:7293:7293) (7749:7749:7749))
        (PORT d[10] (7217:7217:7217) (7636:7636:7636))
        (PORT d[11] (6297:6297:6297) (6815:6815:6815))
        (PORT d[12] (7575:7575:7575) (8091:8091:8091))
        (PORT clk (2750:2750:2750) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1561:1561:1561))
        (PORT clk (2750:2750:2750) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2680:2680:2680))
        (PORT d[0] (2301:2301:2301) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7692:7692:7692) (8151:8151:8151))
        (PORT d[1] (7675:7675:7675) (8099:8099:8099))
        (PORT d[2] (7308:7308:7308) (7763:7763:7763))
        (PORT d[3] (5924:5924:5924) (6237:6237:6237))
        (PORT d[4] (10186:10186:10186) (10802:10802:10802))
        (PORT d[5] (4944:4944:4944) (5262:5262:5262))
        (PORT d[6] (3840:3840:3840) (4118:4118:4118))
        (PORT d[7] (4683:4683:4683) (5037:5037:5037))
        (PORT d[8] (8742:8742:8742) (9281:9281:9281))
        (PORT d[9] (7295:7295:7295) (7750:7750:7750))
        (PORT d[10] (7219:7219:7219) (7637:7637:7637))
        (PORT d[11] (6299:6299:6299) (6816:6816:6816))
        (PORT d[12] (7577:7577:7577) (8092:8092:8092))
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (PORT ena (3118:3118:3118) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2600:2600:2600))
        (PORT d[0] (3118:3118:3118) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4485:4485:4485))
        (PORT clk (2732:2732:2732) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7747:7747:7747) (8189:8189:8189))
        (PORT d[1] (7955:7955:7955) (8369:8369:8369))
        (PORT d[2] (6558:6558:6558) (7018:7018:7018))
        (PORT d[3] (6272:6272:6272) (6584:6584:6584))
        (PORT d[4] (9802:9802:9802) (10422:10422:10422))
        (PORT d[5] (5284:5284:5284) (5601:5601:5601))
        (PORT d[6] (3851:3851:3851) (4129:4129:4129))
        (PORT d[7] (4207:4207:4207) (4516:4516:4516))
        (PORT d[8] (8386:8386:8386) (8928:8928:8928))
        (PORT d[9] (6952:6952:6952) (7413:7413:7413))
        (PORT d[10] (7559:7559:7559) (7970:7970:7970))
        (PORT d[11] (6630:6630:6630) (7142:7142:7142))
        (PORT d[12] (5773:5773:5773) (6193:6193:6193))
        (PORT clk (2728:2728:2728) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4174:4174:4174))
        (PORT clk (2728:2728:2728) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2659:2659:2659))
        (PORT d[0] (4904:4904:4904) (4809:4809:4809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7713:7713:7713) (8166:8166:8166))
        (PORT d[1] (7984:7984:7984) (8394:8394:8394))
        (PORT d[2] (6560:6560:6560) (7019:7019:7019))
        (PORT d[3] (6274:6274:6274) (6585:6585:6585))
        (PORT d[4] (9751:9751:9751) (10367:10367:10367))
        (PORT d[5] (5286:5286:5286) (5602:5602:5602))
        (PORT d[6] (3853:3853:3853) (4130:4130:4130))
        (PORT d[7] (4209:4209:4209) (4517:4517:4517))
        (PORT d[8] (8388:8388:8388) (8929:8929:8929))
        (PORT d[9] (6954:6954:6954) (7414:7414:7414))
        (PORT d[10] (7561:7561:7561) (7971:7971:7971))
        (PORT d[11] (6632:6632:6632) (7143:7143:7143))
        (PORT d[12] (5775:5775:5775) (6194:6194:6194))
        (PORT clk (2686:2686:2686) (2579:2579:2579))
        (PORT ena (7393:7393:7393) (7624:7624:7624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2579:2579:2579))
        (PORT d[0] (7393:7393:7393) (7624:7624:7624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2580:2580:2580))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1415:1415:1415))
        (PORT datab (1539:1539:1539) (1633:1633:1633))
        (PORT datac (4953:4953:4953) (4932:4932:4932))
        (PORT datad (1020:1020:1020) (1030:1030:1030))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (275:275:275))
        (PORT datac (1952:1952:1952) (1950:1950:1950))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (4109:4109:4109))
        (PORT clk (2745:2745:2745) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7379:7379:7379) (7839:7839:7839))
        (PORT d[1] (7645:7645:7645) (8068:8068:8068))
        (PORT d[2] (7610:7610:7610) (8060:8060:8060))
        (PORT d[3] (5599:5599:5599) (5920:5920:5920))
        (PORT d[4] (10186:10186:10186) (10799:10799:10799))
        (PORT d[5] (4580:4580:4580) (4904:4904:4904))
        (PORT d[6] (5041:5041:5041) (5433:5433:5433))
        (PORT d[7] (4648:4648:4648) (4999:4999:4999))
        (PORT d[8] (8772:8772:8772) (9314:9314:9314))
        (PORT d[9] (7262:7262:7262) (7715:7715:7715))
        (PORT d[10] (7238:7238:7238) (7654:7654:7654))
        (PORT d[11] (6323:6323:6323) (6843:6843:6843))
        (PORT d[12] (7524:7524:7524) (8037:8037:8037))
        (PORT clk (2741:2741:2741) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1619:1619:1619))
        (PORT clk (2741:2741:2741) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2667:2667:2667))
        (PORT d[0] (2360:2360:2360) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2668:2668:2668))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7682:7682:7682) (8138:8138:8138))
        (PORT d[1] (7674:7674:7674) (8094:8094:8094))
        (PORT d[2] (7267:7267:7267) (7725:7725:7725))
        (PORT d[3] (5601:5601:5601) (5921:5921:5921))
        (PORT d[4] (10507:10507:10507) (11109:11109:11109))
        (PORT d[5] (4582:4582:4582) (4905:4905:4905))
        (PORT d[6] (5043:5043:5043) (5434:5434:5434))
        (PORT d[7] (4650:4650:4650) (5000:5000:5000))
        (PORT d[8] (8774:8774:8774) (9315:9315:9315))
        (PORT d[9] (7264:7264:7264) (7716:7716:7716))
        (PORT d[10] (7240:7240:7240) (7655:7655:7655))
        (PORT d[11] (6325:6325:6325) (6844:6844:6844))
        (PORT d[12] (7526:7526:7526) (8038:8038:8038))
        (PORT clk (2699:2699:2699) (2587:2587:2587))
        (PORT ena (3185:3185:3185) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2587:2587:2587))
        (PORT d[0] (3185:3185:3185) (3120:3120:3120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4494:4494:4494))
        (PORT clk (2738:2738:2738) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8035:8035:8035) (8486:8486:8486))
        (PORT d[1] (8246:8246:8246) (8639:8639:8639))
        (PORT d[2] (7244:7244:7244) (7694:7694:7694))
        (PORT d[3] (6263:6263:6263) (6571:6571:6571))
        (PORT d[4] (9801:9801:9801) (10402:10402:10402))
        (PORT d[5] (4954:4954:4954) (5277:5277:5277))
        (PORT d[6] (3854:3854:3854) (4135:4135:4135))
        (PORT d[7] (4256:4256:4256) (4572:4572:4572))
        (PORT d[8] (8419:8419:8419) (8961:8961:8961))
        (PORT d[9] (6928:6928:6928) (7387:7387:7387))
        (PORT d[10] (7581:7581:7581) (7994:7994:7994))
        (PORT d[11] (6656:6656:6656) (7169:7169:7169))
        (PORT d[12] (5704:5704:5704) (6114:6114:6114))
        (PORT clk (2734:2734:2734) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (2977:2977:2977))
        (PORT clk (2734:2734:2734) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2665:2665:2665))
        (PORT d[0] (3688:3688:3688) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2739:2739:2739) (2666:2666:2666))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8036:8036:8036) (8487:8487:8487))
        (PORT d[1] (7973:7973:7973) (8392:8392:8392))
        (PORT d[2] (6901:6901:6901) (7359:7359:7359))
        (PORT d[3] (6265:6265:6265) (6572:6572:6572))
        (PORT d[4] (10135:10135:10135) (10740:10740:10740))
        (PORT d[5] (4956:4956:4956) (5278:5278:5278))
        (PORT d[6] (3856:3856:3856) (4136:4136:4136))
        (PORT d[7] (4258:4258:4258) (4573:4573:4573))
        (PORT d[8] (8421:8421:8421) (8962:8962:8962))
        (PORT d[9] (6930:6930:6930) (7388:7388:7388))
        (PORT d[10] (7583:7583:7583) (7995:7995:7995))
        (PORT d[11] (6658:6658:6658) (7170:7170:7170))
        (PORT d[12] (5706:5706:5706) (6115:6115:6115))
        (PORT clk (2692:2692:2692) (2585:2585:2585))
        (PORT ena (7394:7394:7394) (7625:7625:7625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2585:2585:2585))
        (PORT d[0] (7394:7394:7394) (7625:7625:7625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2586:2586:2586))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1448:1448:1448))
        (PORT datab (1546:1546:1546) (1642:1642:1642))
        (PORT datac (4957:4957:4957) (4937:4937:4937))
        (PORT datad (1014:1014:1014) (1021:1021:1021))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (4050:4050:4050))
        (PORT clk (2759:2759:2759) (2688:2688:2688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7351:7351:7351) (7813:7813:7813))
        (PORT d[1] (7940:7940:7940) (8338:8338:8338))
        (PORT d[2] (7278:7278:7278) (7737:7737:7737))
        (PORT d[3] (5590:5590:5590) (5913:5913:5913))
        (PORT d[4] (6284:6284:6284) (6791:6791:6791))
        (PORT d[5] (4636:4636:4636) (4967:4967:4967))
        (PORT d[6] (4152:4152:4152) (4423:4423:4423))
        (PORT d[7] (4643:4643:4643) (4998:4998:4998))
        (PORT d[8] (9095:9095:9095) (9634:9634:9634))
        (PORT d[9] (7608:7608:7608) (8056:8056:8056))
        (PORT d[10] (6878:6878:6878) (7299:7299:7299))
        (PORT d[11] (6317:6317:6317) (6834:6834:6834))
        (PORT d[12] (7523:7523:7523) (8036:8036:8036))
        (PORT clk (2755:2755:2755) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1540:1540:1540))
        (PORT clk (2755:2755:2755) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2688:2688:2688))
        (PORT d[0] (2285:2285:2285) (2175:2175:2175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2689:2689:2689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2689:2689:2689))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7669:7669:7669) (8120:8120:8120))
        (PORT d[1] (7663:7663:7663) (8087:8087:8087))
        (PORT d[2] (7305:7305:7305) (7763:7763:7763))
        (PORT d[3] (5592:5592:5592) (5914:5914:5914))
        (PORT d[4] (6296:6296:6296) (6790:6790:6790))
        (PORT d[5] (4638:4638:4638) (4968:4968:4968))
        (PORT d[6] (4154:4154:4154) (4424:4424:4424))
        (PORT d[7] (4645:4645:4645) (4999:4999:4999))
        (PORT d[8] (9097:9097:9097) (9635:9635:9635))
        (PORT d[9] (7610:7610:7610) (8057:8057:8057))
        (PORT d[10] (6880:6880:6880) (7300:7300:7300))
        (PORT d[11] (6319:6319:6319) (6835:6835:6835))
        (PORT d[12] (7525:7525:7525) (8037:8037:8037))
        (PORT clk (2713:2713:2713) (2608:2608:2608))
        (PORT ena (3135:3135:3135) (3072:3072:3072))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2713:2713:2713) (2608:2608:2608))
        (PORT d[0] (3135:3135:3135) (3072:3072:3072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2714:2714:2714) (2609:2609:2609))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4478:4478:4478))
        (PORT clk (2744:2744:2744) (2670:2670:2670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7728:7728:7728) (8182:8182:8182))
        (PORT d[1] (7961:7961:7961) (8377:8377:8377))
        (PORT d[2] (6913:6913:6913) (7375:7375:7375))
        (PORT d[3] (5940:5940:5940) (6255:6255:6255))
        (PORT d[4] (9803:9803:9803) (10403:10403:10403))
        (PORT d[5] (4981:4981:4981) (5303:5303:5303))
        (PORT d[6] (3819:3819:3819) (4098:4098:4098))
        (PORT d[7] (4265:4265:4265) (4584:4584:4584))
        (PORT d[8] (8719:8719:8719) (9258:9258:9258))
        (PORT d[9] (7282:7282:7282) (7741:7741:7741))
        (PORT d[10] (7228:7228:7228) (7644:7644:7644))
        (PORT d[11] (5864:5864:5864) (6339:6339:6339))
        (PORT d[12] (5691:5691:5691) (6101:6101:6101))
        (PORT clk (2740:2740:2740) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2119:2119:2119))
        (PORT clk (2740:2740:2740) (2666:2666:2666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2670:2670:2670))
        (PORT d[0] (2867:2867:2867) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2745:2745:2745) (2671:2671:2671))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8054:8054:8054) (8503:8503:8503))
        (PORT d[1] (7964:7964:7964) (8374:8374:8374))
        (PORT d[2] (6939:6939:6939) (7401:7401:7401))
        (PORT d[3] (5942:5942:5942) (6256:6256:6256))
        (PORT d[4] (10070:10070:10070) (10659:10659:10659))
        (PORT d[5] (4983:4983:4983) (5304:5304:5304))
        (PORT d[6] (3821:3821:3821) (4099:4099:4099))
        (PORT d[7] (4267:4267:4267) (4585:4585:4585))
        (PORT d[8] (8721:8721:8721) (9259:9259:9259))
        (PORT d[9] (7284:7284:7284) (7742:7742:7742))
        (PORT d[10] (7230:7230:7230) (7645:7645:7645))
        (PORT d[11] (5866:5866:5866) (6340:6340:6340))
        (PORT d[12] (5693:5693:5693) (6102:6102:6102))
        (PORT clk (2698:2698:2698) (2590:2590:2590))
        (PORT ena (2782:2782:2782) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2590:2590:2590))
        (PORT d[0] (2782:2782:2782) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2699:2699:2699) (2591:2591:2591))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1663:1663:1663))
        (PORT datab (4995:4995:4995) (4978:4978:4978))
        (PORT datac (1503:1503:1503) (1599:1599:1599))
        (PORT datad (1349:1349:1349) (1350:1350:1350))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (1951:1951:1951) (1950:1950:1950))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (790:790:790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4397:4397:4397))
        (PORT clk (2716:2716:2716) (2643:2643:2643))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5325:5325:5325) (5685:5685:5685))
        (PORT d[1] (5112:5112:5112) (5504:5504:5504))
        (PORT d[2] (6338:6338:6338) (6753:6753:6753))
        (PORT d[3] (5537:5537:5537) (5878:5878:5878))
        (PORT d[4] (5841:5841:5841) (6285:6285:6285))
        (PORT d[5] (5821:5821:5821) (6260:6260:6260))
        (PORT d[6] (5484:5484:5484) (5923:5923:5923))
        (PORT d[7] (5347:5347:5347) (5703:5703:5703))
        (PORT d[8] (5803:5803:5803) (6239:6239:6239))
        (PORT d[9] (5857:5857:5857) (6334:6334:6334))
        (PORT d[10] (5050:5050:5050) (5448:5448:5448))
        (PORT d[11] (4501:4501:4501) (4821:4821:4821))
        (PORT d[12] (5038:5038:5038) (5404:5404:5404))
        (PORT clk (2712:2712:2712) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5486:5486:5486) (5296:5296:5296))
        (PORT clk (2712:2712:2712) (2639:2639:2639))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2643:2643:2643))
        (PORT d[0] (6113:6113:6113) (5931:5931:5931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2644:2644:2644))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (5401:5401:5401))
        (PORT d[1] (5114:5114:5114) (5505:5505:5505))
        (PORT d[2] (6026:6026:6026) (6435:6435:6435))
        (PORT d[3] (5539:5539:5539) (5879:5879:5879))
        (PORT d[4] (6189:6189:6189) (6635:6635:6635))
        (PORT d[5] (5823:5823:5823) (6261:6261:6261))
        (PORT d[6] (5486:5486:5486) (5924:5924:5924))
        (PORT d[7] (5349:5349:5349) (5704:5704:5704))
        (PORT d[8] (5805:5805:5805) (6240:6240:6240))
        (PORT d[9] (5859:5859:5859) (6335:6335:6335))
        (PORT d[10] (5052:5052:5052) (5449:5449:5449))
        (PORT d[11] (4503:4503:4503) (4822:4822:4822))
        (PORT d[12] (5040:5040:5040) (5405:5405:5405))
        (PORT clk (2670:2670:2670) (2563:2563:2563))
        (PORT ena (5529:5529:5529) (5740:5740:5740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2563:2563:2563))
        (PORT d[0] (5529:5529:5529) (5740:5740:5740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2671:2671:2671) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (4080:4080:4080))
        (PORT clk (2723:2723:2723) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5686:5686:5686) (6037:6037:6037))
        (PORT d[1] (4772:4772:4772) (5164:5164:5164))
        (PORT d[2] (5678:5678:5678) (6097:6097:6097))
        (PORT d[3] (4871:4871:4871) (5222:5222:5222))
        (PORT d[4] (6599:6599:6599) (7107:7107:7107))
        (PORT d[5] (5511:5511:5511) (5960:5960:5960))
        (PORT d[6] (6776:6776:6776) (7339:7339:7339))
        (PORT d[7] (4518:4518:4518) (4817:4817:4817))
        (PORT d[8] (5443:5443:5443) (5877:5877:5877))
        (PORT d[9] (6182:6182:6182) (6648:6648:6648))
        (PORT d[10] (5384:5384:5384) (5773:5773:5773))
        (PORT d[11] (4830:4830:4830) (5142:5142:5142))
        (PORT d[12] (4291:4291:4291) (4614:4614:4614))
        (PORT clk (2719:2719:2719) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3747:3747:3747))
        (PORT clk (2719:2719:2719) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2642:2642:2642))
        (PORT d[0] (4388:4388:4388) (4389:4389:4389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5368:5368:5368) (5730:5730:5730))
        (PORT d[1] (4723:4723:4723) (5114:5114:5114))
        (PORT d[2] (5732:5732:5732) (6149:6149:6149))
        (PORT d[3] (4873:4873:4873) (5223:5223:5223))
        (PORT d[4] (6626:6626:6626) (7132:7132:7132))
        (PORT d[5] (5513:5513:5513) (5961:5961:5961))
        (PORT d[6] (6778:6778:6778) (7340:7340:7340))
        (PORT d[7] (4520:4520:4520) (4818:4818:4818))
        (PORT d[8] (5445:5445:5445) (5878:5878:5878))
        (PORT d[9] (6184:6184:6184) (6649:6649:6649))
        (PORT d[10] (5386:5386:5386) (5774:5774:5774))
        (PORT d[11] (4832:4832:4832) (5143:5143:5143))
        (PORT d[12] (4293:4293:4293) (4615:4615:4615))
        (PORT clk (2677:2677:2677) (2562:2562:2562))
        (PORT ena (5825:5825:5825) (6034:6034:6034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2562:2562:2562))
        (PORT d[0] (5825:5825:5825) (6034:6034:6034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2678:2678:2678) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6163:6163:6163) (6171:6171:6171))
        (PORT datab (1381:1381:1381) (1393:1393:1393))
        (PORT datac (4168:4168:4168) (4158:4158:4158))
        (PORT datad (1690:1690:1690) (1678:1678:1678))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4679:4679:4679))
        (PORT clk (2687:2687:2687) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (5323:5323:5323))
        (PORT d[1] (6120:6120:6120) (6498:6498:6498))
        (PORT d[2] (6379:6379:6379) (6800:6800:6800))
        (PORT d[3] (4615:4615:4615) (4944:4944:4944))
        (PORT d[4] (6912:6912:6912) (7354:7354:7354))
        (PORT d[5] (6491:6491:6491) (6915:6915:6915))
        (PORT d[6] (5550:5550:5550) (5995:5995:5995))
        (PORT d[7] (4982:4982:4982) (5343:5343:5343))
        (PORT d[8] (6427:6427:6427) (6851:6851:6851))
        (PORT d[9] (5984:5984:5984) (6408:6408:6408))
        (PORT d[10] (5754:5754:5754) (6144:6144:6144))
        (PORT d[11] (4594:4594:4594) (4919:4919:4919))
        (PORT d[12] (4621:4621:4621) (4981:4981:4981))
        (PORT clk (2683:2683:2683) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8089:8089:8089) (8302:8302:8302))
        (PORT clk (2683:2683:2683) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2611:2611:2611))
        (PORT d[0] (8702:8702:8702) (8945:8945:8945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2612:2612:2612))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2612:2612:2612))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2688:2688:2688) (2612:2612:2612))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (5350:5350:5350))
        (PORT d[1] (5803:5803:5803) (6189:6189:6189))
        (PORT d[2] (6407:6407:6407) (6830:6830:6830))
        (PORT d[3] (4617:4617:4617) (4945:4945:4945))
        (PORT d[4] (6888:6888:6888) (7326:7326:7326))
        (PORT d[5] (6493:6493:6493) (6916:6916:6916))
        (PORT d[6] (5552:5552:5552) (5996:5996:5996))
        (PORT d[7] (4984:4984:4984) (5344:5344:5344))
        (PORT d[8] (6429:6429:6429) (6852:6852:6852))
        (PORT d[9] (5986:5986:5986) (6409:6409:6409))
        (PORT d[10] (5756:5756:5756) (6145:6145:6145))
        (PORT d[11] (4596:4596:4596) (4920:4920:4920))
        (PORT d[12] (4623:4623:4623) (4982:4982:4982))
        (PORT clk (2641:2641:2641) (2531:2531:2531))
        (PORT ena (5526:5526:5526) (5735:5735:5735))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2641:2641:2641) (2531:2531:2531))
        (PORT d[0] (5526:5526:5526) (5735:5735:5735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2642:2642:2642) (2532:2532:2532))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4337:4337:4337) (4621:4621:4621))
        (PORT clk (2706:2706:2706) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4990:4990:4990) (5341:5341:5341))
        (PORT d[1] (5491:5491:5491) (5879:5879:5879))
        (PORT d[2] (6028:6028:6028) (6453:6453:6453))
        (PORT d[3] (5552:5552:5552) (5890:5890:5890))
        (PORT d[4] (6310:6310:6310) (6817:6817:6817))
        (PORT d[5] (6180:6180:6180) (6621:6621:6621))
        (PORT d[6] (5490:5490:5490) (5926:5926:5926))
        (PORT d[7] (5286:5286:5286) (5623:5623:5623))
        (PORT d[8] (6101:6101:6101) (6530:6530:6530))
        (PORT d[9] (6160:6160:6160) (6637:6637:6637))
        (PORT d[10] (5397:5397:5397) (5791:5791:5791))
        (PORT d[11] (4542:4542:4542) (4866:4866:4866))
        (PORT d[12] (4695:4695:4695) (5065:5065:5065))
        (PORT clk (2702:2702:2702) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3780:3780:3780))
        (PORT clk (2702:2702:2702) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2706:2706:2706) (2633:2633:2633))
        (PORT d[0] (4480:4480:4480) (4415:4415:4415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2634:2634:2634))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5350:5350:5350) (5702:5702:5702))
        (PORT d[1] (5508:5508:5508) (5896:5896:5896))
        (PORT d[2] (6056:6056:6056) (6482:6482:6482))
        (PORT d[3] (5554:5554:5554) (5891:5891:5891))
        (PORT d[4] (6329:6329:6329) (6849:6849:6849))
        (PORT d[5] (6182:6182:6182) (6622:6622:6622))
        (PORT d[6] (5492:5492:5492) (5927:5927:5927))
        (PORT d[7] (5288:5288:5288) (5624:5624:5624))
        (PORT d[8] (6103:6103:6103) (6531:6531:6531))
        (PORT d[9] (6162:6162:6162) (6638:6638:6638))
        (PORT d[10] (5399:5399:5399) (5792:5792:5792))
        (PORT d[11] (4544:4544:4544) (4867:4867:4867))
        (PORT d[12] (4697:4697:4697) (5066:5066:5066))
        (PORT clk (2660:2660:2660) (2553:2553:2553))
        (PORT ena (5448:5448:5448) (5660:5660:5660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2660:2660:2660) (2553:2553:2553))
        (PORT d[0] (5448:5448:5448) (5660:5660:5660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2661:2661:2661) (2554:2554:2554))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6160:6160:6160) (6167:6167:6167))
        (PORT datab (1020:1020:1020) (1020:1020:1020))
        (PORT datac (4166:4166:4166) (4155:4155:4155))
        (PORT datad (1079:1079:1079) (1084:1084:1084))
        (IOPATH dataa combout (434:434:434) (441:441:441))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datac (3991:3991:3991) (3965:3965:3965))
        (PORT datad (202:202:202) (224:224:224))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4820:4820:4820) (5173:5173:5173))
        (PORT clk (2730:2730:2730) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8667:8667:8667) (9098:9098:9098))
        (PORT d[1] (7409:7409:7409) (7857:7857:7857))
        (PORT d[2] (7248:7248:7248) (7729:7729:7729))
        (PORT d[3] (4647:4647:4647) (5004:5004:5004))
        (PORT d[4] (6869:6869:6869) (7248:7248:7248))
        (PORT d[5] (5312:5312:5312) (5670:5670:5670))
        (PORT d[6] (5794:5794:5794) (6146:6146:6146))
        (PORT d[7] (8241:8241:8241) (8664:8664:8664))
        (PORT d[8] (8953:8953:8953) (9504:9504:9504))
        (PORT d[9] (7359:7359:7359) (7755:7755:7755))
        (PORT d[10] (4659:4659:4659) (5020:5020:5020))
        (PORT d[11] (6218:6218:6218) (6704:6704:6704))
        (PORT d[12] (8430:8430:8430) (8894:8894:8894))
        (PORT clk (2726:2726:2726) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2608:2608:2608))
        (PORT clk (2726:2726:2726) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2655:2655:2655))
        (PORT d[0] (3366:3366:3366) (3243:3243:3243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2656:2656:2656))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8317:8317:8317) (8759:8759:8759))
        (PORT d[1] (7448:7448:7448) (7883:7883:7883))
        (PORT d[2] (7261:7261:7261) (7726:7726:7726))
        (PORT d[3] (4649:4649:4649) (5005:5005:5005))
        (PORT d[4] (6833:6833:6833) (7224:7224:7224))
        (PORT d[5] (5314:5314:5314) (5671:5671:5671))
        (PORT d[6] (5796:5796:5796) (6147:6147:6147))
        (PORT d[7] (8243:8243:8243) (8665:8665:8665))
        (PORT d[8] (8955:8955:8955) (9505:9505:9505))
        (PORT d[9] (7361:7361:7361) (7756:7756:7756))
        (PORT d[10] (4661:4661:4661) (5021:5021:5021))
        (PORT d[11] (6220:6220:6220) (6705:6705:6705))
        (PORT d[12] (8432:8432:8432) (8895:8895:8895))
        (PORT clk (2684:2684:2684) (2575:2575:2575))
        (PORT ena (3284:3284:3284) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2575:2575:2575))
        (PORT d[0] (3284:3284:3284) (3258:3258:3258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2685:2685:2685) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5137:5137:5137) (5477:5477:5477))
        (PORT clk (2725:2725:2725) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8647:8647:8647) (9078:9078:9078))
        (PORT d[1] (7820:7820:7820) (8269:8269:8269))
        (PORT d[2] (7273:7273:7273) (7753:7753:7753))
        (PORT d[3] (4691:4691:4691) (5050:5050:5050))
        (PORT d[4] (6817:6817:6817) (7208:7208:7208))
        (PORT d[5] (4687:4687:4687) (5067:5067:5067))
        (PORT d[6] (3921:3921:3921) (4218:4218:4218))
        (PORT d[7] (8242:8242:8242) (8664:8664:8664))
        (PORT d[8] (8952:8952:8952) (9503:9503:9503))
        (PORT d[9] (7042:7042:7042) (7440:7440:7440))
        (PORT d[10] (4971:4971:4971) (5324:5324:5324))
        (PORT d[11] (6532:6532:6532) (7007:7007:7007))
        (PORT d[12] (5006:5006:5006) (5402:5402:5402))
        (PORT clk (2721:2721:2721) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2533:2533:2533))
        (PORT clk (2721:2721:2721) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2651:2651:2651))
        (PORT d[0] (3304:3304:3304) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2726:2726:2726) (2652:2652:2652))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8318:8318:8318) (8760:8760:8760))
        (PORT d[1] (7822:7822:7822) (8268:8268:8268))
        (PORT d[2] (7275:7275:7275) (7754:7754:7754))
        (PORT d[3] (4693:4693:4693) (5051:5051:5051))
        (PORT d[4] (4955:4955:4955) (5327:5327:5327))
        (PORT d[5] (4689:4689:4689) (5068:5068:5068))
        (PORT d[6] (3923:3923:3923) (4219:4219:4219))
        (PORT d[7] (8244:8244:8244) (8665:8665:8665))
        (PORT d[8] (8954:8954:8954) (9504:9504:9504))
        (PORT d[9] (7044:7044:7044) (7441:7441:7441))
        (PORT d[10] (4973:4973:4973) (5325:5325:5325))
        (PORT d[11] (6534:6534:6534) (7008:7008:7008))
        (PORT d[12] (5008:5008:5008) (5403:5403:5403))
        (PORT clk (2679:2679:2679) (2571:2571:2571))
        (PORT ena (3293:3293:3293) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2679:2679:2679) (2571:2571:2571))
        (PORT d[0] (3293:3293:3293) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2680:2680:2680) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2399:2399:2399) (2366:2366:2366))
        (PORT datab (1030:1030:1030) (1031:1031:1031))
        (PORT datac (2408:2408:2408) (2392:2392:2392))
        (PORT datad (709:709:709) (714:714:714))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (5199:5199:5199))
        (PORT clk (2722:2722:2722) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5668:5668:5668) (6013:6013:6013))
        (PORT d[1] (5137:5137:5137) (5530:5530:5530))
        (PORT d[2] (6028:6028:6028) (6452:6452:6452))
        (PORT d[3] (5198:5198:5198) (5543:5543:5543))
        (PORT d[4] (6180:6180:6180) (6614:6614:6614))
        (PORT d[5] (5839:5839:5839) (6283:6283:6283))
        (PORT d[6] (5493:5493:5493) (5929:5929:5929))
        (PORT d[7] (4235:4235:4235) (4550:4550:4550))
        (PORT d[8] (5775:5775:5775) (6208:6208:6208))
        (PORT d[9] (5858:5858:5858) (6334:6334:6334))
        (PORT d[10] (5392:5392:5392) (5782:5782:5782))
        (PORT d[11] (4511:4511:4511) (4835:4835:4835))
        (PORT d[12] (5039:5039:5039) (5405:5405:5405))
        (PORT clk (2718:2718:2718) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6599:6599:6599) (6453:6453:6453))
        (PORT clk (2718:2718:2718) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2648:2648:2648))
        (PORT d[0] (7284:7284:7284) (7139:7139:7139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2723:2723:2723) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5033:5033:5033) (5402:5402:5402))
        (PORT d[1] (5139:5139:5139) (5531:5531:5531))
        (PORT d[2] (6092:6092:6092) (6507:6507:6507))
        (PORT d[3] (5200:5200:5200) (5544:5544:5544))
        (PORT d[4] (6172:6172:6172) (6620:6620:6620))
        (PORT d[5] (5841:5841:5841) (6284:6284:6284))
        (PORT d[6] (5495:5495:5495) (5930:5930:5930))
        (PORT d[7] (4237:4237:4237) (4551:4551:4551))
        (PORT d[8] (5777:5777:5777) (6209:6209:6209))
        (PORT d[9] (5860:5860:5860) (6335:6335:6335))
        (PORT d[10] (5394:5394:5394) (5783:5783:5783))
        (PORT d[11] (4513:4513:4513) (4836:4836:4836))
        (PORT d[12] (5041:5041:5041) (5406:5406:5406))
        (PORT clk (2676:2676:2676) (2568:2568:2568))
        (PORT ena (5482:5482:5482) (5699:5699:5699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2568:2568:2568))
        (PORT d[0] (5482:5482:5482) (5699:5699:5699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2677:2677:2677) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (5027:5027:5027))
        (PORT clk (2665:2665:2665) (2591:2591:2591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6489:6489:6489) (6938:6938:6938))
        (PORT d[1] (4656:4656:4656) (4981:4981:4981))
        (PORT d[2] (6881:6881:6881) (7345:7345:7345))
        (PORT d[3] (4662:4662:4662) (5022:5022:5022))
        (PORT d[4] (5374:5374:5374) (5783:5783:5783))
        (PORT d[5] (4254:4254:4254) (4580:4580:4580))
        (PORT d[6] (7875:7875:7875) (8471:8471:8471))
        (PORT d[7] (4337:4337:4337) (4670:4670:4670))
        (PORT d[8] (8280:8280:8280) (8844:8844:8844))
        (PORT d[9] (6368:6368:6368) (6776:6776:6776))
        (PORT d[10] (5407:5407:5407) (5760:5760:5760))
        (PORT d[11] (7198:7198:7198) (7663:7663:7663))
        (PORT d[12] (6103:6103:6103) (6489:6489:6489))
        (PORT clk (2661:2661:2661) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5246:5246:5246) (5004:5004:5004))
        (PORT clk (2661:2661:2661) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2665:2665:2665) (2591:2591:2591))
        (PORT d[0] (5814:5814:5814) (5584:5584:5584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6492:6492:6492) (6937:6937:6937))
        (PORT d[1] (4928:4928:4928) (5237:5237:5237))
        (PORT d[2] (6546:6546:6546) (7030:7030:7030))
        (PORT d[3] (4664:4664:4664) (5023:5023:5023))
        (PORT d[4] (5683:5683:5683) (6078:6078:6078))
        (PORT d[5] (4256:4256:4256) (4581:4581:4581))
        (PORT d[6] (7877:7877:7877) (8472:8472:8472))
        (PORT d[7] (4339:4339:4339) (4671:4671:4671))
        (PORT d[8] (8282:8282:8282) (8845:8845:8845))
        (PORT d[9] (6370:6370:6370) (6777:6777:6777))
        (PORT d[10] (5409:5409:5409) (5761:5761:5761))
        (PORT d[11] (7200:7200:7200) (7664:7664:7664))
        (PORT d[12] (6105:6105:6105) (6490:6490:6490))
        (PORT clk (2619:2619:2619) (2511:2511:2511))
        (PORT ena (6249:6249:6249) (6500:6500:6500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2619:2619:2619) (2511:2511:2511))
        (PORT d[0] (6249:6249:6249) (6500:6500:6500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2620:2620:2620) (2512:2512:2512))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6157:6157:6157) (6163:6163:6163))
        (PORT datab (4210:4210:4210) (4191:4191:4191))
        (PORT datac (1339:1339:1339) (1338:1338:1338))
        (PORT datad (1817:1817:1817) (1802:1802:1802))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (276:276:276))
        (PORT datab (2441:2441:2441) (2404:2404:2404))
        (PORT datac (3997:3997:3997) (3972:3972:3972))
        (PORT datad (201:201:201) (224:224:224))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (792:792:792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4634:4634:4634))
        (PORT clk (2753:2753:2753) (2678:2678:2678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5419:5419:5419))
        (PORT d[1] (4750:4750:4750) (5139:5139:5139))
        (PORT d[2] (8412:8412:8412) (8807:8807:8807))
        (PORT d[3] (9614:9614:9614) (10195:10195:10195))
        (PORT d[4] (5518:5518:5518) (5949:5949:5949))
        (PORT d[5] (7108:7108:7108) (7601:7601:7601))
        (PORT d[6] (8524:8524:8524) (9066:9066:9066))
        (PORT d[7] (7205:7205:7205) (7614:7614:7614))
        (PORT d[8] (5304:5304:5304) (5693:5693:5693))
        (PORT d[9] (5986:5986:5986) (6483:6483:6483))
        (PORT d[10] (4674:4674:4674) (5047:5047:5047))
        (PORT d[11] (9299:9299:9299) (9880:9880:9880))
        (PORT d[12] (5090:5090:5090) (5499:5499:5499))
        (PORT clk (2749:2749:2749) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5943:5943:5943) (5989:5989:5989))
        (PORT clk (2749:2749:2749) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2753:2753:2753) (2678:2678:2678))
        (PORT d[0] (6570:6570:6570) (6624:6624:6624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2679:2679:2679))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2679:2679:2679))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2754:2754:2754) (2679:2679:2679))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5420:5420:5420))
        (PORT d[1] (4762:4762:4762) (5135:5135:5135))
        (PORT d[2] (8414:8414:8414) (8808:8808:8808))
        (PORT d[3] (9616:9616:9616) (10196:10196:10196))
        (PORT d[4] (5756:5756:5756) (6174:6174:6174))
        (PORT d[5] (7110:7110:7110) (7602:7602:7602))
        (PORT d[6] (8526:8526:8526) (9067:9067:9067))
        (PORT d[7] (7207:7207:7207) (7615:7615:7615))
        (PORT d[8] (5306:5306:5306) (5694:5694:5694))
        (PORT d[9] (5988:5988:5988) (6484:6484:6484))
        (PORT d[10] (4676:4676:4676) (5048:5048:5048))
        (PORT d[11] (9301:9301:9301) (9881:9881:9881))
        (PORT d[12] (5092:5092:5092) (5500:5500:5500))
        (PORT clk (2707:2707:2707) (2598:2598:2598))
        (PORT ena (3587:3587:3587) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2598:2598:2598))
        (PORT d[0] (3587:3587:3587) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2708:2708:2708) (2599:2599:2599))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4392:4392:4392))
        (PORT clk (2776:2776:2776) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6659:6659:6659) (7124:7124:7124))
        (PORT d[1] (7321:7321:7321) (7747:7747:7747))
        (PORT d[2] (7544:7544:7544) (7986:7986:7986))
        (PORT d[3] (4910:4910:4910) (5240:5240:5240))
        (PORT d[4] (7365:7365:7365) (7852:7852:7852))
        (PORT d[5] (7793:7793:7793) (8327:8327:8327))
        (PORT d[6] (8580:8580:8580) (9159:9159:9159))
        (PORT d[7] (4602:4602:4602) (4949:4949:4949))
        (PORT d[8] (4647:4647:4647) (4983:4983:4983))
        (PORT d[9] (5080:5080:5080) (5482:5482:5482))
        (PORT d[10] (6516:6516:6516) (6941:6941:6941))
        (PORT d[11] (6290:6290:6290) (6803:6803:6803))
        (PORT d[12] (6874:6874:6874) (7402:7402:7402))
        (PORT clk (2772:2772:2772) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1196:1196:1196))
        (PORT clk (2772:2772:2772) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2702:2702:2702))
        (PORT d[0] (1915:1915:1915) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2703:2703:2703))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (7150:7150:7150))
        (PORT d[1] (6957:6957:6957) (7387:7387:7387))
        (PORT d[2] (7546:7546:7546) (7987:7987:7987))
        (PORT d[3] (4912:4912:4912) (5241:5241:5241))
        (PORT d[4] (7054:7054:7054) (7567:7567:7567))
        (PORT d[5] (7795:7795:7795) (8328:8328:8328))
        (PORT d[6] (8582:8582:8582) (9160:9160:9160))
        (PORT d[7] (4604:4604:4604) (4950:4950:4950))
        (PORT d[8] (4649:4649:4649) (4984:4984:4984))
        (PORT d[9] (5082:5082:5082) (5483:5483:5483))
        (PORT d[10] (6518:6518:6518) (6942:6942:6942))
        (PORT d[11] (6292:6292:6292) (6804:6804:6804))
        (PORT d[12] (6876:6876:6876) (7403:7403:7403))
        (PORT clk (2730:2730:2730) (2622:2622:2622))
        (PORT ena (3149:3149:3149) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2622:2622:2622))
        (PORT d[0] (3149:3149:3149) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1632:1632:1632))
        (PORT datab (2133:2133:2133) (2144:2144:2144))
        (PORT datac (2117:2117:2117) (2126:2126:2126))
        (PORT datad (1763:1763:1763) (1734:1734:1734))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4317:4317:4317) (4641:4641:4641))
        (PORT clk (2748:2748:2748) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5713:5713:5713) (6097:6097:6097))
        (PORT d[1] (6330:6330:6330) (6742:6742:6742))
        (PORT d[2] (8051:8051:8051) (8453:8453:8453))
        (PORT d[3] (6259:6259:6259) (6730:6730:6730))
        (PORT d[4] (5454:5454:5454) (5884:5884:5884))
        (PORT d[5] (7452:7452:7452) (7946:7946:7946))
        (PORT d[6] (8557:8557:8557) (9099:9099:9099))
        (PORT d[7] (5087:5087:5087) (5495:5495:5495))
        (PORT d[8] (5710:5710:5710) (6107:6107:6107))
        (PORT d[9] (5908:5908:5908) (6403:6403:6403))
        (PORT d[10] (4983:4983:4983) (5342:5342:5342))
        (PORT d[11] (9301:9301:9301) (9881:9881:9881))
        (PORT d[12] (5067:5067:5067) (5472:5472:5472))
        (PORT clk (2744:2744:2744) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (3974:3974:3974))
        (PORT clk (2744:2744:2744) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2748:2748:2748) (2675:2675:2675))
        (PORT d[0] (4719:4719:4719) (4609:4609:4609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2749:2749:2749) (2676:2676:2676))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5372:5372:5372) (5767:5767:5767))
        (PORT d[1] (5074:5074:5074) (5458:5458:5458))
        (PORT d[2] (8079:8079:8079) (8483:8483:8483))
        (PORT d[3] (6261:6261:6261) (6731:6731:6731))
        (PORT d[4] (5456:5456:5456) (5885:5885:5885))
        (PORT d[5] (7454:7454:7454) (7947:7947:7947))
        (PORT d[6] (8559:8559:8559) (9100:9100:9100))
        (PORT d[7] (5089:5089:5089) (5496:5496:5496))
        (PORT d[8] (5712:5712:5712) (6108:6108:6108))
        (PORT d[9] (5910:5910:5910) (6404:6404:6404))
        (PORT d[10] (4985:4985:4985) (5343:5343:5343))
        (PORT d[11] (9303:9303:9303) (9882:9882:9882))
        (PORT d[12] (5069:5069:5069) (5473:5473:5473))
        (PORT clk (2702:2702:2702) (2595:2595:2595))
        (PORT ena (3234:3234:3234) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2702:2702:2702) (2595:2595:2595))
        (PORT d[0] (3234:3234:3234) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2703:2703:2703) (2596:2596:2596))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4327:4327:4327) (4650:4650:4650))
        (PORT clk (2755:2755:2755) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (6098:6098:6098))
        (PORT d[1] (5967:5967:5967) (6386:6386:6386))
        (PORT d[2] (5056:5056:5056) (5429:5429:5429))
        (PORT d[3] (9586:9586:9586) (10164:10164:10164))
        (PORT d[4] (5859:5859:5859) (6291:6291:6291))
        (PORT d[5] (7139:7139:7139) (7637:7637:7637))
        (PORT d[6] (8514:8514:8514) (9055:9055:9055))
        (PORT d[7] (7231:7231:7231) (7642:7642:7642))
        (PORT d[8] (5721:5721:5721) (6116:6116:6116))
        (PORT d[9] (5997:5997:5997) (6497:6497:6497))
        (PORT d[10] (9778:9778:9778) (10288:10288:10288))
        (PORT d[11] (9316:9316:9316) (9902:9902:9902))
        (PORT d[12] (5121:5121:5121) (5534:5534:5534))
        (PORT clk (2751:2751:2751) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7757:7757:7757) (7682:7682:7682))
        (PORT clk (2751:2751:2751) (2677:2677:2677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2755:2755:2755) (2681:2681:2681))
        (PORT d[0] (8384:8384:8384) (8317:8317:8317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2756:2756:2756) (2682:2682:2682))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5458:5458:5458) (5868:5868:5868))
        (PORT d[1] (6304:6304:6304) (6731:6731:6731))
        (PORT d[2] (8407:8407:8407) (8794:8794:8794))
        (PORT d[3] (9588:9588:9588) (10165:10165:10165))
        (PORT d[4] (5495:5495:5495) (5922:5922:5922))
        (PORT d[5] (7141:7141:7141) (7638:7638:7638))
        (PORT d[6] (8516:8516:8516) (9056:9056:9056))
        (PORT d[7] (7233:7233:7233) (7643:7643:7643))
        (PORT d[8] (5723:5723:5723) (6117:6117:6117))
        (PORT d[9] (5999:5999:5999) (6498:6498:6498))
        (PORT d[10] (9780:9780:9780) (10289:10289:10289))
        (PORT d[11] (9318:9318:9318) (9903:9903:9903))
        (PORT d[12] (5123:5123:5123) (5535:5535:5535))
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (PORT ena (3292:3292:3292) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2709:2709:2709) (2601:2601:2601))
        (PORT d[0] (3292:3292:3292) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2710:2710:2710) (2602:2602:2602))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1472:1472:1472))
        (PORT datab (2133:2133:2133) (2144:2144:2144))
        (PORT datac (2117:2117:2117) (2126:2126:2126))
        (PORT datad (1503:1503:1503) (1446:1446:1446))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (274:274:274))
        (PORT datab (237:237:237) (265:265:265))
        (PORT datac (2064:2064:2064) (2055:2055:2055))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (421:421:421) (407:407:407))
        (IOPATH datac combout (287:287:287) (282:282:282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4969:4969:4969))
        (PORT clk (2721:2721:2721) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8331:8331:8331) (8771:8771:8771))
        (PORT d[1] (7479:7479:7479) (7933:7933:7933))
        (PORT d[2] (7584:7584:7584) (8057:8057:8057))
        (PORT d[3] (4979:4979:4979) (5331:5331:5331))
        (PORT d[4] (6870:6870:6870) (7250:7250:7250))
        (PORT d[5] (4964:4964:4964) (5330:5330:5330))
        (PORT d[6] (5761:5761:5761) (6110:6110:6110))
        (PORT d[7] (8263:8263:8263) (8693:8693:8693))
        (PORT d[8] (9313:9313:9313) (9856:9856:9856))
        (PORT d[9] (7336:7336:7336) (7727:7727:7727))
        (PORT d[10] (6157:6157:6157) (6537:6537:6537))
        (PORT d[11] (6173:6173:6173) (6651:6651:6651))
        (PORT d[12] (8391:8391:8391) (8849:8849:8849))
        (PORT clk (2717:2717:2717) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2523:2523:2523))
        (PORT clk (2717:2717:2717) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2642:2642:2642))
        (PORT d[0] (3295:3295:3295) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2722:2722:2722) (2643:2643:2643))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7922:7922:7922) (8363:8363:8363))
        (PORT d[1] (7455:7455:7455) (7905:7905:7905))
        (PORT d[2] (7596:7596:7596) (8054:8054:8054))
        (PORT d[3] (4981:4981:4981) (5332:5332:5332))
        (PORT d[4] (6834:6834:6834) (7226:7226:7226))
        (PORT d[5] (4966:4966:4966) (5331:5331:5331))
        (PORT d[6] (5763:5763:5763) (6111:6111:6111))
        (PORT d[7] (8265:8265:8265) (8694:8694:8694))
        (PORT d[8] (9315:9315:9315) (9857:9857:9857))
        (PORT d[9] (7338:7338:7338) (7728:7728:7728))
        (PORT d[10] (6159:6159:6159) (6538:6538:6538))
        (PORT d[11] (6175:6175:6175) (6652:6652:6652))
        (PORT d[12] (8393:8393:8393) (8850:8850:8850))
        (PORT clk (2675:2675:2675) (2562:2562:2562))
        (PORT ena (3215:3215:3215) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2562:2562:2562))
        (PORT d[0] (3215:3215:3215) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2676:2676:2676) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (5273:5273:5273))
        (PORT clk (2736:2736:2736) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8241:8241:8241) (8673:8673:8673))
        (PORT d[1] (7478:7478:7478) (7931:7931:7931))
        (PORT d[2] (7617:7617:7617) (8094:8094:8094))
        (PORT d[3] (4661:4661:4661) (5022:5022:5022))
        (PORT d[4] (4985:4985:4985) (5362:5362:5362))
        (PORT d[5] (5001:5001:5001) (5370:5370:5370))
        (PORT d[6] (5400:5400:5400) (5751:5751:5751))
        (PORT d[7] (8254:8254:8254) (8681:8681:8681))
        (PORT d[8] (9323:9323:9323) (9869:9869:9869))
        (PORT d[9] (7369:7369:7369) (7762:7762:7762))
        (PORT d[10] (4685:4685:4685) (5047:5047:5047))
        (PORT d[11] (6226:6226:6226) (6709:6709:6709))
        (PORT d[12] (8080:8080:8080) (8550:8550:8550))
        (PORT clk (2732:2732:2732) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2237:2237:2237))
        (PORT clk (2732:2732:2732) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2663:2663:2663))
        (PORT d[0] (3001:3001:3001) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7939:7939:7939) (8382:8382:8382))
        (PORT d[1] (7454:7454:7454) (7904:7904:7904))
        (PORT d[2] (7628:7628:7628) (8091:8091:8091))
        (PORT d[3] (4663:4663:4663) (5023:5023:5023))
        (PORT d[4] (4959:4959:4959) (5339:5339:5339))
        (PORT d[5] (5003:5003:5003) (5371:5371:5371))
        (PORT d[6] (5402:5402:5402) (5752:5752:5752))
        (PORT d[7] (8256:8256:8256) (8682:8682:8682))
        (PORT d[8] (9325:9325:9325) (9870:9870:9870))
        (PORT d[9] (7371:7371:7371) (7763:7763:7763))
        (PORT d[10] (4687:4687:4687) (5048:5048:5048))
        (PORT d[11] (6228:6228:6228) (6710:6710:6710))
        (PORT d[12] (8082:8082:8082) (8551:8551:8551))
        (PORT clk (2690:2690:2690) (2583:2583:2583))
        (PORT ena (3285:3285:3285) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2583:2583:2583))
        (PORT d[0] (3285:3285:3285) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2584:2584:2584))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1417:1417:1417))
        (PORT datab (1438:1438:1438) (1438:1438:1438))
        (PORT datac (2116:2116:2116) (2124:2124:2124))
        (PORT datad (2091:2091:2091) (2095:2095:2095))
        (IOPATH dataa combout (360:360:360) (356:356:356))
        (IOPATH datab combout (404:404:404) (397:397:397))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4980:4980:4980) (5340:5340:5340))
        (PORT clk (2746:2746:2746) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8025:8025:8025) (8471:8471:8471))
        (PORT d[1] (7113:7113:7113) (7568:7568:7568))
        (PORT d[2] (7924:7924:7924) (8389:8389:8389))
        (PORT d[3] (4707:4707:4707) (5069:5069:5069))
        (PORT d[4] (7219:7219:7219) (7597:7597:7597))
        (PORT d[5] (4655:4655:4655) (5029:5029:5029))
        (PORT d[6] (4635:4635:4635) (4990:4990:4990))
        (PORT d[7] (7922:7922:7922) (8355:8355:8355))
        (PORT d[8] (4701:4701:4701) (5032:5032:5032))
        (PORT d[9] (7661:7661:7661) (8046:8046:8046))
        (PORT d[10] (5834:5834:5834) (6225:6225:6225))
        (PORT d[11] (9464:9464:9464) (10093:10093:10093))
        (PORT d[12] (8059:8059:8059) (8528:8528:8528))
        (PORT clk (2742:2742:2742) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2265:2265:2265))
        (PORT clk (2742:2742:2742) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2746:2746:2746) (2671:2671:2671))
        (PORT d[0] (3039:3039:3039) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2747:2747:2747) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7577:7577:7577) (8022:8022:8022))
        (PORT d[1] (7088:7088:7088) (7540:7540:7540))
        (PORT d[2] (7936:7936:7936) (8387:8387:8387))
        (PORT d[3] (4709:4709:4709) (5070:5070:5070))
        (PORT d[4] (7184:7184:7184) (7573:7573:7573))
        (PORT d[5] (4657:4657:4657) (5030:5030:5030))
        (PORT d[6] (4637:4637:4637) (4991:4991:4991))
        (PORT d[7] (7924:7924:7924) (8356:8356:8356))
        (PORT d[8] (4703:4703:4703) (5033:5033:5033))
        (PORT d[9] (7663:7663:7663) (8047:8047:8047))
        (PORT d[10] (5836:5836:5836) (6226:6226:6226))
        (PORT d[11] (9466:9466:9466) (10094:10094:10094))
        (PORT d[12] (8061:8061:8061) (8529:8529:8529))
        (PORT clk (2700:2700:2700) (2591:2591:2591))
        (PORT ena (3550:3550:3550) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2700:2700:2700) (2591:2591:2591))
        (PORT d[0] (3550:3550:3550) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2701:2701:2701) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4980:4980:4980) (5334:5334:5334))
        (PORT clk (2729:2729:2729) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8341:8341:8341) (8778:8778:8778))
        (PORT d[1] (7465:7465:7465) (7917:7917:7917))
        (PORT d[2] (7645:7645:7645) (8130:8130:8130))
        (PORT d[3] (4643:4643:4643) (5005:5005:5005))
        (PORT d[4] (7255:7255:7255) (7634:7634:7634))
        (PORT d[5] (7936:7936:7936) (8468:8468:8468))
        (PORT d[6] (5439:5439:5439) (5797:5797:5797))
        (PORT d[7] (4697:4697:4697) (5060:5060:5060))
        (PORT d[8] (9301:9301:9301) (9844:9844:9844))
        (PORT d[9] (7367:7367:7367) (7763:7763:7763))
        (PORT d[10] (4644:4644:4644) (5001:5001:5001))
        (PORT d[11] (9722:9722:9722) (10335:10335:10335))
        (PORT d[12] (8079:8079:8079) (8550:8550:8550))
        (PORT clk (2725:2725:2725) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2187:2187:2187))
        (PORT clk (2725:2725:2725) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2648:2648:2648))
        (PORT d[0] (2950:2950:2950) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2649:2649:2649))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8013:8013:8013) (8461:8461:8461))
        (PORT d[1] (7467:7467:7467) (7916:7916:7916))
        (PORT d[2] (7602:7602:7602) (8064:8064:8064))
        (PORT d[3] (4645:4645:4645) (5006:5006:5006))
        (PORT d[4] (7246:7246:7246) (7639:7639:7639))
        (PORT d[5] (7938:7938:7938) (8469:8469:8469))
        (PORT d[6] (5441:5441:5441) (5798:5798:5798))
        (PORT d[7] (4699:4699:4699) (5061:5061:5061))
        (PORT d[8] (9303:9303:9303) (9845:9845:9845))
        (PORT d[9] (7369:7369:7369) (7764:7764:7764))
        (PORT d[10] (4646:4646:4646) (5002:5002:5002))
        (PORT d[11] (9724:9724:9724) (10336:10336:10336))
        (PORT d[12] (8081:8081:8081) (8551:8551:8551))
        (PORT clk (2683:2683:2683) (2568:2568:2568))
        (PORT ena (3227:3227:3227) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2568:2568:2568))
        (PORT d[0] (3227:3227:3227) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2684:2684:2684) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1102:1102:1102))
        (PORT datab (1423:1423:1423) (1423:1423:1423))
        (PORT datac (2115:2115:2115) (2123:2123:2123))
        (PORT datad (2090:2090:2090) (2093:2093:2093))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (287:287:287) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (452:452:452))
        (PORT datab (239:239:239) (267:267:267))
        (PORT datac (2062:2062:2062) (2053:2053:2053))
        (PORT datad (200:200:200) (222:222:222))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (750:750:750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5011:5011:5011) (5299:5299:5299))
        (PORT clk (2732:2732:2732) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7248:7248:7248) (7700:7700:7700))
        (PORT d[1] (8190:8190:8190) (8652:8652:8652))
        (PORT d[2] (8304:8304:8304) (8861:8861:8861))
        (PORT d[3] (9129:9129:9129) (9654:9654:9654))
        (PORT d[4] (8172:8172:8172) (8709:8709:8709))
        (PORT d[5] (5382:5382:5382) (5791:5791:5791))
        (PORT d[6] (7723:7723:7723) (8231:8231:8231))
        (PORT d[7] (7390:7390:7390) (7872:7872:7872))
        (PORT d[8] (7789:7789:7789) (8338:8338:8338))
        (PORT d[9] (5832:5832:5832) (6278:6278:6278))
        (PORT d[10] (7654:7654:7654) (8120:8120:8120))
        (PORT d[11] (9250:9250:9250) (9785:9785:9785))
        (PORT d[12] (6236:6236:6236) (6710:6710:6710))
        (PORT clk (2728:2728:2728) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4166:4166:4166))
        (PORT clk (2728:2728:2728) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2654:2654:2654))
        (PORT d[0] (4693:4693:4693) (4759:4759:4759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2655:2655:2655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2733:2733:2733) (2655:2655:2655))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6948:6948:6948) (7416:7416:7416))
        (PORT d[1] (8180:8180:8180) (8655:8655:8655))
        (PORT d[2] (8280:8280:8280) (8833:8833:8833))
        (PORT d[3] (9131:9131:9131) (9655:9655:9655))
        (PORT d[4] (7855:7855:7855) (8403:8403:8403))
        (PORT d[5] (5384:5384:5384) (5792:5792:5792))
        (PORT d[6] (7725:7725:7725) (8232:8232:8232))
        (PORT d[7] (7392:7392:7392) (7873:7873:7873))
        (PORT d[8] (7791:7791:7791) (8339:8339:8339))
        (PORT d[9] (5834:5834:5834) (6279:6279:6279))
        (PORT d[10] (7656:7656:7656) (8121:8121:8121))
        (PORT d[11] (9252:9252:9252) (9786:9786:9786))
        (PORT d[12] (6238:6238:6238) (6711:6711:6711))
        (PORT clk (2686:2686:2686) (2574:2574:2574))
        (PORT ena (4552:4552:4552) (4641:4641:4641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2686:2686:2686) (2574:2574:2574))
        (PORT d[0] (4552:4552:4552) (4641:4641:4641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2687:2687:2687) (2575:2575:2575))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (5171:5171:5171))
        (PORT clk (2692:2692:2692) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8021:8021:8021) (8518:8518:8518))
        (PORT d[1] (8784:8784:8784) (9255:9255:9255))
        (PORT d[2] (7324:7324:7324) (7837:7837:7837))
        (PORT d[3] (5526:5526:5526) (5981:5981:5981))
        (PORT d[4] (7337:7337:7337) (7851:7851:7851))
        (PORT d[5] (7270:7270:7270) (7730:7730:7730))
        (PORT d[6] (7031:7031:7031) (7501:7501:7501))
        (PORT d[7] (7331:7331:7331) (7811:7811:7811))
        (PORT d[8] (6520:6520:6520) (6982:6982:6982))
        (PORT d[9] (6225:6225:6225) (6712:6712:6712))
        (PORT d[10] (5535:5535:5535) (5988:5988:5988))
        (PORT d[11] (5473:5473:5473) (5912:5912:5912))
        (PORT d[12] (5523:5523:5523) (5971:5971:5971))
        (PORT clk (2688:2688:2688) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7822:7822:7822) (7967:7967:7967))
        (PORT clk (2688:2688:2688) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2613:2613:2613))
        (PORT d[0] (8140:8140:8140) (8315:8315:8315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2693:2693:2693) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8005:8005:8005) (8486:8486:8486))
        (PORT d[1] (8760:8760:8760) (9227:9227:9227))
        (PORT d[2] (7350:7350:7350) (7862:7862:7862))
        (PORT d[3] (5528:5528:5528) (5982:5982:5982))
        (PORT d[4] (7293:7293:7293) (7801:7801:7801))
        (PORT d[5] (7272:7272:7272) (7731:7731:7731))
        (PORT d[6] (7033:7033:7033) (7502:7502:7502))
        (PORT d[7] (7333:7333:7333) (7812:7812:7812))
        (PORT d[8] (6522:6522:6522) (6983:6983:6983))
        (PORT d[9] (6227:6227:6227) (6713:6713:6713))
        (PORT d[10] (5537:5537:5537) (5989:5989:5989))
        (PORT d[11] (5475:5475:5475) (5913:5913:5913))
        (PORT d[12] (5525:5525:5525) (5972:5972:5972))
        (PORT clk (2646:2646:2646) (2533:2533:2533))
        (PORT ena (4150:4150:4150) (4210:4210:4210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2646:2646:2646) (2533:2533:2533))
        (PORT d[0] (4150:4150:4150) (4210:4210:4210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2647:2647:2647) (2534:2534:2534))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5446:5446:5446) (5414:5414:5414))
        (PORT datab (1323:1323:1323) (1282:1282:1282))
        (PORT datac (5780:5780:5780) (5916:5916:5916))
        (PORT datad (1613:1613:1613) (1629:1629:1629))
        (IOPATH dataa combout (416:416:416) (432:432:432))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (5015:5015:5015))
        (PORT clk (2741:2741:2741) (2662:2662:2662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7221:7221:7221) (7663:7663:7663))
        (PORT d[1] (8125:8125:8125) (8598:8598:8598))
        (PORT d[2] (8558:8558:8558) (9108:9108:9108))
        (PORT d[3] (9120:9120:9120) (9646:9646:9646))
        (PORT d[4] (7892:7892:7892) (8439:8439:8439))
        (PORT d[5] (8899:8899:8899) (9328:9328:9328))
        (PORT d[6] (5387:5387:5387) (5797:5797:5797))
        (PORT d[7] (7099:7099:7099) (7588:7588:7588))
        (PORT d[8] (7773:7773:7773) (8319:8319:8319))
        (PORT d[9] (6169:6169:6169) (6615:6615:6615))
        (PORT d[10] (7289:7289:7289) (7762:7762:7762))
        (PORT d[11] (9271:9271:9271) (9810:9810:9810))
        (PORT d[12] (6252:6252:6252) (6728:6728:6728))
        (PORT clk (2737:2737:2737) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4614:4614:4614))
        (PORT clk (2737:2737:2737) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2662:2662:2662))
        (PORT d[0] (5250:5250:5250) (5249:5249:5249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2663:2663:2663))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6946:6946:6946) (7412:7412:7412))
        (PORT d[1] (8138:8138:8138) (8595:8595:8595))
        (PORT d[2] (8586:8586:8586) (9138:9138:9138))
        (PORT d[3] (9122:9122:9122) (9647:9647:9647))
        (PORT d[4] (7851:7851:7851) (8384:8384:8384))
        (PORT d[5] (8901:8901:8901) (9329:9329:9329))
        (PORT d[6] (5389:5389:5389) (5798:5798:5798))
        (PORT d[7] (7101:7101:7101) (7589:7589:7589))
        (PORT d[8] (7775:7775:7775) (8320:8320:8320))
        (PORT d[9] (6171:6171:6171) (6616:6616:6616))
        (PORT d[10] (7291:7291:7291) (7763:7763:7763))
        (PORT d[11] (9273:9273:9273) (9811:9811:9811))
        (PORT d[12] (6254:6254:6254) (6729:6729:6729))
        (PORT clk (2695:2695:2695) (2582:2582:2582))
        (PORT ena (4561:4561:4561) (4679:4679:4679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2695:2695:2695) (2582:2582:2582))
        (PORT d[0] (4561:4561:4561) (4679:4679:4679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2696:2696:2696) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5340:5340:5340) (5616:5616:5616))
        (PORT clk (2715:2715:2715) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7286:7286:7286) (7753:7753:7753))
        (PORT d[1] (8507:8507:8507) (8976:8976:8976))
        (PORT d[2] (7857:7857:7857) (8412:8412:8412))
        (PORT d[3] (5440:5440:5440) (5882:5882:5882))
        (PORT d[4] (7821:7821:7821) (8365:8365:8365))
        (PORT d[5] (6280:6280:6280) (6665:6665:6665))
        (PORT d[6] (7414:7414:7414) (7936:7936:7936))
        (PORT d[7] (7716:7716:7716) (8189:8189:8189))
        (PORT d[8] (7426:7426:7426) (7975:7975:7975))
        (PORT d[9] (6271:6271:6271) (6748:6748:6748))
        (PORT d[10] (8000:8000:8000) (8463:8463:8463))
        (PORT d[11] (5902:5902:5902) (6384:6384:6384))
        (PORT d[12] (5500:5500:5500) (5949:5949:5949))
        (PORT clk (2711:2711:2711) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7415:7415:7415) (7366:7366:7366))
        (PORT clk (2711:2711:2711) (2633:2633:2633))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2715:2715:2715) (2637:2637:2637))
        (PORT d[0] (8042:8042:8042) (8001:8001:8001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2638:2638:2638))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7323:7323:7323) (7786:7786:7786))
        (PORT d[1] (8535:8535:8535) (9002:9002:9002))
        (PORT d[2] (7885:7885:7885) (8441:8441:8441))
        (PORT d[3] (5442:5442:5442) (5883:5883:5883))
        (PORT d[4] (7478:7478:7478) (8032:8032:8032))
        (PORT d[5] (6282:6282:6282) (6666:6666:6666))
        (PORT d[6] (7416:7416:7416) (7937:7937:7937))
        (PORT d[7] (7718:7718:7718) (8190:8190:8190))
        (PORT d[8] (7428:7428:7428) (7976:7976:7976))
        (PORT d[9] (6273:6273:6273) (6749:6749:6749))
        (PORT d[10] (8002:8002:8002) (8464:8464:8464))
        (PORT d[11] (5904:5904:5904) (6385:6385:6385))
        (PORT d[12] (5502:5502:5502) (5950:5950:5950))
        (PORT clk (2669:2669:2669) (2557:2557:2557))
        (PORT ena (6059:6059:6059) (6184:6184:6184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2557:2557:2557))
        (PORT d[0] (6059:6059:6059) (6184:6184:6184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2670:2670:2670) (2558:2558:2558))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5440:5440:5440) (5408:5408:5408))
        (PORT datab (1602:1602:1602) (1548:1548:1548))
        (PORT datac (5784:5784:5784) (5921:5921:5921))
        (PORT datad (966:966:966) (948:948:948))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (4863:4863:4863) (4935:4935:4935))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (420:420:420) (409:409:409))
        (IOPATH datab combout (446:446:446) (446:446:446))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5563:5563:5563) (5841:5841:5841))
        (PORT clk (2651:2651:2651) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5725:5725:5725) (6141:6141:6141))
        (PORT d[1] (5470:5470:5470) (5891:5891:5891))
        (PORT d[2] (6634:6634:6634) (7162:7162:7162))
        (PORT d[3] (6156:6156:6156) (6593:6593:6593))
        (PORT d[4] (6675:6675:6675) (7205:7205:7205))
        (PORT d[5] (5156:5156:5156) (5572:5572:5572))
        (PORT d[6] (6255:6255:6255) (6730:6730:6730))
        (PORT d[7] (5857:5857:5857) (6249:6249:6249))
        (PORT d[8] (6224:6224:6224) (6695:6695:6695))
        (PORT d[9] (5967:5967:5967) (6452:6452:6452))
        (PORT d[10] (5889:5889:5889) (6335:6335:6335))
        (PORT d[11] (6178:6178:6178) (6615:6615:6615))
        (PORT d[12] (5437:5437:5437) (5881:5881:5881))
        (PORT clk (2647:2647:2647) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7734:7734:7734) (7459:7459:7459))
        (PORT clk (2647:2647:2647) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2651:2651:2651) (2571:2571:2571))
        (PORT d[0] (8361:8361:8361) (8094:8094:8094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2652:2652:2652) (2572:2572:2572))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5719:5719:5719) (6149:6149:6149))
        (PORT d[1] (5498:5498:5498) (5916:5916:5916))
        (PORT d[2] (6660:6660:6660) (7186:7186:7186))
        (PORT d[3] (6158:6158:6158) (6594:6594:6594))
        (PORT d[4] (6975:6975:6975) (7488:7488:7488))
        (PORT d[5] (5158:5158:5158) (5573:5573:5573))
        (PORT d[6] (6257:6257:6257) (6731:6731:6731))
        (PORT d[7] (5859:5859:5859) (6250:6250:6250))
        (PORT d[8] (6226:6226:6226) (6696:6696:6696))
        (PORT d[9] (5969:5969:5969) (6453:6453:6453))
        (PORT d[10] (5891:5891:5891) (6336:6336:6336))
        (PORT d[11] (6180:6180:6180) (6616:6616:6616))
        (PORT d[12] (5439:5439:5439) (5882:5882:5882))
        (PORT clk (2605:2605:2605) (2491:2491:2491))
        (PORT ena (4505:4505:4505) (4623:4623:4623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2491:2491:2491))
        (PORT d[0] (4505:4505:4505) (4623:4623:4623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2606:2606:2606) (2492:2492:2492))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5029:5029:5029) (5315:5315:5315))
        (PORT clk (2737:2737:2737) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6935:6935:6935) (7406:7406:7406))
        (PORT d[1] (8138:8138:8138) (8612:8612:8612))
        (PORT d[2] (8202:8202:8202) (8753:8753:8753))
        (PORT d[3] (9128:9128:9128) (9653:9653:9653))
        (PORT d[4] (7840:7840:7840) (8389:8389:8389))
        (PORT d[5] (8877:8877:8877) (9302:9302:9302))
        (PORT d[6] (5385:5385:5385) (5796:5796:5796))
        (PORT d[7] (7389:7389:7389) (7870:7870:7870))
        (PORT d[8] (7799:7799:7799) (8348:8348:8348))
        (PORT d[9] (6126:6126:6126) (6565:6565:6565))
        (PORT d[10] (7260:7260:7260) (7729:7729:7729))
        (PORT d[11] (9249:9249:9249) (9784:9784:9784))
        (PORT d[12] (6283:6283:6283) (6763:6763:6763))
        (PORT clk (2733:2733:2733) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5501:5501:5501) (5284:5284:5284))
        (PORT clk (2733:2733:2733) (2654:2654:2654))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2658:2658:2658))
        (PORT d[0] (6366:6366:6366) (6165:6165:6165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2659:2659:2659))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6937:6937:6937) (7407:7407:7407))
        (PORT d[1] (8140:8140:8140) (8613:8613:8613))
        (PORT d[2] (8231:8231:8231) (8783:8783:8783))
        (PORT d[3] (9130:9130:9130) (9654:9654:9654))
        (PORT d[4] (7866:7866:7866) (8415:8415:8415))
        (PORT d[5] (8879:8879:8879) (9303:9303:9303))
        (PORT d[6] (5387:5387:5387) (5797:5797:5797))
        (PORT d[7] (7391:7391:7391) (7871:7871:7871))
        (PORT d[8] (7801:7801:7801) (8349:8349:8349))
        (PORT d[9] (6128:6128:6128) (6566:6566:6566))
        (PORT d[10] (7262:7262:7262) (7730:7730:7730))
        (PORT d[11] (9251:9251:9251) (9785:9785:9785))
        (PORT d[12] (6285:6285:6285) (6764:6764:6764))
        (PORT clk (2691:2691:2691) (2578:2578:2578))
        (PORT ena (4547:4547:4547) (4661:4661:4661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2691:2691:2691) (2578:2578:2578))
        (PORT d[0] (4547:4547:4547) (4661:4661:4661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2692:2692:2692) (2579:2579:2579))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5447:5447:5447) (5415:5415:5415))
        (PORT datab (5827:5827:5827) (5954:5954:5954))
        (PORT datac (1901:1901:1901) (1811:1811:1811))
        (PORT datad (1255:1255:1255) (1231:1231:1231))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5022:5022:5022) (5307:5307:5307))
        (PORT clk (2720:2720:2720) (2644:2644:2644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7586:7586:7586) (8023:8023:8023))
        (PORT d[1] (8533:8533:8533) (9004:9004:9004))
        (PORT d[2] (8264:8264:8264) (8818:8818:8818))
        (PORT d[3] (6095:6095:6095) (6539:6539:6539))
        (PORT d[4] (7464:7464:7464) (8016:8016:8016))
        (PORT d[5] (6289:6289:6289) (6688:6688:6688))
        (PORT d[6] (5100:5100:5100) (5506:5506:5506))
        (PORT d[7] (7715:7715:7715) (8188:8188:8188))
        (PORT d[8] (7423:7423:7423) (7974:7974:7974))
        (PORT d[9] (6311:6311:6311) (6793:6793:6793))
        (PORT d[10] (7639:7639:7639) (8103:8103:8103))
        (PORT d[11] (5907:5907:5907) (6383:6383:6383))
        (PORT d[12] (5540:5540:5540) (5996:5996:5996))
        (PORT clk (2716:2716:2716) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7278:7278:7278) (7229:7229:7229))
        (PORT clk (2716:2716:2716) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2644:2644:2644))
        (PORT d[0] (7905:7905:7905) (7864:7864:7864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2645:2645:2645))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7313:7313:7313) (7776:7776:7776))
        (PORT d[1] (8862:8862:8862) (9319:9319:9319))
        (PORT d[2] (8240:8240:8240) (8793:8793:8793))
        (PORT d[3] (6097:6097:6097) (6540:6540:6540))
        (PORT d[4] (7490:7490:7490) (8042:8042:8042))
        (PORT d[5] (6291:6291:6291) (6689:6689:6689))
        (PORT d[6] (5102:5102:5102) (5507:5507:5507))
        (PORT d[7] (7717:7717:7717) (8189:8189:8189))
        (PORT d[8] (7425:7425:7425) (7975:7975:7975))
        (PORT d[9] (6313:6313:6313) (6794:6794:6794))
        (PORT d[10] (7641:7641:7641) (8104:8104:8104))
        (PORT d[11] (5909:5909:5909) (6384:6384:6384))
        (PORT d[12] (5542:5542:5542) (5997:5997:5997))
        (PORT clk (2674:2674:2674) (2564:2564:2564))
        (PORT ena (4510:4510:4510) (4613:4613:4613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2564:2564:2564))
        (PORT d[0] (4510:4510:4510) (4613:4613:4613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2675:2675:2675) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (5624:5624:5624))
        (PORT clk (2704:2704:2704) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7677:7677:7677) (8140:8140:8140))
        (PORT d[1] (4878:4878:4878) (5272:5272:5272))
        (PORT d[2] (7842:7842:7842) (8401:8401:8401))
        (PORT d[3] (5812:5812:5812) (6254:6254:6254))
        (PORT d[4] (7141:7141:7141) (7695:7695:7695))
        (PORT d[5] (5514:5514:5514) (5925:5925:5925))
        (PORT d[6] (7371:7371:7371) (7894:7894:7894))
        (PORT d[7] (7792:7792:7792) (8271:8271:8271))
        (PORT d[8] (7058:7058:7058) (7614:7614:7614))
        (PORT d[9] (5917:5917:5917) (6400:6400:6400))
        (PORT d[10] (8016:8016:8016) (8478:8478:8478))
        (PORT d[11] (6014:6014:6014) (6508:6508:6508))
        (PORT d[12] (5855:5855:5855) (6305:6305:6305))
        (PORT clk (2700:2700:2700) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6270:6270:6270) (6234:6234:6234))
        (PORT clk (2700:2700:2700) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2704:2704:2704) (2626:2626:2626))
        (PORT d[0] (6897:6897:6897) (6869:6869:6869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2705:2705:2705) (2627:2627:2627))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7274:7274:7274) (7735:7735:7735))
        (PORT d[1] (4881:4881:4881) (5272:5272:5272))
        (PORT d[2] (7870:7870:7870) (8429:8429:8429))
        (PORT d[3] (5814:5814:5814) (6255:6255:6255))
        (PORT d[4] (7100:7100:7100) (7639:7639:7639))
        (PORT d[5] (5516:5516:5516) (5926:5926:5926))
        (PORT d[6] (7373:7373:7373) (7895:7895:7895))
        (PORT d[7] (7794:7794:7794) (8272:8272:8272))
        (PORT d[8] (7060:7060:7060) (7615:7615:7615))
        (PORT d[9] (5919:5919:5919) (6401:6401:6401))
        (PORT d[10] (8018:8018:8018) (8479:8479:8479))
        (PORT d[11] (6016:6016:6016) (6509:6509:6509))
        (PORT d[12] (5857:5857:5857) (6306:6306:6306))
        (PORT clk (2658:2658:2658) (2546:2546:2546))
        (PORT ena (5991:5991:5991) (6125:6125:6125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2658:2658:2658) (2546:2546:2546))
        (PORT d[0] (5991:5991:5991) (6125:6125:6125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2659:2659:2659) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5447:5447:5447) (5416:5416:5416))
        (PORT datab (986:986:986) (970:970:970))
        (PORT datac (5779:5779:5779) (5915:5915:5915))
        (PORT datad (612:612:612) (605:605:605))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (450:450:450))
        (PORT datab (4858:4858:4858) (4928:4928:4928))
        (PORT datac (207:207:207) (231:231:231))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (420:420:420) (428:428:428))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (782:782:782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (4119:4119:4119))
        (PORT clk (2770:2770:2770) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6987:6987:6987) (7452:7452:7452))
        (PORT d[1] (7294:7294:7294) (7722:7722:7722))
        (PORT d[2] (7637:7637:7637) (8092:8092:8092))
        (PORT d[3] (5250:5250:5250) (5578:5578:5578))
        (PORT d[4] (6635:6635:6635) (7138:7138:7138))
        (PORT d[5] (4241:4241:4241) (4568:4568:4568))
        (PORT d[6] (5004:5004:5004) (5393:5393:5393))
        (PORT d[7] (4609:4609:4609) (4957:4957:4957))
        (PORT d[8] (4666:4666:4666) (5003:5003:5003))
        (PORT d[9] (7579:7579:7579) (8019:8019:8019))
        (PORT d[10] (6538:6538:6538) (6963:6963:6963))
        (PORT d[11] (6294:6294:6294) (6808:6808:6808))
        (PORT d[12] (7250:7250:7250) (7777:7777:7777))
        (PORT clk (2766:2766:2766) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1196:1196:1196))
        (PORT clk (2766:2766:2766) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2770:2770:2770) (2696:2696:2696))
        (PORT d[0] (1929:1929:1929) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2771:2771:2771) (2697:2697:2697))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7288:7288:7288) (7740:7740:7740))
        (PORT d[1] (7323:7323:7323) (7748:7748:7748))
        (PORT d[2] (7664:7664:7664) (8117:8117:8117))
        (PORT d[3] (5252:5252:5252) (5579:5579:5579))
        (PORT d[4] (6663:6663:6663) (7166:7166:7166))
        (PORT d[5] (4243:4243:4243) (4569:4569:4569))
        (PORT d[6] (5006:5006:5006) (5394:5394:5394))
        (PORT d[7] (4611:4611:4611) (4958:4958:4958))
        (PORT d[8] (4668:4668:4668) (5004:5004:5004))
        (PORT d[9] (7581:7581:7581) (8020:8020:8020))
        (PORT d[10] (6540:6540:6540) (6964:6964:6964))
        (PORT d[11] (6296:6296:6296) (6809:6809:6809))
        (PORT d[12] (7252:7252:7252) (7778:7778:7778))
        (PORT clk (2724:2724:2724) (2616:2616:2616))
        (PORT ena (3200:3200:3200) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2724:2724:2724) (2616:2616:2616))
        (PORT d[0] (3200:3200:3200) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2725:2725:2725) (2617:2617:2617))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (4103:4103:4103))
        (PORT clk (2773:2773:2773) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6682:6682:6682) (7146:7146:7146))
        (PORT d[1] (7588:7588:7588) (7991:7991:7991))
        (PORT d[2] (7663:7663:7663) (8117:8117:8117))
        (PORT d[3] (5241:5241:5241) (5565:5565:5565))
        (PORT d[4] (6636:6636:6636) (7140:7140:7140))
        (PORT d[5] (7803:7803:7803) (8334:8334:8334))
        (PORT d[6] (5046:5046:5046) (5442:5442:5442))
        (PORT d[7] (4618:4618:4618) (4969:4969:4969))
        (PORT d[8] (4949:4949:4949) (5268:5268:5268))
        (PORT d[9] (5119:5119:5119) (5521:5521:5521))
        (PORT d[10] (6568:6568:6568) (6995:6995:6995))
        (PORT d[11] (6293:6293:6293) (6807:6807:6807))
        (PORT d[12] (7239:7239:7239) (7765:7765:7765))
        (PORT clk (2769:2769:2769) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1199:1199:1199))
        (PORT clk (2769:2769:2769) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2773:2773:2773) (2699:2699:2699))
        (PORT d[0] (1946:1946:1946) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2700:2700:2700))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6631:6631:6631) (7093:7093:7093))
        (PORT d[1] (7312:7312:7312) (7741:7741:7741))
        (PORT d[2] (7665:7665:7665) (8118:8118:8118))
        (PORT d[3] (5243:5243:5243) (5566:5566:5566))
        (PORT d[4] (6664:6664:6664) (7167:7167:7167))
        (PORT d[5] (7805:7805:7805) (8335:8335:8335))
        (PORT d[6] (5048:5048:5048) (5443:5443:5443))
        (PORT d[7] (4620:4620:4620) (4970:4970:4970))
        (PORT d[8] (4951:4951:4951) (5269:5269:5269))
        (PORT d[9] (5121:5121:5121) (5522:5522:5522))
        (PORT d[10] (6570:6570:6570) (6996:6996:6996))
        (PORT d[11] (6295:6295:6295) (6808:6808:6808))
        (PORT d[12] (7241:7241:7241) (7766:7766:7766))
        (PORT clk (2727:2727:2727) (2619:2619:2619))
        (PORT ena (3137:3137:3137) (3079:3079:3079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2727:2727:2727) (2619:2619:2619))
        (PORT d[0] (3137:3137:3137) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2620:2620:2620))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (435:435:435))
        (PORT datab (337:337:337) (428:428:428))
        (PORT datac (990:990:990) (987:987:987))
        (PORT datad (685:685:685) (697:697:697))
        (IOPATH dataa combout (396:396:396) (399:399:399))
        (IOPATH datab combout (396:396:396) (412:412:412))
        (IOPATH datac combout (289:289:289) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (4138:4138:4138))
        (PORT clk (2774:2774:2774) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6713:6713:6713) (7179:7179:7179))
        (PORT d[1] (7349:7349:7349) (7776:7776:7776))
        (PORT d[2] (7519:7519:7519) (7960:7960:7960))
        (PORT d[3] (4918:4918:4918) (5249:5249:5249))
        (PORT d[4] (7050:7050:7050) (7545:7545:7545))
        (PORT d[5] (7771:7771:7771) (8302:8302:8302))
        (PORT d[6] (5022:5022:5022) (5418:5418:5418))
        (PORT d[7] (4654:4654:4654) (5005:5005:5005))
        (PORT d[8] (4624:4624:4624) (4957:4957:4957))
        (PORT d[9] (5149:5149:5149) (5552:5552:5552))
        (PORT d[10] (6558:6558:6558) (6987:6987:6987))
        (PORT d[11] (6284:6284:6284) (6800:6800:6800))
        (PORT d[12] (6875:6875:6875) (7403:7403:7403))
        (PORT clk (2770:2770:2770) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1460:1460:1460))
        (PORT clk (2770:2770:2770) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2774:2774:2774) (2701:2701:2701))
        (PORT d[0] (2249:2249:2249) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2775:2775:2775) (2702:2702:2702))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6662:6662:6662) (7126:7126:7126))
        (PORT d[1] (6940:6940:6940) (7371:7371:7371))
        (PORT d[2] (7545:7545:7545) (7985:7985:7985))
        (PORT d[3] (4920:4920:4920) (5250:5250:5250))
        (PORT d[4] (7066:7066:7066) (7578:7578:7578))
        (PORT d[5] (7773:7773:7773) (8303:8303:8303))
        (PORT d[6] (5024:5024:5024) (5419:5419:5419))
        (PORT d[7] (4656:4656:4656) (5006:5006:5006))
        (PORT d[8] (4626:4626:4626) (4958:4958:4958))
        (PORT d[9] (5151:5151:5151) (5553:5553:5553))
        (PORT d[10] (6560:6560:6560) (6988:6988:6988))
        (PORT d[11] (6286:6286:6286) (6801:6801:6801))
        (PORT d[12] (6877:6877:6877) (7404:7404:7404))
        (PORT clk (2728:2728:2728) (2621:2621:2621))
        (PORT ena (3148:3148:3148) (3086:3086:3086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2728:2728:2728) (2621:2621:2621))
        (PORT d[0] (3148:3148:3148) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2622:2622:2622))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4460:4460:4460))
        (PORT clk (2776:2776:2776) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6316:6316:6316) (6786:6786:6786))
        (PORT d[1] (7304:7304:7304) (7727:7727:7727))
        (PORT d[2] (4552:4552:4552) (4835:4835:4835))
        (PORT d[3] (4594:4594:4594) (4929:4929:4929))
        (PORT d[4] (7043:7043:7043) (7551:7551:7551))
        (PORT d[5] (7460:7460:7460) (8002:8002:8002))
        (PORT d[6] (8539:8539:8539) (9117:9117:9117))
        (PORT d[7] (4650:4650:4650) (5000:5000:5000))
        (PORT d[8] (4927:4927:4927) (5262:5262:5262))
        (PORT d[9] (5054:5054:5054) (5465:5465:5465))
        (PORT d[10] (6216:6216:6216) (6650:6650:6650))
        (PORT d[11] (6271:6271:6271) (6782:6782:6782))
        (PORT d[12] (6881:6881:6881) (7412:7412:7412))
        (PORT clk (2772:2772:2772) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1520:1520:1520))
        (PORT clk (2772:2772:2772) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2776:2776:2776) (2704:2704:2704))
        (PORT d[0] (2241:2241:2241) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6266:6266:6266) (6729:6729:6729))
        (PORT d[1] (6972:6972:6972) (7404:7404:7404))
        (PORT d[2] (4270:4270:4270) (4576:4576:4576))
        (PORT d[3] (4596:4596:4596) (4930:4930:4930))
        (PORT d[4] (7071:7071:7071) (7581:7581:7581))
        (PORT d[5] (7462:7462:7462) (8003:8003:8003))
        (PORT d[6] (8541:8541:8541) (9118:9118:9118))
        (PORT d[7] (4652:4652:4652) (5001:5001:5001))
        (PORT d[8] (4929:4929:4929) (5263:5263:5263))
        (PORT d[9] (5056:5056:5056) (5466:5466:5466))
        (PORT d[10] (6218:6218:6218) (6651:6651:6651))
        (PORT d[11] (6273:6273:6273) (6783:6783:6783))
        (PORT d[12] (6883:6883:6883) (7413:7413:7413))
        (PORT clk (2730:2730:2730) (2624:2624:2624))
        (PORT ena (2469:2469:2469) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2624:2624:2624))
        (PORT d[0] (2469:2469:2469) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1063:1063:1063))
        (PORT datab (337:337:337) (428:428:428))
        (PORT datac (301:301:301) (387:387:387))
        (PORT datad (1041:1041:1041) (1046:1046:1046))
        (IOPATH dataa combout (387:387:387) (403:403:403))
        (IOPATH datab combout (391:391:391) (397:397:397))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4774:4774:4774))
        (PORT clk (2763:2763:2763) (2687:2687:2687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6224:6224:6224) (6686:6686:6686))
        (PORT d[1] (6851:6851:6851) (7266:7266:7266))
        (PORT d[2] (4262:4262:4262) (4577:4577:4577))
        (PORT d[3] (5615:5615:5615) (5974:5974:5974))
        (PORT d[4] (7429:7429:7429) (7937:7937:7937))
        (PORT d[5] (7076:7076:7076) (7614:7614:7614))
        (PORT d[6] (5355:5355:5355) (5737:5737:5737))
        (PORT d[7] (4682:4682:4682) (5045:5045:5045))
        (PORT d[8] (4679:4679:4679) (5027:5027:5027))
        (PORT d[9] (4207:4207:4207) (4531:4531:4531))
        (PORT d[10] (5819:5819:5819) (6250:6250:6250))
        (PORT d[11] (6309:6309:6309) (6831:6831:6831))
        (PORT d[12] (7843:7843:7843) (8346:8346:8346))
        (PORT clk (2759:2759:2759) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2569:2569:2569))
        (PORT clk (2759:2759:2759) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2763:2763:2763) (2687:2687:2687))
        (PORT d[0] (3319:3319:3319) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2764:2764:2764) (2688:2688:2688))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6687:6687:6687))
        (PORT d[1] (6577:6577:6577) (7016:7016:7016))
        (PORT d[2] (4317:4317:4317) (4633:4633:4633))
        (PORT d[3] (5617:5617:5617) (5975:5975:5975))
        (PORT d[4] (7442:7442:7442) (7934:7934:7934))
        (PORT d[5] (7078:7078:7078) (7615:7615:7615))
        (PORT d[6] (5357:5357:5357) (5738:5738:5738))
        (PORT d[7] (4684:4684:4684) (5046:5046:5046))
        (PORT d[8] (4681:4681:4681) (5028:5028:5028))
        (PORT d[9] (4209:4209:4209) (4532:4532:4532))
        (PORT d[10] (5821:5821:5821) (6251:6251:6251))
        (PORT d[11] (6311:6311:6311) (6832:6832:6832))
        (PORT d[12] (7845:7845:7845) (8347:8347:8347))
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (PORT ena (2425:2425:2425) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2607:2607:2607))
        (PORT d[0] (2425:2425:2425) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2718:2718:2718) (2608:2608:2608))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (4102:4102:4102))
        (PORT clk (2766:2766:2766) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6989:6989:6989) (7453:7453:7453))
        (PORT d[1] (7656:7656:7656) (8079:8079:8079))
        (PORT d[2] (7208:7208:7208) (7656:7656:7656))
        (PORT d[3] (5259:5259:5259) (5584:5584:5584))
        (PORT d[4] (5418:5418:5418) (5850:5850:5850))
        (PORT d[5] (4554:4554:4554) (4875:4875:4875))
        (PORT d[6] (5022:5022:5022) (5414:5414:5414))
        (PORT d[7] (4599:4599:4599) (4948:4948:4948))
        (PORT d[8] (9081:9081:9081) (9609:9609:9609))
        (PORT d[9] (7616:7616:7616) (8062:8062:8062))
        (PORT d[10] (6867:6867:6867) (7290:7290:7290))
        (PORT d[11] (6307:6307:6307) (6827:6827:6827))
        (PORT d[12] (7251:7251:7251) (7778:7778:7778))
        (PORT clk (2762:2762:2762) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1271:1271:1271))
        (PORT clk (2762:2762:2762) (2689:2689:2689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2693:2693:2693))
        (PORT d[0] (2005:2005:2005) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2694:2694:2694))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7341:7341:7341) (7786:7786:7786))
        (PORT d[1] (7298:7298:7298) (7724:7724:7724))
        (PORT d[2] (7210:7210:7210) (7657:7657:7657))
        (PORT d[3] (5261:5261:5261) (5585:5585:5585))
        (PORT d[4] (5472:5472:5472) (5903:5903:5903))
        (PORT d[5] (4556:4556:4556) (4876:4876:4876))
        (PORT d[6] (5024:5024:5024) (5415:5415:5415))
        (PORT d[7] (4601:4601:4601) (4949:4949:4949))
        (PORT d[8] (9083:9083:9083) (9610:9610:9610))
        (PORT d[9] (7618:7618:7618) (8063:8063:8063))
        (PORT d[10] (6869:6869:6869) (7291:7291:7291))
        (PORT d[11] (6309:6309:6309) (6828:6828:6828))
        (PORT d[12] (7253:7253:7253) (7779:7779:7779))
        (PORT clk (2720:2720:2720) (2613:2613:2613))
        (PORT ena (2803:2803:2803) (2724:2724:2724))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2720:2720:2720) (2613:2613:2613))
        (PORT d[0] (2803:2803:2803) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2614:2614:2614))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1435:1435:1435))
        (PORT datab (337:337:337) (428:428:428))
        (PORT datac (305:305:305) (390:390:390))
        (PORT datad (1021:1021:1021) (1033:1033:1033))
        (IOPATH dataa combout (400:400:400) (428:428:428))
        (IOPATH datab combout (405:405:405) (430:430:430))
        (IOPATH datac combout (287:287:287) (283:283:283))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4551:4551:4551))
        (PORT clk (2743:2743:2743) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5361:5361:5361) (5756:5756:5756))
        (PORT d[1] (5119:5119:5119) (5506:5506:5506))
        (PORT d[2] (7708:7708:7708) (8111:8111:8111))
        (PORT d[3] (6188:6188:6188) (6656:6656:6656))
        (PORT d[4] (5436:5436:5436) (5862:5862:5862))
        (PORT d[5] (7491:7491:7491) (7989:7989:7989))
        (PORT d[6] (8832:8832:8832) (9363:9363:9363))
        (PORT d[7] (5381:5381:5381) (5783:5783:5783))
        (PORT d[8] (5379:5379:5379) (5778:5778:5778))
        (PORT d[9] (5931:5931:5931) (6419:6419:6419))
        (PORT d[10] (4966:4966:4966) (5323:5323:5323))
        (PORT d[11] (9639:9639:9639) (10212:10212:10212))
        (PORT d[12] (5032:5032:5032) (5435:5435:5435))
        (PORT clk (2739:2739:2739) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3297:3297:3297))
        (PORT clk (2739:2739:2739) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2743:2743:2743) (2671:2671:2671))
        (PORT d[0] (4037:4037:4037) (3875:3875:3875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2744:2744:2744) (2672:2672:2672))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5390:5390:5390) (5785:5785:5785))
        (PORT d[1] (5104:5104:5104) (5474:5474:5474))
        (PORT d[2] (7736:7736:7736) (8140:8140:8140))
        (PORT d[3] (6190:6190:6190) (6657:6657:6657))
        (PORT d[4] (5448:5448:5448) (5858:5858:5858))
        (PORT d[5] (7493:7493:7493) (7990:7990:7990))
        (PORT d[6] (8834:8834:8834) (9364:9364:9364))
        (PORT d[7] (5383:5383:5383) (5784:5784:5784))
        (PORT d[8] (5381:5381:5381) (5779:5779:5779))
        (PORT d[9] (5933:5933:5933) (6420:6420:6420))
        (PORT d[10] (4968:4968:4968) (5324:5324:5324))
        (PORT d[11] (9641:9641:9641) (10213:10213:10213))
        (PORT d[12] (5034:5034:5034) (5436:5436:5436))
        (PORT clk (2697:2697:2697) (2591:2591:2591))
        (PORT ena (7498:7498:7498) (7684:7684:7684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2697:2697:2697) (2591:2591:2591))
        (PORT d[0] (7498:7498:7498) (7684:7684:7684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2698:2698:2698) (2592:2592:2592))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4454:4454:4454))
        (PORT clk (2777:2777:2777) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6996:6996:6996) (7450:7450:7450))
        (PORT d[1] (6954:6954:6954) (7385:7385:7385))
        (PORT d[2] (4193:4193:4193) (4483:4483:4483))
        (PORT d[3] (5953:5953:5953) (6298:6298:6298))
        (PORT d[4] (7041:7041:7041) (7550:7550:7550))
        (PORT d[5] (7780:7780:7780) (8313:8313:8313))
        (PORT d[6] (8548:8548:8548) (9127:9127:9127))
        (PORT d[7] (4610:4610:4610) (4960:4960:4960))
        (PORT d[8] (4635:4635:4635) (4965:4965:4965))
        (PORT d[9] (5070:5070:5070) (5469:5469:5469))
        (PORT d[10] (6187:6187:6187) (6616:6616:6616))
        (PORT d[11] (6288:6288:6288) (6802:6802:6802))
        (PORT d[12] (6893:6893:6893) (7427:7427:7427))
        (PORT clk (2773:2773:2773) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2368:2368:2368))
        (PORT clk (2773:2773:2773) (2700:2700:2700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2777:2777:2777) (2704:2704:2704))
        (PORT d[0] (3111:3111:3111) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2705:2705:2705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2778:2778:2778) (2705:2705:2705))
        (IOPATH (posedge clk) pulse (0:0:0) (3062:3062:3062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6674:6674:6674) (7140:7140:7140))
        (PORT d[1] (6982:6982:6982) (7410:7410:7410))
        (PORT d[2] (4214:4214:4214) (4514:4514:4514))
        (PORT d[3] (5955:5955:5955) (6299:6299:6299))
        (PORT d[4] (7070:7070:7070) (7579:7579:7579))
        (PORT d[5] (7782:7782:7782) (8314:8314:8314))
        (PORT d[6] (8550:8550:8550) (9128:9128:9128))
        (PORT d[7] (4612:4612:4612) (4961:4961:4961))
        (PORT d[8] (4637:4637:4637) (4966:4966:4966))
        (PORT d[9] (5072:5072:5072) (5470:5470:5470))
        (PORT d[10] (6189:6189:6189) (6617:6617:6617))
        (PORT d[11] (6290:6290:6290) (6803:6803:6803))
        (PORT d[12] (6895:6895:6895) (7428:7428:7428))
        (PORT clk (2731:2731:2731) (2624:2624:2624))
        (PORT ena (2437:2437:2437) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (223:223:223))
      (HOLD ena (posedge clk) (223:223:223))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2731:2731:2731) (2624:2624:2624))
        (PORT d[0] (2437:2437:2437) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (2901:2901:2901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2732:2732:2732) (2625:2625:2625))
        (IOPATH (posedge clk) pulse (0:0:0) (3098:3098:3098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2467:2467:2467) (2359:2359:2359))
        (PORT datab (337:337:337) (428:428:428))
        (PORT datac (302:302:302) (388:388:388))
        (PORT datad (1047:1047:1047) (1054:1054:1054))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (389:389:389))
        (PORT datac (206:206:206) (230:230:230))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (428:428:428) (437:437:437))
        (IOPATH datac combout (289:289:289) (282:282:282))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (276:276:276))
        (PORT datab (238:238:238) (266:266:266))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (403:403:403) (372:372:372))
        (IOPATH datab combout (404:404:404) (371:371:371))
        (IOPATH datac combout (413:413:413) (434:434:434))
        (IOPATH datad combout (155:155:155) (140:140:140))
      )
    )
  )
)
