// Seed: 171790238
module module_0 (
    input  tri1  id_0,
    output uwire id_1,
    output tri1  id_2
);
  supply1 id_4;
  supply1 id_5 = 1;
  assign id_5 = 1;
  id_6(
      .id_0(id_5), .id_1(1)
  );
  wire id_7 = ~id_4, id_8;
  wire id_9;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1
    , id_13,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    input tri id_10,
    output wor id_11
);
  wire id_14;
  wor  id_15 = id_3;
  module_0(
      id_6, id_11, id_11
  );
  wire id_16;
  assign id_7 = 1'b0 ? !id_13 : 1;
endmodule
