<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/opt/anaconda3/envs/verilog/share/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="c" filename="/opt/anaconda3/envs/verilog/share/verilator/include/verilated_std_waiver.vlt" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="e" filename="picorv32.v" language="1800-2023"/>
  </files>
  <module_files>
    <file id="e" filename="picorv32.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="e,62,8,62,16" name="picorv32" submodname="picorv32" hier="picorv32"/>
  </cells>
  <netlist>
    <module loc="e,62,8,62,16" name="picorv32" origName="picorv32" topModule="1">
      <var loc="e,63,19,63,34" name="ENABLE_COUNTERS" dtype_id="1" vartype="logic" origName="ENABLE_COUNTERS" param="true">
        <const loc="e,63,37,63,38" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,64,19,64,36" name="ENABLE_COUNTERS64" dtype_id="1" vartype="logic" origName="ENABLE_COUNTERS64" param="true">
        <const loc="e,64,39,64,40" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,65,19,65,36" name="ENABLE_REGS_16_31" dtype_id="1" vartype="logic" origName="ENABLE_REGS_16_31" param="true">
        <const loc="e,65,39,65,40" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,66,19,66,39" name="ENABLE_REGS_DUALPORT" dtype_id="1" vartype="logic" origName="ENABLE_REGS_DUALPORT" param="true">
        <const loc="e,66,42,66,43" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,67,19,67,36" name="LATCHED_MEM_RDATA" dtype_id="1" vartype="logic" origName="LATCHED_MEM_RDATA" param="true">
        <const loc="e,67,39,67,40" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,68,19,68,34" name="TWO_STAGE_SHIFT" dtype_id="1" vartype="logic" origName="TWO_STAGE_SHIFT" param="true">
        <const loc="e,68,37,68,38" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,69,19,69,33" name="BARREL_SHIFTER" dtype_id="1" vartype="logic" origName="BARREL_SHIFTER" param="true">
        <const loc="e,69,36,69,37" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,70,19,70,36" name="TWO_CYCLE_COMPARE" dtype_id="1" vartype="logic" origName="TWO_CYCLE_COMPARE" param="true">
        <const loc="e,70,39,70,40" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,71,19,71,32" name="TWO_CYCLE_ALU" dtype_id="1" vartype="logic" origName="TWO_CYCLE_ALU" param="true">
        <const loc="e,71,35,71,36" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,72,19,72,33" name="COMPRESSED_ISA" dtype_id="1" vartype="logic" origName="COMPRESSED_ISA" param="true">
        <const loc="e,72,36,72,37" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,73,19,73,33" name="CATCH_MISALIGN" dtype_id="1" vartype="logic" origName="CATCH_MISALIGN" param="true">
        <const loc="e,73,36,73,37" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,74,19,74,32" name="CATCH_ILLINSN" dtype_id="1" vartype="logic" origName="CATCH_ILLINSN" param="true">
        <const loc="e,74,35,74,36" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,75,19,75,30" name="ENABLE_PCPI" dtype_id="1" vartype="logic" origName="ENABLE_PCPI" param="true">
        <const loc="e,75,33,75,34" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,76,19,76,29" name="ENABLE_MUL" dtype_id="1" vartype="logic" origName="ENABLE_MUL" param="true">
        <const loc="e,76,32,76,33" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,77,19,77,34" name="ENABLE_FAST_MUL" dtype_id="1" vartype="logic" origName="ENABLE_FAST_MUL" param="true">
        <const loc="e,77,37,77,38" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,78,19,78,29" name="ENABLE_DIV" dtype_id="1" vartype="logic" origName="ENABLE_DIV" param="true">
        <const loc="e,78,32,78,33" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,79,19,79,29" name="ENABLE_IRQ" dtype_id="1" vartype="logic" origName="ENABLE_IRQ" param="true">
        <const loc="e,79,32,79,33" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,80,19,80,35" name="ENABLE_IRQ_QREGS" dtype_id="1" vartype="logic" origName="ENABLE_IRQ_QREGS" param="true">
        <const loc="e,80,38,80,39" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,81,19,81,35" name="ENABLE_IRQ_TIMER" dtype_id="1" vartype="logic" origName="ENABLE_IRQ_TIMER" param="true">
        <const loc="e,81,38,81,39" name="1&apos;h1" dtype_id="1"/>
      </var>
      <var loc="e,82,19,82,31" name="ENABLE_TRACE" dtype_id="1" vartype="logic" origName="ENABLE_TRACE" param="true">
        <const loc="e,82,34,82,35" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,83,19,83,33" name="REGS_INIT_ZERO" dtype_id="1" vartype="logic" origName="REGS_INIT_ZERO" param="true">
        <const loc="e,83,36,83,37" name="1&apos;h0" dtype_id="1"/>
      </var>
      <var loc="e,84,19,84,29" name="MASKED_IRQ" dtype_id="2" vartype="logic" origName="MASKED_IRQ" param="true">
        <const loc="e,84,32,84,46" name="32&apos;h0" dtype_id="2"/>
      </var>
      <var loc="e,85,19,85,30" name="LATCHED_IRQ" dtype_id="2" vartype="logic" origName="LATCHED_IRQ" param="true">
        <const loc="e,85,33,85,47" name="32&apos;hffffffff" dtype_id="2"/>
      </var>
      <var loc="e,86,19,86,33" name="PROGADDR_RESET" dtype_id="2" vartype="logic" origName="PROGADDR_RESET" param="true">
        <const loc="e,86,36,86,50" name="32&apos;h0" dtype_id="2"/>
      </var>
      <var loc="e,87,19,87,31" name="PROGADDR_IRQ" dtype_id="2" vartype="logic" origName="PROGADDR_IRQ" param="true">
        <const loc="e,87,34,87,48" name="32&apos;h10" dtype_id="2"/>
      </var>
      <var loc="e,88,19,88,28" name="STACKADDR" dtype_id="2" vartype="logic" origName="STACKADDR" param="true">
        <const loc="e,88,31,88,45" name="32&apos;hffffffff" dtype_id="2"/>
      </var>
      <var loc="e,90,8,90,11" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="e,90,13,90,19" name="resetn" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="resetn"/>
      <var loc="e,91,13,91,17" name="trap" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="trap"/>
      <var loc="e,93,20,93,29" name="mem_valid" dtype_id="3" dir="output" pinIndex="4" vartype="logic" origName="mem_valid"/>
      <var loc="e,94,20,94,29" name="mem_instr" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="mem_instr"/>
      <var loc="e,95,20,95,29" name="mem_ready" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="mem_ready"/>
      <var loc="e,97,20,97,28" name="mem_addr" dtype_id="2" dir="output" pinIndex="7" vartype="logic" origName="mem_addr"/>
      <var loc="e,98,20,98,29" name="mem_wdata" dtype_id="2" dir="output" pinIndex="8" vartype="logic" origName="mem_wdata"/>
      <var loc="e,99,20,99,29" name="mem_wstrb" dtype_id="4" dir="output" pinIndex="9" vartype="logic" origName="mem_wstrb"/>
      <var loc="e,100,20,100,29" name="mem_rdata" dtype_id="2" dir="input" pinIndex="10" vartype="logic" origName="mem_rdata"/>
      <var loc="e,103,20,103,31" name="mem_la_read" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="mem_la_read"/>
      <var loc="e,104,20,104,32" name="mem_la_write" dtype_id="3" dir="output" pinIndex="12" vartype="logic" origName="mem_la_write"/>
      <var loc="e,105,20,105,31" name="mem_la_addr" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="mem_la_addr"/>
      <var loc="e,106,20,106,32" name="mem_la_wdata" dtype_id="2" dir="output" pinIndex="14" vartype="logic" origName="mem_la_wdata"/>
      <var loc="e,107,20,107,32" name="mem_la_wstrb" dtype_id="4" dir="output" pinIndex="15" vartype="logic" origName="mem_la_wstrb"/>
      <var loc="e,110,20,110,30" name="pcpi_valid" dtype_id="3" dir="output" pinIndex="16" vartype="logic" origName="pcpi_valid"/>
      <var loc="e,111,20,111,29" name="pcpi_insn" dtype_id="2" dir="output" pinIndex="17" vartype="logic" origName="pcpi_insn"/>
      <var loc="e,112,20,112,28" name="pcpi_rs1" dtype_id="2" dir="output" pinIndex="18" vartype="logic" origName="pcpi_rs1"/>
      <var loc="e,113,20,113,28" name="pcpi_rs2" dtype_id="2" dir="output" pinIndex="19" vartype="logic" origName="pcpi_rs2"/>
      <var loc="e,114,20,114,27" name="pcpi_wr" dtype_id="3" dir="input" pinIndex="20" vartype="logic" origName="pcpi_wr"/>
      <var loc="e,115,20,115,27" name="pcpi_rd" dtype_id="2" dir="input" pinIndex="21" vartype="logic" origName="pcpi_rd"/>
      <var loc="e,116,20,116,29" name="pcpi_wait" dtype_id="3" dir="input" pinIndex="22" vartype="logic" origName="pcpi_wait"/>
      <var loc="e,117,20,117,30" name="pcpi_ready" dtype_id="3" dir="input" pinIndex="23" vartype="logic" origName="pcpi_ready"/>
      <var loc="e,120,20,120,23" name="irq" dtype_id="2" dir="input" pinIndex="24" vartype="logic" origName="irq"/>
      <var loc="e,121,20,121,23" name="eoi" dtype_id="2" dir="output" pinIndex="25" vartype="logic" origName="eoi"/>
      <var loc="e,158,20,158,31" name="trace_valid" dtype_id="3" dir="output" pinIndex="26" vartype="logic" origName="trace_valid"/>
      <var loc="e,159,20,159,30" name="trace_data" dtype_id="5" dir="output" pinIndex="27" vartype="logic" origName="trace_data"/>
      <var loc="e,161,21,161,30" name="irq_timer" dtype_id="6" vartype="integer" origName="irq_timer" localparam="true">
        <const loc="e,161,33,161,34" name="32&apos;sh0" dtype_id="7"/>
      </var>
      <var loc="e,162,21,162,31" name="irq_ebreak" dtype_id="6" vartype="integer" origName="irq_ebreak" localparam="true">
        <const loc="e,162,34,162,35" name="32&apos;sh1" dtype_id="7"/>
      </var>
      <var loc="e,163,21,163,33" name="irq_buserror" dtype_id="6" vartype="integer" origName="irq_buserror" localparam="true">
        <const loc="e,163,36,163,37" name="32&apos;sh2" dtype_id="7"/>
      </var>
      <var loc="e,165,21,165,35" name="irqregs_offset" dtype_id="6" vartype="integer" origName="irqregs_offset" localparam="true">
        <const loc="e,165,58,165,60" name="32&apos;sh20" dtype_id="7"/>
      </var>
      <var loc="e,166,21,166,33" name="regfile_size" dtype_id="6" vartype="integer" origName="regfile_size" localparam="true">
        <const loc="e,166,66,166,67" name="32&apos;h20" dtype_id="2"/>
      </var>
      <var loc="e,167,21,167,34" name="regindex_bits" dtype_id="6" vartype="integer" origName="regindex_bits" localparam="true">
        <const loc="e,167,65,167,66" name="32&apos;h5" dtype_id="2"/>
      </var>
      <var loc="e,169,13,169,22" name="WITH_PCPI" dtype_id="1" vartype="logic" origName="WITH_PCPI" localparam="true">
        <const loc="e,169,70,169,72" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,171,20,171,32" name="TRACE_BRANCH" dtype_id="5" vartype="logic" origName="TRACE_BRANCH" localparam="true">
        <const loc="e,171,35,171,36" name="36&apos;h100000000" dtype_id="5"/>
      </var>
      <var loc="e,172,20,172,30" name="TRACE_ADDR" dtype_id="5" vartype="logic" origName="TRACE_ADDR" localparam="true">
        <const loc="e,172,35,172,36" name="36&apos;h200000000" dtype_id="5"/>
      </var>
      <var loc="e,173,20,173,29" name="TRACE_IRQ" dtype_id="5" vartype="logic" origName="TRACE_IRQ" localparam="true">
        <const loc="e,173,35,173,36" name="36&apos;h800000000" dtype_id="5"/>
      </var>
      <var loc="e,175,13,175,24" name="count_cycle" dtype_id="8" vartype="logic" origName="count_cycle"/>
      <var loc="e,175,26,175,37" name="count_instr" dtype_id="8" vartype="logic" origName="count_instr"/>
      <var loc="e,176,13,176,19" name="reg_pc" dtype_id="2" vartype="logic" origName="reg_pc"/>
      <var loc="e,176,21,176,32" name="reg_next_pc" dtype_id="2" vartype="logic" origName="reg_next_pc"/>
      <var loc="e,176,34,176,41" name="reg_op1" dtype_id="2" vartype="logic" origName="reg_op1"/>
      <var loc="e,176,43,176,50" name="reg_op2" dtype_id="2" vartype="logic" origName="reg_op2"/>
      <var loc="e,176,52,176,59" name="reg_out" dtype_id="2" vartype="logic" origName="reg_out"/>
      <var loc="e,177,12,177,18" name="reg_sh" dtype_id="9" vartype="logic" origName="reg_sh"/>
      <var loc="e,179,13,179,29" name="next_insn_opcode" dtype_id="2" vartype="logic" origName="next_insn_opcode"/>
      <var loc="e,180,13,180,28" name="dbg_insn_opcode" dtype_id="2" vartype="logic" origName="dbg_insn_opcode"/>
      <var loc="e,181,13,181,26" name="dbg_insn_addr" dtype_id="2" vartype="logic" origName="dbg_insn_addr"/>
      <var loc="e,194,14,194,21" name="next_pc" dtype_id="2" vartype="logic" origName="next_pc"/>
      <var loc="e,196,6,196,15" name="irq_delay" dtype_id="3" vartype="logic" origName="irq_delay"/>
      <var loc="e,197,6,197,16" name="irq_active" dtype_id="3" vartype="logic" origName="irq_active"/>
      <var loc="e,198,13,198,21" name="irq_mask" dtype_id="2" vartype="logic" origName="irq_mask"/>
      <var loc="e,199,13,199,24" name="irq_pending" dtype_id="2" vartype="logic" origName="irq_pending"/>
      <var loc="e,200,13,200,18" name="timer" dtype_id="2" vartype="logic" origName="timer"/>
      <var loc="e,203,13,203,20" name="cpuregs" dtype_id="10" vartype="" origName="cpuregs"/>
      <var loc="e,205,10,205,11" name="i" dtype_id="6" vartype="integer" origName="i"/>
      <initial loc="e,206,2,206,9">
        <begin loc="e,206,10,206,15"/>
      </initial>
      <task loc="e,214,7,214,22" name="empty_statement">
        <begin loc="e,217,3,217,8"/>
      </task>
      <var loc="e,257,14,257,25" name="pcpi_mul_wr" dtype_id="3" vartype="logic" origName="pcpi_mul_wr">
        <const loc="e,299,24,299,25" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,258,14,258,25" name="pcpi_mul_rd" dtype_id="2" vartype="logic" origName="pcpi_mul_rd"/>
      <var loc="e,259,14,259,27" name="pcpi_mul_wait" dtype_id="3" vartype="logic" origName="pcpi_mul_wait">
        <const loc="e,301,26,301,27" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,260,14,260,28" name="pcpi_mul_ready" dtype_id="3" vartype="logic" origName="pcpi_mul_ready">
        <const loc="e,302,27,302,28" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,262,14,262,25" name="pcpi_div_wr" dtype_id="3" vartype="logic" origName="pcpi_div_wr">
        <const loc="e,319,24,319,25" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,263,14,263,25" name="pcpi_div_rd" dtype_id="2" vartype="logic" origName="pcpi_div_rd"/>
      <var loc="e,264,14,264,27" name="pcpi_div_wait" dtype_id="3" vartype="logic" origName="pcpi_div_wait">
        <const loc="e,321,26,321,27" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,265,14,265,28" name="pcpi_div_ready" dtype_id="3" vartype="logic" origName="pcpi_div_ready">
        <const loc="e,322,27,322,28" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,267,13,267,24" name="pcpi_int_wr" dtype_id="3" vartype="logic" origName="pcpi_int_wr"/>
      <var loc="e,268,13,268,24" name="pcpi_int_rd" dtype_id="2" vartype="logic" origName="pcpi_int_rd"/>
      <var loc="e,269,13,269,26" name="pcpi_int_wait" dtype_id="3" vartype="logic" origName="pcpi_int_wait"/>
      <var loc="e,270,13,270,27" name="pcpi_int_ready" dtype_id="3" vartype="logic" origName="pcpi_int_ready"/>
      <begin loc="e,285,11,285,13">
        <begin loc="e,298,11,298,16" name="genblk1">
          <contassign loc="e,300,22,300,23" dtype_id="2">
            <const loc="e,300,24,300,29" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
            <varref loc="e,300,10,300,21" name="pcpi_mul_rd" dtype_id="2"/>
          </contassign>
        </begin>
      </begin>
      <begin loc="e,318,11,318,16" name="genblk2">
        <contassign loc="e,320,22,320,23" dtype_id="2">
          <const loc="e,320,24,320,29" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
          <varref loc="e,320,10,320,21" name="pcpi_div_rd" dtype_id="2"/>
        </contassign>
      </begin>
      <always loc="e,325,2,325,8">
        <begin loc="e,325,12,325,17">
          <assign loc="e,326,15,326,16" dtype_id="3">
            <const loc="e,326,17,326,18" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,326,3,326,14" name="pcpi_int_wr" dtype_id="3"/>
          </assign>
          <assign loc="e,327,15,327,16" dtype_id="2">
            <const loc="e,327,17,327,22" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
            <varref loc="e,327,3,327,14" name="pcpi_int_rd" dtype_id="2"/>
          </assign>
          <assign loc="e,328,18,328,19" dtype_id="3">
            <const loc="e,328,20,328,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,328,3,328,16" name="pcpi_int_wait" dtype_id="3"/>
          </assign>
          <assign loc="e,329,18,329,19" dtype_id="3">
            <const loc="e,329,20,329,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,329,3,329,17" name="pcpi_int_ready" dtype_id="3"/>
          </assign>
          <case loc="e,332,3,332,7">
            <const loc="e,332,9,332,13" name="1&apos;h1" dtype_id="3"/>
            <caseitem loc="e,333,29,333,30">
              <const loc="e,333,16,333,18" name="1&apos;h0" dtype_id="3"/>
              <begin loc="e,333,31,333,36">
                <assign loc="e,334,17,334,18" dtype_id="3">
                  <const loc="e,334,31,334,32" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,334,5,334,16" name="pcpi_int_wr" dtype_id="3"/>
                </assign>
                <assign loc="e,335,17,335,18" dtype_id="2">
                  <const loc="e,335,43,335,44" name="32&apos;sh0" dtype_id="2"/>
                  <varref loc="e,335,5,335,16" name="pcpi_int_rd" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="e,337,53,337,54">
              <const loc="e,337,36,337,38" name="1&apos;h0" dtype_id="3"/>
              <begin loc="e,337,55,337,60">
                <assign loc="e,338,17,338,18" dtype_id="3">
                  <const loc="e,338,19,338,30" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,338,5,338,16" name="pcpi_int_wr" dtype_id="3"/>
                </assign>
                <assign loc="e,339,17,339,18" dtype_id="2">
                  <varref loc="e,339,19,339,30" name="pcpi_mul_rd" dtype_id="2"/>
                  <varref loc="e,339,5,339,16" name="pcpi_int_rd" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="e,341,32,341,33">
              <const loc="e,341,15,341,17" name="1&apos;h0" dtype_id="3"/>
              <begin loc="e,341,34,341,39">
                <assign loc="e,342,17,342,18" dtype_id="3">
                  <const loc="e,342,19,342,30" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,342,5,342,16" name="pcpi_int_wr" dtype_id="3"/>
                </assign>
                <assign loc="e,343,17,343,18" dtype_id="2">
                  <varref loc="e,343,19,343,30" name="pcpi_div_rd" dtype_id="2"/>
                  <varref loc="e,343,5,343,16" name="pcpi_int_rd" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <var loc="e,351,12,351,21" name="mem_state" dtype_id="11" vartype="logic" origName="mem_state"/>
      <var loc="e,352,12,352,24" name="mem_wordsize" dtype_id="11" vartype="logic" origName="mem_wordsize"/>
      <var loc="e,353,13,353,27" name="mem_rdata_word" dtype_id="2" vartype="logic" origName="mem_rdata_word"/>
      <var loc="e,354,13,354,24" name="mem_rdata_q" dtype_id="2" vartype="logic" origName="mem_rdata_q"/>
      <var loc="e,355,6,355,21" name="mem_do_prefetch" dtype_id="3" vartype="logic" origName="mem_do_prefetch"/>
      <var loc="e,356,6,356,18" name="mem_do_rinst" dtype_id="3" vartype="logic" origName="mem_do_rinst"/>
      <var loc="e,357,6,357,18" name="mem_do_rdata" dtype_id="3" vartype="logic" origName="mem_do_rdata"/>
      <var loc="e,358,6,358,18" name="mem_do_wdata" dtype_id="3" vartype="logic" origName="mem_do_wdata"/>
      <var loc="e,360,7,360,15" name="mem_xfer" dtype_id="3" vartype="logic" origName="mem_xfer"/>
      <var loc="e,361,6,361,23" name="mem_la_secondword" dtype_id="3" vartype="logic" origName="mem_la_secondword"/>
      <var loc="e,361,25,361,45" name="mem_la_firstword_reg" dtype_id="3" vartype="logic" origName="mem_la_firstword_reg"/>
      <var loc="e,361,47,361,61" name="last_mem_valid" dtype_id="3" vartype="logic" origName="last_mem_valid"/>
      <var loc="e,362,7,362,23" name="mem_la_firstword" dtype_id="3" vartype="logic" origName="mem_la_firstword">
        <const loc="e,362,92,362,94" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,363,7,363,28" name="mem_la_firstword_xfer" dtype_id="3" vartype="logic" origName="mem_la_firstword_xfer">
        <const loc="e,363,58,363,60" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,365,6,365,26" name="prefetched_high_word" dtype_id="3" vartype="logic" origName="prefetched_high_word"/>
      <var loc="e,366,6,366,32" name="clear_prefetched_high_word" dtype_id="3" vartype="logic" origName="clear_prefetched_high_word"/>
      <var loc="e,367,13,367,29" name="mem_16bit_buffer" dtype_id="12" vartype="logic" origName="mem_16bit_buffer"/>
      <var loc="e,370,14,370,31" name="mem_rdata_latched" dtype_id="2" vartype="logic" origName="mem_rdata_latched"/>
      <var loc="e,372,7,372,38" name="mem_la_use_prefetched_high_word" dtype_id="3" vartype="logic" origName="mem_la_use_prefetched_high_word">
        <const loc="e,372,100,372,102" name="1&apos;h0" dtype_id="3"/>
      </var>
      <var loc="e,376,7,376,15" name="mem_done" dtype_id="3" vartype="logic" origName="mem_done"/>
      <always loc="e,390,2,390,8">
        <sentree loc="e,390,9,390,10">
          <senitem loc="e,390,11,390,18" edgeType="POS">
            <varref loc="e,390,19,390,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,390,24,390,29">
          <if loc="e,391,3,391,5">
            <varref loc="e,391,8,391,14" name="resetn" dtype_id="3"/>
            <begin>
              <begin loc="e,394,12,394,17">
                <if loc="e,395,4,395,6">
                  <not loc="e,395,8,395,9" dtype_id="3">
                    <varref loc="e,395,9,395,23" name="last_mem_valid" dtype_id="3"/>
                  </not>
                  <begin>
                    <assigndly loc="e,396,26,396,28" dtype_id="3">
                      <const loc="e,396,29,396,45" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,396,5,396,25" name="mem_la_firstword_reg" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </if>
                <assigndly loc="e,397,19,397,21" dtype_id="3">
                  <and loc="e,397,32,397,34" dtype_id="3">
                    <varref loc="e,397,22,397,31" name="mem_valid" dtype_id="3"/>
                    <not loc="e,397,35,397,36" dtype_id="3">
                      <varref loc="e,397,36,397,45" name="mem_ready" dtype_id="3"/>
                    </not>
                  </and>
                  <varref loc="e,397,4,397,18" name="last_mem_valid" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="e,391,16,391,21">
                <assigndly loc="e,392,25,392,27" dtype_id="3">
                  <const loc="e,392,28,392,29" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,392,4,392,24" name="mem_la_firstword_reg" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,393,19,393,21" dtype_id="3">
                  <const loc="e,393,22,393,23" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,393,4,393,18" name="last_mem_valid" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="e,401,2,401,8">
        <begin loc="e,401,12,401,17">
          <case loc="e,403,3,403,7">
            <extend loc="e,403,9,403,21" dtype_id="2" width="32" widthminv="2">
              <varref loc="e,403,9,403,21" name="mem_wordsize" dtype_id="11"/>
            </extend>
            <caseitem loc="e,404,5,404,6">
              <const loc="e,404,4,404,5" name="32&apos;sh0" dtype_id="7"/>
              <begin loc="e,404,7,404,12">
                <assign loc="e,405,18,405,19" dtype_id="2">
                  <varref loc="e,405,20,405,27" name="reg_op2" dtype_id="2"/>
                  <varref loc="e,405,5,405,17" name="mem_la_wdata" dtype_id="2"/>
                </assign>
                <assign loc="e,406,18,406,19" dtype_id="4">
                  <const loc="e,406,20,406,27" name="4&apos;hf" dtype_id="4"/>
                  <varref loc="e,406,5,406,17" name="mem_la_wstrb" dtype_id="4"/>
                </assign>
                <assign loc="e,407,20,407,21" dtype_id="2">
                  <varref loc="e,407,22,407,31" name="mem_rdata" dtype_id="2"/>
                  <varref loc="e,407,5,407,19" name="mem_rdata_word" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="e,409,5,409,6">
              <const loc="e,409,4,409,5" name="32&apos;sh1" dtype_id="7"/>
              <begin loc="e,409,7,409,12">
                <assign loc="e,410,18,410,19" dtype_id="2">
                  <replicate loc="e,410,22,410,23" dtype_id="2">
                    <sel loc="e,410,30,410,31" dtype_id="12">
                      <varref loc="e,410,23,410,30" name="reg_op2" dtype_id="2"/>
                      <const loc="e,410,34,410,35" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,410,31,410,33" name="32&apos;h10" dtype_id="2"/>
                    </sel>
                    <const loc="e,410,21,410,22" name="32&apos;sh2" dtype_id="7"/>
                  </replicate>
                  <varref loc="e,410,5,410,17" name="mem_la_wdata" dtype_id="2"/>
                </assign>
                <assign loc="e,411,18,411,19" dtype_id="4">
                  <cond loc="e,411,31,411,32" dtype_id="4">
                    <sel loc="e,411,27,411,28" dtype_id="3">
                      <varref loc="e,411,20,411,27" name="reg_op1" dtype_id="2"/>
                      <const loc="e,411,28,411,29" name="5&apos;h1" dtype_id="13"/>
                      <const loc="e,411,27,411,28" name="32&apos;h1" dtype_id="2"/>
                    </sel>
                    <const loc="e,411,33,411,40" name="4&apos;hc" dtype_id="4"/>
                    <const loc="e,411,43,411,50" name="4&apos;h3" dtype_id="4"/>
                  </cond>
                  <varref loc="e,411,5,411,17" name="mem_la_wstrb" dtype_id="4"/>
                </assign>
                <case loc="e,412,5,412,9">
                  <sel loc="e,412,18,412,19" dtype_id="3">
                    <varref loc="e,412,11,412,18" name="reg_op1" dtype_id="2"/>
                    <const loc="e,412,19,412,20" name="5&apos;h1" dtype_id="13"/>
                    <const loc="e,412,18,412,19" name="32&apos;h1" dtype_id="2"/>
                  </sel>
                  <caseitem loc="e,413,10,413,11">
                    <const loc="e,413,6,413,10" name="1&apos;h0" dtype_id="3"/>
                    <assign loc="e,413,27,413,28" dtype_id="2">
                      <extend loc="e,413,35,413,36" dtype_id="2" width="32" widthminv="16">
                        <sel loc="e,413,46,413,47" dtype_id="12">
                          <varref loc="e,413,37,413,46" name="mem_rdata" dtype_id="2"/>
                          <const loc="e,413,51,413,52" name="5&apos;h0" dtype_id="13"/>
                          <const loc="e,413,47,413,49" name="32&apos;h10" dtype_id="2"/>
                        </sel>
                      </extend>
                      <varref loc="e,413,12,413,26" name="mem_rdata_word" dtype_id="2"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="e,414,10,414,11">
                    <const loc="e,414,6,414,10" name="1&apos;h1" dtype_id="3"/>
                    <assign loc="e,414,27,414,28" dtype_id="2">
                      <extend loc="e,414,35,414,36" dtype_id="2" width="32" widthminv="16">
                        <sel loc="e,414,46,414,47" dtype_id="12">
                          <varref loc="e,414,37,414,46" name="mem_rdata" dtype_id="2"/>
                          <const loc="e,414,50,414,52" name="5&apos;h10" dtype_id="13"/>
                          <const loc="e,414,47,414,49" name="32&apos;h10" dtype_id="2"/>
                        </sel>
                      </extend>
                      <varref loc="e,414,12,414,26" name="mem_rdata_word" dtype_id="2"/>
                    </assign>
                  </caseitem>
                </case>
              </begin>
            </caseitem>
            <caseitem loc="e,417,5,417,6">
              <const loc="e,417,4,417,5" name="32&apos;sh2" dtype_id="7"/>
              <begin loc="e,417,7,417,12">
                <assign loc="e,418,18,418,19" dtype_id="2">
                  <replicate loc="e,418,22,418,23" dtype_id="2">
                    <sel loc="e,418,30,418,31" dtype_id="14">
                      <varref loc="e,418,23,418,30" name="reg_op2" dtype_id="2"/>
                      <const loc="e,418,33,418,34" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,418,31,418,32" name="32&apos;h8" dtype_id="2"/>
                    </sel>
                    <const loc="e,418,21,418,22" name="32&apos;sh4" dtype_id="7"/>
                  </replicate>
                  <varref loc="e,418,5,418,17" name="mem_la_wdata" dtype_id="2"/>
                </assign>
                <assign loc="e,419,18,419,19" dtype_id="4">
                  <shiftl loc="e,419,28,419,30" dtype_id="4">
                    <const loc="e,419,20,419,27" name="4&apos;h1" dtype_id="4"/>
                    <sel loc="e,419,38,419,39" dtype_id="11">
                      <varref loc="e,419,31,419,38" name="reg_op1" dtype_id="2"/>
                      <const loc="e,419,41,419,42" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,419,39,419,40" name="32&apos;h2" dtype_id="2"/>
                    </sel>
                  </shiftl>
                  <varref loc="e,419,5,419,17" name="mem_la_wstrb" dtype_id="4"/>
                </assign>
                <case loc="e,420,5,420,9">
                  <sel loc="e,420,18,420,19" dtype_id="11">
                    <varref loc="e,420,11,420,18" name="reg_op1" dtype_id="2"/>
                    <const loc="e,420,21,420,22" name="5&apos;h0" dtype_id="13"/>
                    <const loc="e,420,19,420,20" name="32&apos;h2" dtype_id="2"/>
                  </sel>
                  <caseitem loc="e,421,11,421,12">
                    <const loc="e,421,6,421,11" name="2&apos;h0" dtype_id="11"/>
                    <assign loc="e,421,28,421,29" dtype_id="2">
                      <extend loc="e,421,36,421,37" dtype_id="2" width="32" widthminv="8">
                        <sel loc="e,421,47,421,48" dtype_id="14">
                          <varref loc="e,421,38,421,47" name="mem_rdata" dtype_id="2"/>
                          <const loc="e,421,52,421,53" name="5&apos;h0" dtype_id="13"/>
                          <const loc="e,421,49,421,50" name="32&apos;h8" dtype_id="2"/>
                        </sel>
                      </extend>
                      <varref loc="e,421,13,421,27" name="mem_rdata_word" dtype_id="2"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="e,422,11,422,12">
                    <const loc="e,422,6,422,11" name="2&apos;h1" dtype_id="11"/>
                    <assign loc="e,422,28,422,29" dtype_id="2">
                      <extend loc="e,422,36,422,37" dtype_id="2" width="32" widthminv="8">
                        <sel loc="e,422,47,422,48" dtype_id="14">
                          <varref loc="e,422,38,422,47" name="mem_rdata" dtype_id="2"/>
                          <const loc="e,422,52,422,53" name="5&apos;h8" dtype_id="13"/>
                          <const loc="e,422,48,422,50" name="32&apos;h8" dtype_id="2"/>
                        </sel>
                      </extend>
                      <varref loc="e,422,13,422,27" name="mem_rdata_word" dtype_id="2"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="e,423,11,423,12">
                    <const loc="e,423,6,423,11" name="2&apos;h2" dtype_id="11"/>
                    <assign loc="e,423,28,423,29" dtype_id="2">
                      <extend loc="e,423,36,423,37" dtype_id="2" width="32" widthminv="8">
                        <sel loc="e,423,47,423,48" dtype_id="14">
                          <varref loc="e,423,38,423,47" name="mem_rdata" dtype_id="2"/>
                          <const loc="e,423,51,423,53" name="5&apos;h10" dtype_id="13"/>
                          <const loc="e,423,48,423,50" name="32&apos;h8" dtype_id="2"/>
                        </sel>
                      </extend>
                      <varref loc="e,423,13,423,27" name="mem_rdata_word" dtype_id="2"/>
                    </assign>
                  </caseitem>
                  <caseitem loc="e,424,11,424,12">
                    <const loc="e,424,6,424,11" name="2&apos;h3" dtype_id="11"/>
                    <assign loc="e,424,28,424,29" dtype_id="2">
                      <extend loc="e,424,36,424,37" dtype_id="2" width="32" widthminv="8">
                        <sel loc="e,424,47,424,48" dtype_id="14">
                          <varref loc="e,424,38,424,47" name="mem_rdata" dtype_id="2"/>
                          <const loc="e,424,51,424,53" name="5&apos;h18" dtype_id="13"/>
                          <const loc="e,424,48,424,50" name="32&apos;h8" dtype_id="2"/>
                        </sel>
                      </extend>
                      <varref loc="e,424,13,424,27" name="mem_rdata_word" dtype_id="2"/>
                    </assign>
                  </caseitem>
                </case>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="e,430,2,430,8">
        <sentree loc="e,430,9,430,10">
          <senitem loc="e,430,11,430,18" edgeType="POS">
            <varref loc="e,430,19,430,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,430,24,430,29">
          <if loc="e,431,3,431,5">
            <varref loc="e,431,7,431,15" name="mem_xfer" dtype_id="3"/>
            <begin>
              <begin loc="e,431,17,431,22">
                <assigndly loc="e,432,16,432,18" dtype_id="2">
                  <varref loc="e,432,56,432,65" name="mem_rdata" dtype_id="2"/>
                  <varref loc="e,432,4,432,15" name="mem_rdata_q" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,433,21,433,23" dtype_id="2">
                  <varref loc="e,433,61,433,70" name="mem_rdata" dtype_id="2"/>
                  <varref loc="e,433,4,433,20" name="next_insn_opcode" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="e,546,2,546,8">
        <sentree loc="e,546,9,546,10">
          <senitem loc="e,546,11,546,18" edgeType="POS">
            <varref loc="e,546,19,546,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,546,24,546,29">
          <if loc="e,547,3,547,5">
            <and loc="e,547,14,547,16" dtype_id="3">
              <varref loc="e,547,7,547,13" name="resetn" dtype_id="3"/>
              <not loc="e,547,17,547,18" dtype_id="3">
                <varref loc="e,547,18,547,22" name="trap" dtype_id="3"/>
              </not>
            </and>
            <begin>
              <begin loc="e,547,24,547,29">
                <if loc="e,548,4,548,6">
                  <or loc="e,548,40,548,42" dtype_id="3">
                    <or loc="e,548,24,548,26" dtype_id="3">
                      <varref loc="e,548,8,548,23" name="mem_do_prefetch" dtype_id="3"/>
                      <varref loc="e,548,27,548,39" name="mem_do_rinst" dtype_id="3"/>
                    </or>
                    <varref loc="e,548,43,548,55" name="mem_do_rdata" dtype_id="3"/>
                  </or>
                  <begin>
                    <stmtexpr loc="e,549,5,549,20">
                      <taskref loc="e,549,5,549,20" name="empty_statement" dtype_id="15"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="e,551,4,551,6">
                  <or loc="e,551,24,551,26" dtype_id="3">
                    <varref loc="e,551,8,551,23" name="mem_do_prefetch" dtype_id="3"/>
                    <varref loc="e,551,27,551,39" name="mem_do_rinst" dtype_id="3"/>
                  </or>
                  <begin>
                    <stmtexpr loc="e,552,5,552,20">
                      <taskref loc="e,552,5,552,20" name="empty_statement" dtype_id="15"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="e,554,4,554,6">
                  <varref loc="e,554,8,554,20" name="mem_do_rdata" dtype_id="3"/>
                  <begin>
                    <stmtexpr loc="e,555,5,555,20">
                      <taskref loc="e,555,5,555,20" name="empty_statement" dtype_id="15"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="e,557,4,557,6">
                  <varref loc="e,557,8,557,20" name="mem_do_wdata" dtype_id="3"/>
                  <begin>
                    <stmtexpr loc="e,558,5,558,20">
                      <taskref loc="e,558,5,558,20" name="empty_statement" dtype_id="15"/>
                    </stmtexpr>
                  </begin>
                </if>
                <if loc="e,560,4,560,6">
                  <or loc="e,560,23,560,25" dtype_id="3">
                    <eq loc="e,560,18,560,20" dtype_id="3">
                      <const loc="e,560,21,560,22" name="2&apos;h2" dtype_id="11"/>
                      <varref loc="e,560,8,560,17" name="mem_state" dtype_id="11"/>
                    </eq>
                    <eq loc="e,560,36,560,38" dtype_id="3">
                      <const loc="e,560,39,560,40" name="2&apos;h3" dtype_id="11"/>
                      <varref loc="e,560,26,560,35" name="mem_state" dtype_id="11"/>
                    </eq>
                  </or>
                  <begin>
                    <stmtexpr loc="e,561,5,561,20">
                      <taskref loc="e,561,5,561,20" name="empty_statement" dtype_id="15"/>
                    </stmtexpr>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="e,565,2,565,8">
        <sentree loc="e,565,9,565,10">
          <senitem loc="e,565,11,565,18" edgeType="POS">
            <varref loc="e,565,19,565,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,565,24,565,29">
          <if loc="e,566,3,566,5">
            <or loc="e,566,15,566,17" dtype_id="3">
              <not loc="e,566,7,566,8" dtype_id="3">
                <varref loc="e,566,8,566,14" name="resetn" dtype_id="3"/>
              </not>
              <varref loc="e,566,18,566,22" name="trap" dtype_id="3"/>
            </or>
            <begin>
              <begin loc="e,566,24,566,29">
                <if loc="e,567,4,567,6">
                  <not loc="e,567,8,567,9" dtype_id="3">
                    <varref loc="e,567,9,567,15" name="resetn" dtype_id="3"/>
                  </not>
                  <begin>
                    <assigndly loc="e,568,15,568,17" dtype_id="11">
                      <const loc="e,568,18,568,19" name="2&apos;h0" dtype_id="11"/>
                      <varref loc="e,568,5,568,14" name="mem_state" dtype_id="11"/>
                    </assigndly>
                  </begin>
                </if>
                <if loc="e,569,4,569,6">
                  <or loc="e,569,16,569,18" dtype_id="3">
                    <not loc="e,569,8,569,9" dtype_id="3">
                      <varref loc="e,569,9,569,15" name="resetn" dtype_id="3"/>
                    </not>
                    <varref loc="e,569,19,569,28" name="mem_ready" dtype_id="3"/>
                  </or>
                  <begin>
                    <assigndly loc="e,570,15,570,17" dtype_id="3">
                      <const loc="e,570,18,570,19" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,570,5,570,14" name="mem_valid" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </if>
                <assigndly loc="e,571,22,571,24" dtype_id="3">
                  <const loc="e,571,25,571,26" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,571,4,571,21" name="mem_la_secondword" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,572,25,572,27" dtype_id="3">
                  <const loc="e,572,28,572,29" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,572,4,572,24" name="prefetched_high_word" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="e,573,12,573,17">
                <if loc="e,574,4,574,6">
                  <or loc="e,574,20,574,22" dtype_id="3">
                    <varref loc="e,574,8,574,19" name="mem_la_read" dtype_id="3"/>
                    <varref loc="e,574,23,574,35" name="mem_la_write" dtype_id="3"/>
                  </or>
                  <begin>
                    <begin loc="e,574,37,574,42">
                      <assigndly loc="e,575,14,575,16" dtype_id="2">
                        <varref loc="e,575,17,575,28" name="mem_la_addr" dtype_id="2"/>
                        <varref loc="e,575,5,575,13" name="mem_addr" dtype_id="2"/>
                      </assigndly>
                      <assigndly loc="e,576,15,576,17" dtype_id="4">
                        <and loc="e,576,31,576,32" dtype_id="4">
                          <varref loc="e,576,18,576,30" name="mem_la_wstrb" dtype_id="4"/>
                          <replicate loc="e,576,35,576,36" dtype_id="4">
                            <varref loc="e,576,36,576,48" name="mem_la_write" dtype_id="3"/>
                            <const loc="e,576,34,576,35" name="32&apos;sh4" dtype_id="7"/>
                          </replicate>
                        </and>
                        <varref loc="e,576,5,576,14" name="mem_wstrb" dtype_id="4"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="e,578,4,578,6">
                  <varref loc="e,578,8,578,20" name="mem_la_write" dtype_id="3"/>
                  <begin>
                    <begin loc="e,578,22,578,27">
                      <assigndly loc="e,579,15,579,17" dtype_id="2">
                        <varref loc="e,579,18,579,30" name="mem_la_wdata" dtype_id="2"/>
                        <varref loc="e,579,5,579,14" name="mem_wdata" dtype_id="2"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="e,581,4,581,8">
                  <extend loc="e,581,10,581,19" dtype_id="2" width="32" widthminv="2">
                    <varref loc="e,581,10,581,19" name="mem_state" dtype_id="11"/>
                  </extend>
                  <caseitem loc="e,582,6,582,7">
                    <const loc="e,582,5,582,6" name="32&apos;sh0" dtype_id="7"/>
                    <begin loc="e,582,8,582,13">
                      <if loc="e,583,6,583,8">
                        <or loc="e,583,42,583,44" dtype_id="3">
                          <or loc="e,583,26,583,28" dtype_id="3">
                            <varref loc="e,583,10,583,25" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="e,583,29,583,41" name="mem_do_rinst" dtype_id="3"/>
                          </or>
                          <varref loc="e,583,45,583,57" name="mem_do_rdata" dtype_id="3"/>
                        </or>
                        <begin>
                          <begin loc="e,583,59,583,64">
                            <assigndly loc="e,584,17,584,19" dtype_id="3">
                              <const loc="e,584,20,584,21" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="e,584,7,584,16" name="mem_valid" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="e,585,17,585,19" dtype_id="3">
                              <or loc="e,585,36,585,38" dtype_id="3">
                                <varref loc="e,585,20,585,35" name="mem_do_prefetch" dtype_id="3"/>
                                <varref loc="e,585,39,585,51" name="mem_do_rinst" dtype_id="3"/>
                              </or>
                              <varref loc="e,585,7,585,16" name="mem_instr" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="e,586,17,586,19" dtype_id="4">
                              <const loc="e,586,20,586,21" name="4&apos;h0" dtype_id="4"/>
                              <varref loc="e,586,7,586,16" name="mem_wstrb" dtype_id="4"/>
                            </assigndly>
                            <assigndly loc="e,587,17,587,19" dtype_id="11">
                              <const loc="e,587,20,587,21" name="2&apos;h1" dtype_id="11"/>
                              <varref loc="e,587,7,587,16" name="mem_state" dtype_id="11"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="e,589,6,589,8">
                        <varref loc="e,589,10,589,22" name="mem_do_wdata" dtype_id="3"/>
                        <begin>
                          <begin loc="e,589,24,589,29">
                            <assigndly loc="e,590,17,590,19" dtype_id="3">
                              <const loc="e,590,20,590,21" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="e,590,7,590,16" name="mem_valid" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="e,591,17,591,19" dtype_id="3">
                              <const loc="e,591,20,591,21" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="e,591,7,591,16" name="mem_instr" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="e,592,17,592,19" dtype_id="11">
                              <const loc="e,592,20,592,21" name="2&apos;h2" dtype_id="11"/>
                              <varref loc="e,592,7,592,16" name="mem_state" dtype_id="11"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="e,595,6,595,7">
                    <const loc="e,595,5,595,6" name="32&apos;sh1" dtype_id="7"/>
                    <begin loc="e,595,8,595,13">
                      <stmtexpr loc="e,596,6,596,21">
                        <taskref loc="e,596,6,596,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <stmtexpr loc="e,597,6,597,21">
                        <taskref loc="e,597,6,597,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <stmtexpr loc="e,598,6,598,21">
                        <taskref loc="e,598,6,598,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <stmtexpr loc="e,599,6,599,21">
                        <taskref loc="e,599,6,599,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <if loc="e,600,6,600,8">
                        <varref loc="e,600,10,600,18" name="mem_xfer" dtype_id="3"/>
                        <begin>
                          <begin loc="e,600,20,600,25">
                            <begin loc="e,606,16,606,21">
                              <assigndly loc="e,607,18,607,20" dtype_id="3">
                                <const loc="e,607,21,607,22" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="e,607,8,607,17" name="mem_valid" dtype_id="3"/>
                              </assigndly>
                              <assigndly loc="e,608,26,608,28" dtype_id="3">
                                <const loc="e,608,29,608,30" name="1&apos;h0" dtype_id="3"/>
                                <varref loc="e,608,8,608,25" name="mem_la_secondword" dtype_id="3"/>
                              </assigndly>
                              <assigndly loc="e,617,18,617,20" dtype_id="11">
                                <sel loc="e,617,50,617,51" dtype_id="11">
                                  <cond loc="e,617,50,617,51" dtype_id="7">
                                    <or loc="e,617,34,617,36" dtype_id="3">
                                      <varref loc="e,617,21,617,33" name="mem_do_rinst" dtype_id="3"/>
                                      <varref loc="e,617,37,617,49" name="mem_do_rdata" dtype_id="3"/>
                                    </or>
                                    <const loc="e,617,52,617,53" name="32&apos;sh0" dtype_id="7"/>
                                    <const loc="e,617,56,617,57" name="32&apos;sh3" dtype_id="7"/>
                                  </cond>
                                  <const loc="e,617,50,617,51" name="32&apos;h0" dtype_id="2"/>
                                  <const loc="e,617,50,617,51" name="32&apos;h2" dtype_id="2"/>
                                </sel>
                                <varref loc="e,617,8,617,17" name="mem_state" dtype_id="11"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="e,621,6,621,7">
                    <const loc="e,621,5,621,6" name="32&apos;sh2" dtype_id="7"/>
                    <begin loc="e,621,8,621,13">
                      <stmtexpr loc="e,622,6,622,21">
                        <taskref loc="e,622,6,622,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <stmtexpr loc="e,623,6,623,21">
                        <taskref loc="e,623,6,623,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <if loc="e,624,6,624,8">
                        <varref loc="e,624,10,624,18" name="mem_xfer" dtype_id="3"/>
                        <begin>
                          <begin loc="e,624,20,624,25">
                            <assigndly loc="e,625,17,625,19" dtype_id="3">
                              <const loc="e,625,20,625,21" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="e,625,7,625,16" name="mem_valid" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="e,626,17,626,19" dtype_id="11">
                              <const loc="e,626,20,626,21" name="2&apos;h0" dtype_id="11"/>
                              <varref loc="e,626,7,626,16" name="mem_state" dtype_id="11"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="e,629,6,629,7">
                    <const loc="e,629,5,629,6" name="32&apos;sh3" dtype_id="7"/>
                    <begin loc="e,629,8,629,13">
                      <stmtexpr loc="e,630,6,630,21">
                        <taskref loc="e,630,6,630,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <stmtexpr loc="e,631,6,631,21">
                        <taskref loc="e,631,6,631,21" name="empty_statement" dtype_id="15"/>
                      </stmtexpr>
                      <if loc="e,632,6,632,8">
                        <varref loc="e,632,10,632,22" name="mem_do_rinst" dtype_id="3"/>
                        <begin>
                          <begin loc="e,632,24,632,29">
                            <assigndly loc="e,633,17,633,19" dtype_id="11">
                              <const loc="e,633,20,633,21" name="2&apos;h0" dtype_id="11"/>
                              <varref loc="e,633,7,633,16" name="mem_state" dtype_id="11"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
          <if loc="e,639,3,639,5">
            <varref loc="e,639,7,639,33" name="clear_prefetched_high_word" dtype_id="3"/>
            <begin>
              <assigndly loc="e,640,25,640,27" dtype_id="3">
                <const loc="e,640,28,640,29" name="1&apos;h0" dtype_id="3"/>
                <varref loc="e,640,4,640,24" name="prefetched_high_word" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="e,646,6,646,15" name="instr_lui" dtype_id="3" vartype="logic" origName="instr_lui"/>
      <var loc="e,646,17,646,28" name="instr_auipc" dtype_id="3" vartype="logic" origName="instr_auipc"/>
      <var loc="e,646,30,646,39" name="instr_jal" dtype_id="3" vartype="logic" origName="instr_jal"/>
      <var loc="e,646,41,646,51" name="instr_jalr" dtype_id="3" vartype="logic" origName="instr_jalr"/>
      <var loc="e,647,6,647,15" name="instr_beq" dtype_id="3" vartype="logic" origName="instr_beq"/>
      <var loc="e,647,17,647,26" name="instr_bne" dtype_id="3" vartype="logic" origName="instr_bne"/>
      <var loc="e,647,28,647,37" name="instr_blt" dtype_id="3" vartype="logic" origName="instr_blt"/>
      <var loc="e,647,39,647,48" name="instr_bge" dtype_id="3" vartype="logic" origName="instr_bge"/>
      <var loc="e,647,50,647,60" name="instr_bltu" dtype_id="3" vartype="logic" origName="instr_bltu"/>
      <var loc="e,647,62,647,72" name="instr_bgeu" dtype_id="3" vartype="logic" origName="instr_bgeu"/>
      <var loc="e,648,6,648,14" name="instr_lb" dtype_id="3" vartype="logic" origName="instr_lb"/>
      <var loc="e,648,16,648,24" name="instr_lh" dtype_id="3" vartype="logic" origName="instr_lh"/>
      <var loc="e,648,26,648,34" name="instr_lw" dtype_id="3" vartype="logic" origName="instr_lw"/>
      <var loc="e,648,36,648,45" name="instr_lbu" dtype_id="3" vartype="logic" origName="instr_lbu"/>
      <var loc="e,648,47,648,56" name="instr_lhu" dtype_id="3" vartype="logic" origName="instr_lhu"/>
      <var loc="e,648,58,648,66" name="instr_sb" dtype_id="3" vartype="logic" origName="instr_sb"/>
      <var loc="e,648,68,648,76" name="instr_sh" dtype_id="3" vartype="logic" origName="instr_sh"/>
      <var loc="e,648,78,648,86" name="instr_sw" dtype_id="3" vartype="logic" origName="instr_sw"/>
      <var loc="e,649,6,649,16" name="instr_addi" dtype_id="3" vartype="logic" origName="instr_addi"/>
      <var loc="e,649,18,649,28" name="instr_slti" dtype_id="3" vartype="logic" origName="instr_slti"/>
      <var loc="e,649,30,649,41" name="instr_sltiu" dtype_id="3" vartype="logic" origName="instr_sltiu"/>
      <var loc="e,649,43,649,53" name="instr_xori" dtype_id="3" vartype="logic" origName="instr_xori"/>
      <var loc="e,649,55,649,64" name="instr_ori" dtype_id="3" vartype="logic" origName="instr_ori"/>
      <var loc="e,649,66,649,76" name="instr_andi" dtype_id="3" vartype="logic" origName="instr_andi"/>
      <var loc="e,649,78,649,88" name="instr_slli" dtype_id="3" vartype="logic" origName="instr_slli"/>
      <var loc="e,649,90,649,100" name="instr_srli" dtype_id="3" vartype="logic" origName="instr_srli"/>
      <var loc="e,649,102,649,112" name="instr_srai" dtype_id="3" vartype="logic" origName="instr_srai"/>
      <var loc="e,650,6,650,15" name="instr_add" dtype_id="3" vartype="logic" origName="instr_add"/>
      <var loc="e,650,17,650,26" name="instr_sub" dtype_id="3" vartype="logic" origName="instr_sub"/>
      <var loc="e,650,28,650,37" name="instr_sll" dtype_id="3" vartype="logic" origName="instr_sll"/>
      <var loc="e,650,39,650,48" name="instr_slt" dtype_id="3" vartype="logic" origName="instr_slt"/>
      <var loc="e,650,50,650,60" name="instr_sltu" dtype_id="3" vartype="logic" origName="instr_sltu"/>
      <var loc="e,650,62,650,71" name="instr_xor" dtype_id="3" vartype="logic" origName="instr_xor"/>
      <var loc="e,650,73,650,82" name="instr_srl" dtype_id="3" vartype="logic" origName="instr_srl"/>
      <var loc="e,650,84,650,93" name="instr_sra" dtype_id="3" vartype="logic" origName="instr_sra"/>
      <var loc="e,650,95,650,103" name="instr_or" dtype_id="3" vartype="logic" origName="instr_or"/>
      <var loc="e,650,105,650,114" name="instr_and" dtype_id="3" vartype="logic" origName="instr_and"/>
      <var loc="e,651,6,651,19" name="instr_rdcycle" dtype_id="3" vartype="logic" origName="instr_rdcycle"/>
      <var loc="e,651,21,651,35" name="instr_rdcycleh" dtype_id="3" vartype="logic" origName="instr_rdcycleh"/>
      <var loc="e,651,37,651,50" name="instr_rdinstr" dtype_id="3" vartype="logic" origName="instr_rdinstr"/>
      <var loc="e,651,52,651,66" name="instr_rdinstrh" dtype_id="3" vartype="logic" origName="instr_rdinstrh"/>
      <var loc="e,651,68,651,86" name="instr_ecall_ebreak" dtype_id="3" vartype="logic" origName="instr_ecall_ebreak"/>
      <var loc="e,651,88,651,99" name="instr_fence" dtype_id="3" vartype="logic" origName="instr_fence"/>
      <var loc="e,652,6,652,16" name="instr_getq" dtype_id="3" vartype="logic" origName="instr_getq"/>
      <var loc="e,652,18,652,28" name="instr_setq" dtype_id="3" vartype="logic" origName="instr_setq"/>
      <var loc="e,652,30,652,42" name="instr_retirq" dtype_id="3" vartype="logic" origName="instr_retirq"/>
      <var loc="e,652,44,652,57" name="instr_maskirq" dtype_id="3" vartype="logic" origName="instr_maskirq"/>
      <var loc="e,652,59,652,72" name="instr_waitirq" dtype_id="3" vartype="logic" origName="instr_waitirq"/>
      <var loc="e,652,74,652,85" name="instr_timer" dtype_id="3" vartype="logic" origName="instr_timer"/>
      <var loc="e,653,7,653,17" name="instr_trap" dtype_id="3" vartype="logic" origName="instr_trap"/>
      <var loc="e,655,26,655,36" name="decoded_rd" dtype_id="9" vartype="logic" origName="decoded_rd"/>
      <var loc="e,655,38,655,49" name="decoded_rs1" dtype_id="9" vartype="logic" origName="decoded_rs1"/>
      <var loc="e,656,12,656,23" name="decoded_rs2" dtype_id="9" vartype="logic" origName="decoded_rs2"/>
      <var loc="e,657,13,657,24" name="decoded_imm" dtype_id="2" vartype="logic" origName="decoded_imm"/>
      <var loc="e,657,26,657,39" name="decoded_imm_j" dtype_id="2" vartype="logic" origName="decoded_imm_j"/>
      <var loc="e,658,6,658,21" name="decoder_trigger" dtype_id="3" vartype="logic" origName="decoder_trigger"/>
      <var loc="e,659,6,659,23" name="decoder_trigger_q" dtype_id="3" vartype="logic" origName="decoder_trigger_q"/>
      <var loc="e,660,6,660,28" name="decoder_pseudo_trigger" dtype_id="3" vartype="logic" origName="decoder_pseudo_trigger"/>
      <var loc="e,661,6,661,30" name="decoder_pseudo_trigger_q" dtype_id="3" vartype="logic" origName="decoder_pseudo_trigger_q"/>
      <var loc="e,662,6,662,22" name="compressed_instr" dtype_id="3" vartype="logic" origName="compressed_instr"/>
      <var loc="e,664,6,664,22" name="is_lui_auipc_jal" dtype_id="3" vartype="logic" origName="is_lui_auipc_jal"/>
      <var loc="e,665,6,665,25" name="is_lb_lh_lw_lbu_lhu" dtype_id="3" vartype="logic" origName="is_lb_lh_lw_lbu_lhu"/>
      <var loc="e,666,6,666,23" name="is_slli_srli_srai" dtype_id="3" vartype="logic" origName="is_slli_srli_srai"/>
      <var loc="e,667,6,667,43" name="is_jalr_addi_slti_sltiu_xori_ori_andi" dtype_id="3" vartype="logic" origName="is_jalr_addi_slti_sltiu_xori_ori_andi"/>
      <var loc="e,668,6,668,17" name="is_sb_sh_sw" dtype_id="3" vartype="logic" origName="is_sb_sh_sw"/>
      <var loc="e,669,6,669,20" name="is_sll_srl_sra" dtype_id="3" vartype="logic" origName="is_sll_srl_sra"/>
      <var loc="e,670,6,670,40" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3" vartype="logic" origName="is_lui_auipc_jal_jalr_addi_add_sub"/>
      <var loc="e,671,6,671,21" name="is_slti_blt_slt" dtype_id="3" vartype="logic" origName="is_slti_blt_slt"/>
      <var loc="e,672,6,672,24" name="is_sltiu_bltu_sltu" dtype_id="3" vartype="logic" origName="is_sltiu_bltu_sltu"/>
      <var loc="e,673,6,673,34" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3" vartype="logic" origName="is_beq_bne_blt_bge_bltu_bgeu"/>
      <var loc="e,674,6,674,19" name="is_lbu_lhu_lw" dtype_id="3" vartype="logic" origName="is_lbu_lhu_lw"/>
      <var loc="e,675,6,675,20" name="is_alu_reg_imm" dtype_id="3" vartype="logic" origName="is_alu_reg_imm"/>
      <var loc="e,676,6,676,20" name="is_alu_reg_reg" dtype_id="3" vartype="logic" origName="is_alu_reg_reg"/>
      <var loc="e,677,6,677,16" name="is_compare" dtype_id="3" vartype="logic" origName="is_compare"/>
      <var loc="e,687,7,687,43" name="is_rdcycle_rdcycleh_rdinstr_rdinstrh" dtype_id="3" vartype="logic" origName="is_rdcycle_rdcycleh_rdinstr_rdinstrh"/>
      <var loc="e,690,13,690,28" name="new_ascii_instr" dtype_id="8" vartype="logic" origName="new_ascii_instr"/>
      <var loc="e,691,14,691,29" name="dbg_ascii_instr" dtype_id="8" vartype="logic" origName="dbg_ascii_instr"/>
      <var loc="e,692,14,692,26" name="dbg_insn_imm" dtype_id="2" vartype="logic" origName="dbg_insn_imm"/>
      <var loc="e,693,13,693,25" name="dbg_insn_rs1" dtype_id="9" vartype="logic" origName="dbg_insn_rs1"/>
      <var loc="e,694,13,694,25" name="dbg_insn_rs2" dtype_id="9" vartype="logic" origName="dbg_insn_rs2"/>
      <var loc="e,695,13,695,24" name="dbg_insn_rd" dtype_id="9" vartype="logic" origName="dbg_insn_rd"/>
      <var loc="e,696,14,696,24" name="dbg_rs1val" dtype_id="2" vartype="logic" origName="dbg_rs1val"/>
      <var loc="e,697,14,697,24" name="dbg_rs2val" dtype_id="2" vartype="logic" origName="dbg_rs2val"/>
      <var loc="e,698,7,698,23" name="dbg_rs1val_valid" dtype_id="3" vartype="logic" origName="dbg_rs1val_valid"/>
      <var loc="e,699,7,699,23" name="dbg_rs2val_valid" dtype_id="3" vartype="logic" origName="dbg_rs2val_valid"/>
      <always loc="e,701,2,701,8">
        <begin loc="e,701,12,701,17">
          <assign loc="e,702,19,702,20" dtype_id="8">
            <const loc="e,702,21,702,23" name="64&apos;h0" dtype_id="8"/>
            <varref loc="e,702,3,702,18" name="new_ascii_instr" dtype_id="8"/>
          </assign>
          <if loc="e,704,3,704,5">
            <varref loc="e,704,7,704,16" name="instr_lui" dtype_id="3"/>
            <begin>
              <assign loc="e,704,39,704,40" dtype_id="8">
                <const loc="e,704,41,704,46" name="64&apos;h6c7569" dtype_id="8"/>
                <varref loc="e,704,23,704,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,705,3,705,5">
            <varref loc="e,705,7,705,18" name="instr_auipc" dtype_id="3"/>
            <begin>
              <assign loc="e,705,39,705,40" dtype_id="8">
                <const loc="e,705,41,705,48" name="64&apos;h6175697063" dtype_id="8"/>
                <varref loc="e,705,23,705,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,706,3,706,5">
            <varref loc="e,706,7,706,16" name="instr_jal" dtype_id="3"/>
            <begin>
              <assign loc="e,706,39,706,40" dtype_id="8">
                <const loc="e,706,41,706,46" name="64&apos;h6a616c" dtype_id="8"/>
                <varref loc="e,706,23,706,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,707,3,707,5">
            <varref loc="e,707,7,707,17" name="instr_jalr" dtype_id="3"/>
            <begin>
              <assign loc="e,707,39,707,40" dtype_id="8">
                <const loc="e,707,41,707,47" name="64&apos;h6a616c72" dtype_id="8"/>
                <varref loc="e,707,23,707,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,709,3,709,5">
            <varref loc="e,709,7,709,16" name="instr_beq" dtype_id="3"/>
            <begin>
              <assign loc="e,709,39,709,40" dtype_id="8">
                <const loc="e,709,41,709,46" name="64&apos;h626571" dtype_id="8"/>
                <varref loc="e,709,23,709,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,710,3,710,5">
            <varref loc="e,710,7,710,16" name="instr_bne" dtype_id="3"/>
            <begin>
              <assign loc="e,710,39,710,40" dtype_id="8">
                <const loc="e,710,41,710,46" name="64&apos;h626e65" dtype_id="8"/>
                <varref loc="e,710,23,710,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,711,3,711,5">
            <varref loc="e,711,7,711,16" name="instr_blt" dtype_id="3"/>
            <begin>
              <assign loc="e,711,39,711,40" dtype_id="8">
                <const loc="e,711,41,711,46" name="64&apos;h626c74" dtype_id="8"/>
                <varref loc="e,711,23,711,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,712,3,712,5">
            <varref loc="e,712,7,712,16" name="instr_bge" dtype_id="3"/>
            <begin>
              <assign loc="e,712,39,712,40" dtype_id="8">
                <const loc="e,712,41,712,46" name="64&apos;h626765" dtype_id="8"/>
                <varref loc="e,712,23,712,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,713,3,713,5">
            <varref loc="e,713,7,713,17" name="instr_bltu" dtype_id="3"/>
            <begin>
              <assign loc="e,713,39,713,40" dtype_id="8">
                <const loc="e,713,41,713,47" name="64&apos;h626c7475" dtype_id="8"/>
                <varref loc="e,713,23,713,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,714,3,714,5">
            <varref loc="e,714,7,714,17" name="instr_bgeu" dtype_id="3"/>
            <begin>
              <assign loc="e,714,39,714,40" dtype_id="8">
                <const loc="e,714,41,714,47" name="64&apos;h62676575" dtype_id="8"/>
                <varref loc="e,714,23,714,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,716,3,716,5">
            <varref loc="e,716,7,716,15" name="instr_lb" dtype_id="3"/>
            <begin>
              <assign loc="e,716,39,716,40" dtype_id="8">
                <const loc="e,716,41,716,45" name="64&apos;h6c62" dtype_id="8"/>
                <varref loc="e,716,23,716,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,717,3,717,5">
            <varref loc="e,717,7,717,15" name="instr_lh" dtype_id="3"/>
            <begin>
              <assign loc="e,717,39,717,40" dtype_id="8">
                <const loc="e,717,41,717,45" name="64&apos;h6c68" dtype_id="8"/>
                <varref loc="e,717,23,717,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,718,3,718,5">
            <varref loc="e,718,7,718,15" name="instr_lw" dtype_id="3"/>
            <begin>
              <assign loc="e,718,39,718,40" dtype_id="8">
                <const loc="e,718,41,718,45" name="64&apos;h6c77" dtype_id="8"/>
                <varref loc="e,718,23,718,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,719,3,719,5">
            <varref loc="e,719,7,719,16" name="instr_lbu" dtype_id="3"/>
            <begin>
              <assign loc="e,719,39,719,40" dtype_id="8">
                <const loc="e,719,41,719,46" name="64&apos;h6c6275" dtype_id="8"/>
                <varref loc="e,719,23,719,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,720,3,720,5">
            <varref loc="e,720,7,720,16" name="instr_lhu" dtype_id="3"/>
            <begin>
              <assign loc="e,720,39,720,40" dtype_id="8">
                <const loc="e,720,41,720,46" name="64&apos;h6c6875" dtype_id="8"/>
                <varref loc="e,720,23,720,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,721,3,721,5">
            <varref loc="e,721,7,721,15" name="instr_sb" dtype_id="3"/>
            <begin>
              <assign loc="e,721,39,721,40" dtype_id="8">
                <const loc="e,721,41,721,45" name="64&apos;h7362" dtype_id="8"/>
                <varref loc="e,721,23,721,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,722,3,722,5">
            <varref loc="e,722,7,722,15" name="instr_sh" dtype_id="3"/>
            <begin>
              <assign loc="e,722,39,722,40" dtype_id="8">
                <const loc="e,722,41,722,45" name="64&apos;h7368" dtype_id="8"/>
                <varref loc="e,722,23,722,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,723,3,723,5">
            <varref loc="e,723,7,723,15" name="instr_sw" dtype_id="3"/>
            <begin>
              <assign loc="e,723,39,723,40" dtype_id="8">
                <const loc="e,723,41,723,45" name="64&apos;h7377" dtype_id="8"/>
                <varref loc="e,723,23,723,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,725,3,725,5">
            <varref loc="e,725,7,725,17" name="instr_addi" dtype_id="3"/>
            <begin>
              <assign loc="e,725,39,725,40" dtype_id="8">
                <const loc="e,725,41,725,47" name="64&apos;h61646469" dtype_id="8"/>
                <varref loc="e,725,23,725,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,726,3,726,5">
            <varref loc="e,726,7,726,17" name="instr_slti" dtype_id="3"/>
            <begin>
              <assign loc="e,726,39,726,40" dtype_id="8">
                <const loc="e,726,41,726,47" name="64&apos;h736c7469" dtype_id="8"/>
                <varref loc="e,726,23,726,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,727,3,727,5">
            <varref loc="e,727,7,727,18" name="instr_sltiu" dtype_id="3"/>
            <begin>
              <assign loc="e,727,39,727,40" dtype_id="8">
                <const loc="e,727,41,727,48" name="64&apos;h736c746975" dtype_id="8"/>
                <varref loc="e,727,23,727,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,728,3,728,5">
            <varref loc="e,728,7,728,17" name="instr_xori" dtype_id="3"/>
            <begin>
              <assign loc="e,728,39,728,40" dtype_id="8">
                <const loc="e,728,41,728,47" name="64&apos;h786f7269" dtype_id="8"/>
                <varref loc="e,728,23,728,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,729,3,729,5">
            <varref loc="e,729,7,729,16" name="instr_ori" dtype_id="3"/>
            <begin>
              <assign loc="e,729,39,729,40" dtype_id="8">
                <const loc="e,729,41,729,46" name="64&apos;h6f7269" dtype_id="8"/>
                <varref loc="e,729,23,729,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,730,3,730,5">
            <varref loc="e,730,7,730,17" name="instr_andi" dtype_id="3"/>
            <begin>
              <assign loc="e,730,39,730,40" dtype_id="8">
                <const loc="e,730,41,730,47" name="64&apos;h616e6469" dtype_id="8"/>
                <varref loc="e,730,23,730,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,731,3,731,5">
            <varref loc="e,731,7,731,17" name="instr_slli" dtype_id="3"/>
            <begin>
              <assign loc="e,731,39,731,40" dtype_id="8">
                <const loc="e,731,41,731,47" name="64&apos;h736c6c69" dtype_id="8"/>
                <varref loc="e,731,23,731,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,732,3,732,5">
            <varref loc="e,732,7,732,17" name="instr_srli" dtype_id="3"/>
            <begin>
              <assign loc="e,732,39,732,40" dtype_id="8">
                <const loc="e,732,41,732,47" name="64&apos;h73726c69" dtype_id="8"/>
                <varref loc="e,732,23,732,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,733,3,733,5">
            <varref loc="e,733,7,733,17" name="instr_srai" dtype_id="3"/>
            <begin>
              <assign loc="e,733,39,733,40" dtype_id="8">
                <const loc="e,733,41,733,47" name="64&apos;h73726169" dtype_id="8"/>
                <varref loc="e,733,23,733,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,735,3,735,5">
            <varref loc="e,735,7,735,16" name="instr_add" dtype_id="3"/>
            <begin>
              <assign loc="e,735,39,735,40" dtype_id="8">
                <const loc="e,735,41,735,46" name="64&apos;h616464" dtype_id="8"/>
                <varref loc="e,735,23,735,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,736,3,736,5">
            <varref loc="e,736,7,736,16" name="instr_sub" dtype_id="3"/>
            <begin>
              <assign loc="e,736,39,736,40" dtype_id="8">
                <const loc="e,736,41,736,46" name="64&apos;h737562" dtype_id="8"/>
                <varref loc="e,736,23,736,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,737,3,737,5">
            <varref loc="e,737,7,737,16" name="instr_sll" dtype_id="3"/>
            <begin>
              <assign loc="e,737,39,737,40" dtype_id="8">
                <const loc="e,737,41,737,46" name="64&apos;h736c6c" dtype_id="8"/>
                <varref loc="e,737,23,737,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,738,3,738,5">
            <varref loc="e,738,7,738,16" name="instr_slt" dtype_id="3"/>
            <begin>
              <assign loc="e,738,39,738,40" dtype_id="8">
                <const loc="e,738,41,738,46" name="64&apos;h736c74" dtype_id="8"/>
                <varref loc="e,738,23,738,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,739,3,739,5">
            <varref loc="e,739,7,739,17" name="instr_sltu" dtype_id="3"/>
            <begin>
              <assign loc="e,739,39,739,40" dtype_id="8">
                <const loc="e,739,41,739,47" name="64&apos;h736c7475" dtype_id="8"/>
                <varref loc="e,739,23,739,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,740,3,740,5">
            <varref loc="e,740,7,740,16" name="instr_xor" dtype_id="3"/>
            <begin>
              <assign loc="e,740,39,740,40" dtype_id="8">
                <const loc="e,740,41,740,46" name="64&apos;h786f72" dtype_id="8"/>
                <varref loc="e,740,23,740,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,741,3,741,5">
            <varref loc="e,741,7,741,16" name="instr_srl" dtype_id="3"/>
            <begin>
              <assign loc="e,741,39,741,40" dtype_id="8">
                <const loc="e,741,41,741,46" name="64&apos;h73726c" dtype_id="8"/>
                <varref loc="e,741,23,741,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,742,3,742,5">
            <varref loc="e,742,7,742,16" name="instr_sra" dtype_id="3"/>
            <begin>
              <assign loc="e,742,39,742,40" dtype_id="8">
                <const loc="e,742,41,742,46" name="64&apos;h737261" dtype_id="8"/>
                <varref loc="e,742,23,742,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,743,3,743,5">
            <varref loc="e,743,7,743,15" name="instr_or" dtype_id="3"/>
            <begin>
              <assign loc="e,743,39,743,40" dtype_id="8">
                <const loc="e,743,41,743,45" name="64&apos;h6f72" dtype_id="8"/>
                <varref loc="e,743,23,743,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,744,3,744,5">
            <varref loc="e,744,7,744,16" name="instr_and" dtype_id="3"/>
            <begin>
              <assign loc="e,744,39,744,40" dtype_id="8">
                <const loc="e,744,41,744,46" name="64&apos;h616e64" dtype_id="8"/>
                <varref loc="e,744,23,744,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,746,3,746,5">
            <varref loc="e,746,7,746,20" name="instr_rdcycle" dtype_id="3"/>
            <begin>
              <assign loc="e,746,39,746,40" dtype_id="8">
                <const loc="e,746,41,746,50" name="64&apos;h72646379636c65" dtype_id="8"/>
                <varref loc="e,746,23,746,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,747,3,747,5">
            <varref loc="e,747,7,747,21" name="instr_rdcycleh" dtype_id="3"/>
            <begin>
              <assign loc="e,747,39,747,40" dtype_id="8">
                <const loc="e,747,41,747,51" name="64&apos;h72646379636c6568" dtype_id="8"/>
                <varref loc="e,747,23,747,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,748,3,748,5">
            <varref loc="e,748,7,748,20" name="instr_rdinstr" dtype_id="3"/>
            <begin>
              <assign loc="e,748,39,748,40" dtype_id="8">
                <const loc="e,748,41,748,50" name="64&apos;h7264696e737472" dtype_id="8"/>
                <varref loc="e,748,23,748,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,749,3,749,5">
            <varref loc="e,749,7,749,21" name="instr_rdinstrh" dtype_id="3"/>
            <begin>
              <assign loc="e,749,39,749,40" dtype_id="8">
                <const loc="e,749,41,749,51" name="64&apos;h7264696e73747268" dtype_id="8"/>
                <varref loc="e,749,23,749,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,750,3,750,5">
            <varref loc="e,750,7,750,18" name="instr_fence" dtype_id="3"/>
            <begin>
              <assign loc="e,750,39,750,40" dtype_id="8">
                <const loc="e,750,41,750,48" name="64&apos;h66656e6365" dtype_id="8"/>
                <varref loc="e,750,23,750,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,752,3,752,5">
            <varref loc="e,752,7,752,17" name="instr_getq" dtype_id="3"/>
            <begin>
              <assign loc="e,752,39,752,40" dtype_id="8">
                <const loc="e,752,41,752,47" name="64&apos;h67657471" dtype_id="8"/>
                <varref loc="e,752,23,752,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,753,3,753,5">
            <varref loc="e,753,7,753,17" name="instr_setq" dtype_id="3"/>
            <begin>
              <assign loc="e,753,39,753,40" dtype_id="8">
                <const loc="e,753,41,753,47" name="64&apos;h73657471" dtype_id="8"/>
                <varref loc="e,753,23,753,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,754,3,754,5">
            <varref loc="e,754,7,754,19" name="instr_retirq" dtype_id="3"/>
            <begin>
              <assign loc="e,754,39,754,40" dtype_id="8">
                <const loc="e,754,41,754,49" name="64&apos;h726574697271" dtype_id="8"/>
                <varref loc="e,754,23,754,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,755,3,755,5">
            <varref loc="e,755,7,755,20" name="instr_maskirq" dtype_id="3"/>
            <begin>
              <assign loc="e,755,39,755,40" dtype_id="8">
                <const loc="e,755,41,755,50" name="64&apos;h6d61736b697271" dtype_id="8"/>
                <varref loc="e,755,23,755,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,756,3,756,5">
            <varref loc="e,756,7,756,20" name="instr_waitirq" dtype_id="3"/>
            <begin>
              <assign loc="e,756,39,756,40" dtype_id="8">
                <const loc="e,756,41,756,50" name="64&apos;h77616974697271" dtype_id="8"/>
                <varref loc="e,756,23,756,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
          <if loc="e,757,3,757,5">
            <varref loc="e,757,7,757,18" name="instr_timer" dtype_id="3"/>
            <begin>
              <assign loc="e,757,39,757,40" dtype_id="8">
                <const loc="e,757,41,757,48" name="64&apos;h74696d6572" dtype_id="8"/>
                <varref loc="e,757,23,757,38" name="new_ascii_instr" dtype_id="8"/>
              </assign>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="e,760,13,760,26" name="q_ascii_instr" dtype_id="8" vartype="logic" origName="q_ascii_instr"/>
      <var loc="e,761,13,761,23" name="q_insn_imm" dtype_id="2" vartype="logic" origName="q_insn_imm"/>
      <var loc="e,762,13,762,26" name="q_insn_opcode" dtype_id="2" vartype="logic" origName="q_insn_opcode"/>
      <var loc="e,763,12,763,22" name="q_insn_rs1" dtype_id="9" vartype="logic" origName="q_insn_rs1"/>
      <var loc="e,764,12,764,22" name="q_insn_rs2" dtype_id="9" vartype="logic" origName="q_insn_rs2"/>
      <var loc="e,765,12,765,21" name="q_insn_rd" dtype_id="9" vartype="logic" origName="q_insn_rd"/>
      <var loc="e,766,6,766,14" name="dbg_next" dtype_id="3" vartype="logic" origName="dbg_next"/>
      <var loc="e,768,7,768,23" name="launch_next_insn" dtype_id="3" vartype="logic" origName="launch_next_insn"/>
      <var loc="e,769,6,769,20" name="dbg_valid_insn" dtype_id="3" vartype="logic" origName="dbg_valid_insn"/>
      <var loc="e,771,13,771,31" name="cached_ascii_instr" dtype_id="8" vartype="logic" origName="cached_ascii_instr"/>
      <var loc="e,772,13,772,28" name="cached_insn_imm" dtype_id="2" vartype="logic" origName="cached_insn_imm"/>
      <var loc="e,773,13,773,31" name="cached_insn_opcode" dtype_id="2" vartype="logic" origName="cached_insn_opcode"/>
      <var loc="e,774,12,774,27" name="cached_insn_rs1" dtype_id="9" vartype="logic" origName="cached_insn_rs1"/>
      <var loc="e,775,12,775,27" name="cached_insn_rs2" dtype_id="9" vartype="logic" origName="cached_insn_rs2"/>
      <var loc="e,776,12,776,26" name="cached_insn_rd" dtype_id="9" vartype="logic" origName="cached_insn_rd"/>
      <always loc="e,778,2,778,8">
        <sentree loc="e,778,9,778,10">
          <senitem loc="e,778,11,778,18" edgeType="POS">
            <varref loc="e,778,19,778,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,778,24,778,29">
          <assigndly loc="e,779,17,779,19" dtype_id="8">
            <varref loc="e,779,20,779,35" name="dbg_ascii_instr" dtype_id="8"/>
            <varref loc="e,779,3,779,16" name="q_ascii_instr" dtype_id="8"/>
          </assigndly>
          <assigndly loc="e,780,14,780,16" dtype_id="2">
            <varref loc="e,780,17,780,29" name="dbg_insn_imm" dtype_id="2"/>
            <varref loc="e,780,3,780,13" name="q_insn_imm" dtype_id="2"/>
          </assigndly>
          <assigndly loc="e,781,17,781,19" dtype_id="2">
            <varref loc="e,781,20,781,35" name="dbg_insn_opcode" dtype_id="2"/>
            <varref loc="e,781,3,781,16" name="q_insn_opcode" dtype_id="2"/>
          </assigndly>
          <assigndly loc="e,782,14,782,16" dtype_id="9">
            <varref loc="e,782,17,782,29" name="dbg_insn_rs1" dtype_id="9"/>
            <varref loc="e,782,3,782,13" name="q_insn_rs1" dtype_id="9"/>
          </assigndly>
          <assigndly loc="e,783,14,783,16" dtype_id="9">
            <varref loc="e,783,17,783,29" name="dbg_insn_rs2" dtype_id="9"/>
            <varref loc="e,783,3,783,13" name="q_insn_rs2" dtype_id="9"/>
          </assigndly>
          <assigndly loc="e,784,13,784,15" dtype_id="9">
            <varref loc="e,784,16,784,27" name="dbg_insn_rd" dtype_id="9"/>
            <varref loc="e,784,3,784,12" name="q_insn_rd" dtype_id="9"/>
          </assigndly>
          <assigndly loc="e,785,12,785,14" dtype_id="3">
            <varref loc="e,785,15,785,31" name="launch_next_insn" dtype_id="3"/>
            <varref loc="e,785,3,785,11" name="dbg_next" dtype_id="3"/>
          </assigndly>
          <if loc="e,787,3,787,5">
            <or loc="e,787,15,787,17" dtype_id="3">
              <not loc="e,787,7,787,8" dtype_id="3">
                <varref loc="e,787,8,787,14" name="resetn" dtype_id="3"/>
              </not>
              <varref loc="e,787,18,787,22" name="trap" dtype_id="3"/>
            </or>
            <begin>
              <assigndly loc="e,788,19,788,21" dtype_id="3">
                <const loc="e,788,22,788,23" name="1&apos;h0" dtype_id="3"/>
                <varref loc="e,788,4,788,18" name="dbg_valid_insn" dtype_id="3"/>
              </assigndly>
            </begin>
            <begin>
              <if loc="e,789,8,789,10">
                <varref loc="e,789,12,789,28" name="launch_next_insn" dtype_id="3"/>
                <begin>
                  <assigndly loc="e,790,19,790,21" dtype_id="3">
                    <const loc="e,790,22,790,23" name="1&apos;h1" dtype_id="3"/>
                    <varref loc="e,790,4,790,18" name="dbg_valid_insn" dtype_id="3"/>
                  </assigndly>
                </begin>
              </if>
            </begin>
          </if>
          <if loc="e,792,3,792,5">
            <varref loc="e,792,7,792,24" name="decoder_trigger_q" dtype_id="3"/>
            <begin>
              <begin loc="e,792,26,792,31">
                <assigndly loc="e,793,23,793,25" dtype_id="8">
                  <varref loc="e,793,26,793,41" name="new_ascii_instr" dtype_id="8"/>
                  <varref loc="e,793,4,793,22" name="cached_ascii_instr" dtype_id="8"/>
                </assigndly>
                <assigndly loc="e,794,20,794,22" dtype_id="2">
                  <varref loc="e,794,23,794,34" name="decoded_imm" dtype_id="2"/>
                  <varref loc="e,794,4,794,19" name="cached_insn_imm" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,796,24,796,26" dtype_id="2">
                  <cond loc="e,796,27,796,43" dtype_id="2">
                    <redand loc="e,795,8,795,9" dtype_id="3">
                      <sel loc="e,795,25,795,26" dtype_id="11">
                        <varref loc="e,795,9,795,25" name="next_insn_opcode" dtype_id="2"/>
                        <const loc="e,795,28,795,29" name="5&apos;h0" dtype_id="13"/>
                        <const loc="e,795,26,795,27" name="32&apos;h2" dtype_id="2"/>
                      </sel>
                    </redand>
                    <varref loc="e,796,27,796,43" name="next_insn_opcode" dtype_id="2"/>
                    <extend loc="e,798,33,798,34" dtype_id="2" width="32" widthminv="16">
                      <sel loc="e,798,51,798,52" dtype_id="12">
                        <varref loc="e,798,35,798,51" name="next_insn_opcode" dtype_id="2"/>
                        <const loc="e,798,55,798,56" name="5&apos;h0" dtype_id="13"/>
                        <const loc="e,798,52,798,54" name="32&apos;h10" dtype_id="2"/>
                      </sel>
                    </extend>
                  </cond>
                  <varref loc="e,796,5,796,23" name="cached_insn_opcode" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,799,20,799,22" dtype_id="9">
                  <varref loc="e,799,23,799,34" name="decoded_rs1" dtype_id="9"/>
                  <varref loc="e,799,4,799,19" name="cached_insn_rs1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="e,800,20,800,22" dtype_id="9">
                  <varref loc="e,800,23,800,34" name="decoded_rs2" dtype_id="9"/>
                  <varref loc="e,800,4,800,19" name="cached_insn_rs2" dtype_id="9"/>
                </assigndly>
                <assigndly loc="e,801,19,801,21" dtype_id="9">
                  <varref loc="e,801,22,801,32" name="decoded_rd" dtype_id="9"/>
                  <varref loc="e,801,4,801,18" name="cached_insn_rd" dtype_id="9"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="e,804,3,804,5">
            <varref loc="e,804,7,804,23" name="launch_next_insn" dtype_id="3"/>
            <begin>
              <begin loc="e,804,25,804,30">
                <assigndly loc="e,805,18,805,20" dtype_id="2">
                  <varref loc="e,805,21,805,28" name="next_pc" dtype_id="2"/>
                  <varref loc="e,805,4,805,17" name="dbg_insn_addr" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="e,809,2,809,8">
        <begin loc="e,809,12,809,17">
          <assign loc="e,810,19,810,20" dtype_id="8">
            <varref loc="e,810,21,810,34" name="q_ascii_instr" dtype_id="8"/>
            <varref loc="e,810,3,810,18" name="dbg_ascii_instr" dtype_id="8"/>
          </assign>
          <assign loc="e,811,16,811,17" dtype_id="2">
            <varref loc="e,811,18,811,28" name="q_insn_imm" dtype_id="2"/>
            <varref loc="e,811,3,811,15" name="dbg_insn_imm" dtype_id="2"/>
          </assign>
          <assign loc="e,812,19,812,20" dtype_id="2">
            <varref loc="e,812,21,812,34" name="q_insn_opcode" dtype_id="2"/>
            <varref loc="e,812,3,812,18" name="dbg_insn_opcode" dtype_id="2"/>
          </assign>
          <assign loc="e,813,16,813,17" dtype_id="9">
            <varref loc="e,813,18,813,28" name="q_insn_rs1" dtype_id="9"/>
            <varref loc="e,813,3,813,15" name="dbg_insn_rs1" dtype_id="9"/>
          </assign>
          <assign loc="e,814,16,814,17" dtype_id="9">
            <varref loc="e,814,18,814,28" name="q_insn_rs2" dtype_id="9"/>
            <varref loc="e,814,3,814,15" name="dbg_insn_rs2" dtype_id="9"/>
          </assign>
          <assign loc="e,815,15,815,16" dtype_id="9">
            <varref loc="e,815,17,815,26" name="q_insn_rd" dtype_id="9"/>
            <varref loc="e,815,3,815,14" name="dbg_insn_rd" dtype_id="9"/>
          </assign>
          <if loc="e,817,3,817,5">
            <varref loc="e,817,7,817,15" name="dbg_next" dtype_id="3"/>
            <begin>
              <begin loc="e,817,17,817,22">
                <if loc="e,818,4,818,6">
                  <varref loc="e,818,8,818,32" name="decoder_pseudo_trigger_q" dtype_id="3"/>
                  <begin>
                    <begin loc="e,818,34,818,39">
                      <assign loc="e,819,21,819,22" dtype_id="8">
                        <varref loc="e,819,23,819,41" name="cached_ascii_instr" dtype_id="8"/>
                        <varref loc="e,819,5,819,20" name="dbg_ascii_instr" dtype_id="8"/>
                      </assign>
                      <assign loc="e,820,18,820,19" dtype_id="2">
                        <varref loc="e,820,20,820,35" name="cached_insn_imm" dtype_id="2"/>
                        <varref loc="e,820,5,820,17" name="dbg_insn_imm" dtype_id="2"/>
                      </assign>
                      <assign loc="e,821,21,821,22" dtype_id="2">
                        <varref loc="e,821,23,821,41" name="cached_insn_opcode" dtype_id="2"/>
                        <varref loc="e,821,5,821,20" name="dbg_insn_opcode" dtype_id="2"/>
                      </assign>
                      <assign loc="e,822,18,822,19" dtype_id="9">
                        <varref loc="e,822,20,822,35" name="cached_insn_rs1" dtype_id="9"/>
                        <varref loc="e,822,5,822,17" name="dbg_insn_rs1" dtype_id="9"/>
                      </assign>
                      <assign loc="e,823,18,823,19" dtype_id="9">
                        <varref loc="e,823,20,823,35" name="cached_insn_rs2" dtype_id="9"/>
                        <varref loc="e,823,5,823,17" name="dbg_insn_rs2" dtype_id="9"/>
                      </assign>
                      <assign loc="e,824,17,824,18" dtype_id="9">
                        <varref loc="e,824,19,824,33" name="cached_insn_rd" dtype_id="9"/>
                        <varref loc="e,824,5,824,16" name="dbg_insn_rd" dtype_id="9"/>
                      </assign>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="e,825,13,825,18">
                      <assign loc="e,826,21,826,22" dtype_id="8">
                        <varref loc="e,826,23,826,38" name="new_ascii_instr" dtype_id="8"/>
                        <varref loc="e,826,5,826,20" name="dbg_ascii_instr" dtype_id="8"/>
                      </assign>
                      <assign loc="e,828,22,828,23" dtype_id="2">
                        <cond loc="e,828,24,828,40" dtype_id="2">
                          <redand loc="e,827,9,827,10" dtype_id="3">
                            <sel loc="e,827,26,827,27" dtype_id="11">
                              <varref loc="e,827,10,827,26" name="next_insn_opcode" dtype_id="2"/>
                              <const loc="e,827,29,827,30" name="5&apos;h0" dtype_id="13"/>
                              <const loc="e,827,27,827,28" name="32&apos;h2" dtype_id="2"/>
                            </sel>
                          </redand>
                          <varref loc="e,828,24,828,40" name="next_insn_opcode" dtype_id="2"/>
                          <extend loc="e,830,30,830,31" dtype_id="2" width="32" widthminv="16">
                            <sel loc="e,830,48,830,49" dtype_id="12">
                              <varref loc="e,830,32,830,48" name="next_insn_opcode" dtype_id="2"/>
                              <const loc="e,830,52,830,53" name="5&apos;h0" dtype_id="13"/>
                              <const loc="e,830,49,830,51" name="32&apos;h10" dtype_id="2"/>
                            </sel>
                          </extend>
                        </cond>
                        <varref loc="e,828,6,828,21" name="dbg_insn_opcode" dtype_id="2"/>
                      </assign>
                      <assign loc="e,831,18,831,19" dtype_id="2">
                        <varref loc="e,831,20,831,31" name="decoded_imm" dtype_id="2"/>
                        <varref loc="e,831,5,831,17" name="dbg_insn_imm" dtype_id="2"/>
                      </assign>
                      <assign loc="e,832,18,832,19" dtype_id="9">
                        <varref loc="e,832,20,832,31" name="decoded_rs1" dtype_id="9"/>
                        <varref loc="e,832,5,832,17" name="dbg_insn_rs1" dtype_id="9"/>
                      </assign>
                      <assign loc="e,833,18,833,19" dtype_id="9">
                        <varref loc="e,833,20,833,31" name="decoded_rs2" dtype_id="9"/>
                        <varref loc="e,833,5,833,17" name="dbg_insn_rs2" dtype_id="9"/>
                      </assign>
                      <assign loc="e,834,17,834,18" dtype_id="9">
                        <varref loc="e,834,19,834,29" name="decoded_rd" dtype_id="9"/>
                        <varref loc="e,834,5,834,16" name="dbg_insn_rd" dtype_id="9"/>
                      </assign>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="e,858,2,858,8">
        <sentree loc="e,858,9,858,10">
          <senitem loc="e,858,11,858,18" edgeType="POS">
            <varref loc="e,858,19,858,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,858,24,858,29">
          <assigndly loc="e,859,20,859,22" dtype_id="3">
            <or loc="e,859,23,859,24" dtype_id="3">
              <varref loc="e,859,25,859,34" name="instr_lui" dtype_id="3"/>
              <or loc="e,859,23,859,24" dtype_id="3">
                <varref loc="e,859,36,859,47" name="instr_auipc" dtype_id="3"/>
                <varref loc="e,859,49,859,58" name="instr_jal" dtype_id="3"/>
              </or>
            </or>
            <varref loc="e,859,3,859,19" name="is_lui_auipc_jal" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,860,38,860,40" dtype_id="3">
            <or loc="e,860,41,860,42" dtype_id="3">
              <varref loc="e,860,43,860,52" name="instr_lui" dtype_id="3"/>
              <or loc="e,860,41,860,42" dtype_id="3">
                <varref loc="e,860,54,860,65" name="instr_auipc" dtype_id="3"/>
                <or loc="e,860,41,860,42" dtype_id="3">
                  <varref loc="e,860,67,860,76" name="instr_jal" dtype_id="3"/>
                  <or loc="e,860,41,860,42" dtype_id="3">
                    <varref loc="e,860,78,860,88" name="instr_jalr" dtype_id="3"/>
                    <or loc="e,860,41,860,42" dtype_id="3">
                      <varref loc="e,860,90,860,100" name="instr_addi" dtype_id="3"/>
                      <or loc="e,860,41,860,42" dtype_id="3">
                        <varref loc="e,860,102,860,111" name="instr_add" dtype_id="3"/>
                        <varref loc="e,860,113,860,122" name="instr_sub" dtype_id="3"/>
                      </or>
                    </or>
                  </or>
                </or>
              </or>
            </or>
            <varref loc="e,860,3,860,37" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,861,19,861,21" dtype_id="3">
            <or loc="e,861,22,861,23" dtype_id="3">
              <varref loc="e,861,24,861,34" name="instr_slti" dtype_id="3"/>
              <or loc="e,861,22,861,23" dtype_id="3">
                <varref loc="e,861,36,861,45" name="instr_blt" dtype_id="3"/>
                <varref loc="e,861,47,861,56" name="instr_slt" dtype_id="3"/>
              </or>
            </or>
            <varref loc="e,861,3,861,18" name="is_slti_blt_slt" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,862,22,862,24" dtype_id="3">
            <or loc="e,862,25,862,26" dtype_id="3">
              <varref loc="e,862,27,862,38" name="instr_sltiu" dtype_id="3"/>
              <or loc="e,862,25,862,26" dtype_id="3">
                <varref loc="e,862,40,862,50" name="instr_bltu" dtype_id="3"/>
                <varref loc="e,862,52,862,62" name="instr_sltu" dtype_id="3"/>
              </or>
            </or>
            <varref loc="e,862,3,862,21" name="is_sltiu_bltu_sltu" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,863,17,863,19" dtype_id="3">
            <or loc="e,863,20,863,21" dtype_id="3">
              <varref loc="e,863,22,863,31" name="instr_lbu" dtype_id="3"/>
              <or loc="e,863,20,863,21" dtype_id="3">
                <varref loc="e,863,33,863,42" name="instr_lhu" dtype_id="3"/>
                <varref loc="e,863,44,863,52" name="instr_lw" dtype_id="3"/>
              </or>
            </or>
            <varref loc="e,863,3,863,16" name="is_lbu_lhu_lw" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,864,14,864,16" dtype_id="3">
            <or loc="e,864,17,864,18" dtype_id="3">
              <varref loc="e,864,19,864,47" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
              <or loc="e,864,17,864,18" dtype_id="3">
                <varref loc="e,864,49,864,59" name="instr_slti" dtype_id="3"/>
                <or loc="e,864,17,864,18" dtype_id="3">
                  <varref loc="e,864,61,864,70" name="instr_slt" dtype_id="3"/>
                  <or loc="e,864,17,864,18" dtype_id="3">
                    <varref loc="e,864,72,864,83" name="instr_sltiu" dtype_id="3"/>
                    <varref loc="e,864,85,864,95" name="instr_sltu" dtype_id="3"/>
                  </or>
                </or>
              </or>
            </or>
            <varref loc="e,864,3,864,13" name="is_compare" dtype_id="3"/>
          </assigndly>
          <if loc="e,866,3,866,5">
            <and loc="e,866,20,866,22" dtype_id="3">
              <varref loc="e,866,7,866,19" name="mem_do_rinst" dtype_id="3"/>
              <varref loc="e,866,23,866,31" name="mem_done" dtype_id="3"/>
            </and>
            <begin>
              <begin loc="e,866,33,866,38">
                <assigndly loc="e,867,18,867,20" dtype_id="3">
                  <eq loc="e,867,44,867,46" dtype_id="3">
                    <const loc="e,867,47,867,57" name="7&apos;h37" dtype_id="16"/>
                    <sel loc="e,867,38,867,39" dtype_id="16">
                      <varref loc="e,867,21,867,38" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,867,41,867,42" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,867,39,867,40" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,867,4,867,13" name="instr_lui" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,868,18,868,20" dtype_id="3">
                  <eq loc="e,868,44,868,46" dtype_id="3">
                    <const loc="e,868,47,868,57" name="7&apos;h17" dtype_id="16"/>
                    <sel loc="e,868,38,868,39" dtype_id="16">
                      <varref loc="e,868,21,868,38" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,868,41,868,42" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,868,39,868,40" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,868,4,868,15" name="instr_auipc" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,869,18,869,20" dtype_id="3">
                  <eq loc="e,869,44,869,46" dtype_id="3">
                    <const loc="e,869,47,869,57" name="7&apos;h6f" dtype_id="16"/>
                    <sel loc="e,869,38,869,39" dtype_id="16">
                      <varref loc="e,869,21,869,38" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,869,41,869,42" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,869,39,869,40" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,869,4,869,13" name="instr_jal" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,870,18,870,20" dtype_id="3">
                  <and loc="e,870,58,870,60" dtype_id="3">
                    <eq loc="e,870,44,870,46" dtype_id="3">
                      <const loc="e,870,47,870,57" name="7&apos;h67" dtype_id="16"/>
                      <sel loc="e,870,38,870,39" dtype_id="16">
                        <varref loc="e,870,21,870,38" name="mem_rdata_latched" dtype_id="2"/>
                        <const loc="e,870,41,870,42" name="5&apos;h0" dtype_id="13"/>
                        <const loc="e,870,39,870,40" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                    <eq loc="e,870,86,870,88" dtype_id="3">
                      <const loc="e,870,89,870,95" name="3&apos;h0" dtype_id="17"/>
                      <sel loc="e,870,78,870,79" dtype_id="17">
                        <varref loc="e,870,61,870,78" name="mem_rdata_latched" dtype_id="2"/>
                        <const loc="e,870,82,870,84" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,870,79,870,81" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,870,4,870,14" name="instr_jalr" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,871,18,871,20" dtype_id="3">
                  <const loc="e,871,100,871,102" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,871,4,871,16" name="instr_retirq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,872,18,872,20" dtype_id="3">
                  <const loc="e,872,100,872,102" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,872,4,872,17" name="instr_waitirq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,874,33,874,35" dtype_id="3">
                  <eq loc="e,874,59,874,61" dtype_id="3">
                    <const loc="e,874,62,874,72" name="7&apos;h63" dtype_id="16"/>
                    <sel loc="e,874,53,874,54" dtype_id="16">
                      <varref loc="e,874,36,874,53" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,874,56,874,57" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,874,54,874,55" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,874,4,874,32" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,875,33,875,35" dtype_id="3">
                  <eq loc="e,875,59,875,61" dtype_id="3">
                    <const loc="e,875,62,875,72" name="7&apos;h3" dtype_id="16"/>
                    <sel loc="e,875,53,875,54" dtype_id="16">
                      <varref loc="e,875,36,875,53" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,875,56,875,57" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,875,54,875,55" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,875,4,875,23" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,876,33,876,35" dtype_id="3">
                  <eq loc="e,876,59,876,61" dtype_id="3">
                    <const loc="e,876,62,876,72" name="7&apos;h23" dtype_id="16"/>
                    <sel loc="e,876,53,876,54" dtype_id="16">
                      <varref loc="e,876,36,876,53" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,876,56,876,57" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,876,54,876,55" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,876,4,876,15" name="is_sb_sh_sw" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,877,33,877,35" dtype_id="3">
                  <eq loc="e,877,59,877,61" dtype_id="3">
                    <const loc="e,877,62,877,72" name="7&apos;h13" dtype_id="16"/>
                    <sel loc="e,877,53,877,54" dtype_id="16">
                      <varref loc="e,877,36,877,53" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,877,56,877,57" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,877,54,877,55" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,877,4,877,18" name="is_alu_reg_imm" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,878,33,878,35" dtype_id="3">
                  <eq loc="e,878,59,878,61" dtype_id="3">
                    <const loc="e,878,62,878,72" name="7&apos;h33" dtype_id="16"/>
                    <sel loc="e,878,53,878,54" dtype_id="16">
                      <varref loc="e,878,36,878,53" name="mem_rdata_latched" dtype_id="2"/>
                      <const loc="e,878,56,878,57" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,878,54,878,55" name="32&apos;h7" dtype_id="2"/>
                    </sel>
                  </eq>
                  <varref loc="e,878,4,878,18" name="is_alu_reg_reg" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,880,109,880,111" dtype_id="18">
                  <sel loc="e,880,88,880,89" dtype_id="18">
                    <extends loc="e,880,112,880,119" dtype_id="2" width="32" widthminv="21">
                      <concat loc="e,880,145,880,146" dtype_id="19">
                        <sel loc="e,880,138,880,139" dtype_id="20">
                          <varref loc="e,880,121,880,138" name="mem_rdata_latched" dtype_id="2"/>
                          <const loc="e,880,142,880,144" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,880,139,880,141" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                        <const loc="e,880,147,880,151" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="e,880,88,880,89" name="32&apos;h14" dtype_id="2"/>
                    <const loc="e,880,88,880,89" name="32&apos;hc" dtype_id="2"/>
                  </sel>
                  <sel loc="e,880,19,880,20" dtype_id="18">
                    <varref loc="e,880,6,880,19" name="decoded_imm_j" dtype_id="2"/>
                    <const loc="e,880,23,880,25" name="5&apos;h14" dtype_id="13"/>
                    <const loc="e,880,20,880,22" name="32&apos;hc" dtype_id="2"/>
                  </sel>
                </assigndly>
                <assigndly loc="e,880,109,880,111" dtype_id="21">
                  <sel loc="e,880,66,880,67" dtype_id="21">
                    <extends loc="e,880,112,880,119" dtype_id="2" width="32" widthminv="21">
                      <concat loc="e,880,145,880,146" dtype_id="19">
                        <sel loc="e,880,138,880,139" dtype_id="20">
                          <varref loc="e,880,121,880,138" name="mem_rdata_latched" dtype_id="2"/>
                          <const loc="e,880,142,880,144" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,880,139,880,141" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                        <const loc="e,880,147,880,151" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="e,880,66,880,67" name="32&apos;ha" dtype_id="2"/>
                    <const loc="e,880,66,880,67" name="32&apos;ha" dtype_id="2"/>
                  </sel>
                  <sel loc="e,880,41,880,42" dtype_id="21">
                    <varref loc="e,880,28,880,41" name="decoded_imm_j" dtype_id="2"/>
                    <const loc="e,880,45,880,46" name="5&apos;h1" dtype_id="13"/>
                    <const loc="e,880,42,880,44" name="32&apos;ha" dtype_id="2"/>
                  </sel>
                </assigndly>
                <assigndly loc="e,880,109,880,111" dtype_id="3">
                  <sel loc="e,880,47,880,48" dtype_id="3">
                    <extends loc="e,880,112,880,119" dtype_id="2" width="32" widthminv="21">
                      <concat loc="e,880,145,880,146" dtype_id="19">
                        <sel loc="e,880,138,880,139" dtype_id="20">
                          <varref loc="e,880,121,880,138" name="mem_rdata_latched" dtype_id="2"/>
                          <const loc="e,880,142,880,144" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,880,139,880,141" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                        <const loc="e,880,147,880,151" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="e,880,47,880,48" name="32&apos;h9" dtype_id="2"/>
                    <const loc="e,880,47,880,48" name="32&apos;h1" dtype_id="2"/>
                  </sel>
                  <sel loc="e,880,62,880,63" dtype_id="3">
                    <varref loc="e,880,49,880,62" name="decoded_imm_j" dtype_id="2"/>
                    <const loc="e,880,63,880,65" name="5&apos;hb" dtype_id="13"/>
                    <const loc="e,880,62,880,63" name="32&apos;h1" dtype_id="2"/>
                  </sel>
                </assigndly>
                <assigndly loc="e,880,109,880,111" dtype_id="14">
                  <sel loc="e,880,26,880,27" dtype_id="14">
                    <extends loc="e,880,112,880,119" dtype_id="2" width="32" widthminv="21">
                      <concat loc="e,880,145,880,146" dtype_id="19">
                        <sel loc="e,880,138,880,139" dtype_id="20">
                          <varref loc="e,880,121,880,138" name="mem_rdata_latched" dtype_id="2"/>
                          <const loc="e,880,142,880,144" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,880,139,880,141" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                        <const loc="e,880,147,880,151" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="e,880,26,880,27" name="32&apos;h1" dtype_id="2"/>
                    <const loc="e,880,26,880,27" name="32&apos;h8" dtype_id="2"/>
                  </sel>
                  <sel loc="e,880,81,880,82" dtype_id="14">
                    <varref loc="e,880,68,880,81" name="decoded_imm_j" dtype_id="2"/>
                    <const loc="e,880,85,880,87" name="5&apos;hc" dtype_id="13"/>
                    <const loc="e,880,82,880,84" name="32&apos;h8" dtype_id="2"/>
                  </sel>
                </assigndly>
                <assigndly loc="e,880,109,880,111" dtype_id="3">
                  <sel loc="e,880,26,880,27" dtype_id="3">
                    <extends loc="e,880,112,880,119" dtype_id="2" width="32" widthminv="21">
                      <concat loc="e,880,145,880,146" dtype_id="19">
                        <sel loc="e,880,138,880,139" dtype_id="20">
                          <varref loc="e,880,121,880,138" name="mem_rdata_latched" dtype_id="2"/>
                          <const loc="e,880,142,880,144" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,880,139,880,141" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                        <const loc="e,880,147,880,151" name="1&apos;h0" dtype_id="3"/>
                      </concat>
                    </extends>
                    <const loc="e,880,26,880,27" name="32&apos;h0" dtype_id="2"/>
                    <const loc="e,880,26,880,27" name="32&apos;h1" dtype_id="2"/>
                  </sel>
                  <sel loc="e,880,103,880,104" dtype_id="3">
                    <varref loc="e,880,90,880,103" name="decoded_imm_j" dtype_id="2"/>
                    <const loc="e,880,104,880,105" name="5&apos;h0" dtype_id="13"/>
                    <const loc="e,880,103,880,104" name="32&apos;h1" dtype_id="2"/>
                  </sel>
                </assigndly>
                <assigndly loc="e,882,15,882,17" dtype_id="9">
                  <sel loc="e,882,35,882,36" dtype_id="9">
                    <varref loc="e,882,18,882,35" name="mem_rdata_latched" dtype_id="2"/>
                    <const loc="e,882,39,882,40" name="5&apos;h7" dtype_id="13"/>
                    <const loc="e,882,36,882,38" name="32&apos;h5" dtype_id="2"/>
                  </sel>
                  <varref loc="e,882,4,882,14" name="decoded_rd" dtype_id="9"/>
                </assigndly>
                <assigndly loc="e,883,16,883,18" dtype_id="9">
                  <sel loc="e,883,36,883,37" dtype_id="9">
                    <varref loc="e,883,19,883,36" name="mem_rdata_latched" dtype_id="2"/>
                    <const loc="e,883,40,883,42" name="5&apos;hf" dtype_id="13"/>
                    <const loc="e,883,37,883,39" name="32&apos;h5" dtype_id="2"/>
                  </sel>
                  <varref loc="e,883,4,883,15" name="decoded_rs1" dtype_id="9"/>
                </assigndly>
                <assigndly loc="e,884,16,884,18" dtype_id="9">
                  <sel loc="e,884,36,884,37" dtype_id="9">
                    <varref loc="e,884,19,884,36" name="mem_rdata_latched" dtype_id="2"/>
                    <const loc="e,884,40,884,42" name="5&apos;h14" dtype_id="13"/>
                    <const loc="e,884,37,884,39" name="32&apos;h5" dtype_id="2"/>
                  </sel>
                  <varref loc="e,884,4,884,15" name="decoded_rs2" dtype_id="9"/>
                </assigndly>
                <assigndly loc="e,892,21,892,23" dtype_id="3">
                  <const loc="e,892,24,892,25" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,892,4,892,20" name="compressed_instr" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="e,1037,3,1037,5">
            <and loc="e,1037,23,1037,25" dtype_id="3">
              <varref loc="e,1037,7,1037,22" name="decoder_trigger" dtype_id="3"/>
              <not loc="e,1037,26,1037,27" dtype_id="3">
                <varref loc="e,1037,27,1037,49" name="decoder_pseudo_trigger" dtype_id="3"/>
              </not>
            </and>
            <begin>
              <begin loc="e,1037,51,1037,56">
                <assigndly loc="e,1038,14,1038,16" dtype_id="2">
                  <const loc="e,1038,43,1038,46" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
                  <varref loc="e,1038,4,1038,13" name="pcpi_insn" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,1040,16,1040,18" dtype_id="3">
                  <and loc="e,1040,48,1040,50" dtype_id="3">
                    <varref loc="e,1040,19,1040,47" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="e,1040,70,1040,72" dtype_id="3">
                      <const loc="e,1040,73,1040,79" name="3&apos;h0" dtype_id="17"/>
                      <sel loc="e,1040,62,1040,63" dtype_id="17">
                        <varref loc="e,1040,51,1040,62" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1040,66,1040,68" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1040,63,1040,65" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1040,4,1040,13" name="instr_beq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1041,16,1041,18" dtype_id="3">
                  <and loc="e,1041,48,1041,50" dtype_id="3">
                    <varref loc="e,1041,19,1041,47" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="e,1041,70,1041,72" dtype_id="3">
                      <const loc="e,1041,73,1041,79" name="3&apos;h1" dtype_id="17"/>
                      <sel loc="e,1041,62,1041,63" dtype_id="17">
                        <varref loc="e,1041,51,1041,62" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1041,66,1041,68" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1041,63,1041,65" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1041,4,1041,13" name="instr_bne" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1042,16,1042,18" dtype_id="3">
                  <and loc="e,1042,48,1042,50" dtype_id="3">
                    <varref loc="e,1042,19,1042,47" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="e,1042,70,1042,72" dtype_id="3">
                      <const loc="e,1042,73,1042,79" name="3&apos;h4" dtype_id="17"/>
                      <sel loc="e,1042,62,1042,63" dtype_id="17">
                        <varref loc="e,1042,51,1042,62" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1042,66,1042,68" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1042,63,1042,65" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1042,4,1042,13" name="instr_blt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1043,16,1043,18" dtype_id="3">
                  <and loc="e,1043,48,1043,50" dtype_id="3">
                    <varref loc="e,1043,19,1043,47" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="e,1043,70,1043,72" dtype_id="3">
                      <const loc="e,1043,73,1043,79" name="3&apos;h5" dtype_id="17"/>
                      <sel loc="e,1043,62,1043,63" dtype_id="17">
                        <varref loc="e,1043,51,1043,62" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1043,66,1043,68" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1043,63,1043,65" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1043,4,1043,13" name="instr_bge" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1044,16,1044,18" dtype_id="3">
                  <and loc="e,1044,48,1044,50" dtype_id="3">
                    <varref loc="e,1044,19,1044,47" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="e,1044,70,1044,72" dtype_id="3">
                      <const loc="e,1044,73,1044,79" name="3&apos;h6" dtype_id="17"/>
                      <sel loc="e,1044,62,1044,63" dtype_id="17">
                        <varref loc="e,1044,51,1044,62" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1044,66,1044,68" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1044,63,1044,65" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1044,4,1044,14" name="instr_bltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1045,16,1045,18" dtype_id="3">
                  <and loc="e,1045,48,1045,50" dtype_id="3">
                    <varref loc="e,1045,19,1045,47" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <eq loc="e,1045,70,1045,72" dtype_id="3">
                      <const loc="e,1045,73,1045,79" name="3&apos;h7" dtype_id="17"/>
                      <sel loc="e,1045,62,1045,63" dtype_id="17">
                        <varref loc="e,1045,51,1045,62" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1045,66,1045,68" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1045,63,1045,65" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1045,4,1045,14" name="instr_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1047,16,1047,18" dtype_id="3">
                  <and loc="e,1047,39,1047,41" dtype_id="3">
                    <varref loc="e,1047,19,1047,38" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="e,1047,61,1047,63" dtype_id="3">
                      <const loc="e,1047,64,1047,70" name="3&apos;h0" dtype_id="17"/>
                      <sel loc="e,1047,53,1047,54" dtype_id="17">
                        <varref loc="e,1047,42,1047,53" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1047,57,1047,59" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1047,54,1047,56" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1047,4,1047,12" name="instr_lb" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1048,16,1048,18" dtype_id="3">
                  <and loc="e,1048,39,1048,41" dtype_id="3">
                    <varref loc="e,1048,19,1048,38" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="e,1048,61,1048,63" dtype_id="3">
                      <const loc="e,1048,64,1048,70" name="3&apos;h1" dtype_id="17"/>
                      <sel loc="e,1048,53,1048,54" dtype_id="17">
                        <varref loc="e,1048,42,1048,53" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1048,57,1048,59" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1048,54,1048,56" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1048,4,1048,12" name="instr_lh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1049,16,1049,18" dtype_id="3">
                  <and loc="e,1049,39,1049,41" dtype_id="3">
                    <varref loc="e,1049,19,1049,38" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="e,1049,61,1049,63" dtype_id="3">
                      <const loc="e,1049,64,1049,70" name="3&apos;h2" dtype_id="17"/>
                      <sel loc="e,1049,53,1049,54" dtype_id="17">
                        <varref loc="e,1049,42,1049,53" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1049,57,1049,59" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1049,54,1049,56" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1049,4,1049,12" name="instr_lw" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1050,16,1050,18" dtype_id="3">
                  <and loc="e,1050,39,1050,41" dtype_id="3">
                    <varref loc="e,1050,19,1050,38" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="e,1050,61,1050,63" dtype_id="3">
                      <const loc="e,1050,64,1050,70" name="3&apos;h4" dtype_id="17"/>
                      <sel loc="e,1050,53,1050,54" dtype_id="17">
                        <varref loc="e,1050,42,1050,53" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1050,57,1050,59" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1050,54,1050,56" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1050,4,1050,13" name="instr_lbu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1051,16,1051,18" dtype_id="3">
                  <and loc="e,1051,39,1051,41" dtype_id="3">
                    <varref loc="e,1051,19,1051,38" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                    <eq loc="e,1051,61,1051,63" dtype_id="3">
                      <const loc="e,1051,64,1051,70" name="3&apos;h5" dtype_id="17"/>
                      <sel loc="e,1051,53,1051,54" dtype_id="17">
                        <varref loc="e,1051,42,1051,53" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1051,57,1051,59" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1051,54,1051,56" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1051,4,1051,13" name="instr_lhu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1053,16,1053,18" dtype_id="3">
                  <and loc="e,1053,31,1053,33" dtype_id="3">
                    <varref loc="e,1053,19,1053,30" name="is_sb_sh_sw" dtype_id="3"/>
                    <eq loc="e,1053,53,1053,55" dtype_id="3">
                      <const loc="e,1053,56,1053,62" name="3&apos;h0" dtype_id="17"/>
                      <sel loc="e,1053,45,1053,46" dtype_id="17">
                        <varref loc="e,1053,34,1053,45" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1053,49,1053,51" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1053,46,1053,48" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1053,4,1053,12" name="instr_sb" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1054,16,1054,18" dtype_id="3">
                  <and loc="e,1054,31,1054,33" dtype_id="3">
                    <varref loc="e,1054,19,1054,30" name="is_sb_sh_sw" dtype_id="3"/>
                    <eq loc="e,1054,53,1054,55" dtype_id="3">
                      <const loc="e,1054,56,1054,62" name="3&apos;h1" dtype_id="17"/>
                      <sel loc="e,1054,45,1054,46" dtype_id="17">
                        <varref loc="e,1054,34,1054,45" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1054,49,1054,51" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1054,46,1054,48" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1054,4,1054,12" name="instr_sh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1055,16,1055,18" dtype_id="3">
                  <and loc="e,1055,31,1055,33" dtype_id="3">
                    <varref loc="e,1055,19,1055,30" name="is_sb_sh_sw" dtype_id="3"/>
                    <eq loc="e,1055,53,1055,55" dtype_id="3">
                      <const loc="e,1055,56,1055,62" name="3&apos;h2" dtype_id="17"/>
                      <sel loc="e,1055,45,1055,46" dtype_id="17">
                        <varref loc="e,1055,34,1055,45" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1055,49,1055,51" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1055,46,1055,48" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1055,4,1055,12" name="instr_sw" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1057,16,1057,18" dtype_id="3">
                  <and loc="e,1057,34,1057,36" dtype_id="3">
                    <varref loc="e,1057,19,1057,33" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="e,1057,56,1057,58" dtype_id="3">
                      <const loc="e,1057,59,1057,65" name="3&apos;h0" dtype_id="17"/>
                      <sel loc="e,1057,48,1057,49" dtype_id="17">
                        <varref loc="e,1057,37,1057,48" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1057,52,1057,54" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1057,49,1057,51" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1057,4,1057,14" name="instr_addi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1058,16,1058,18" dtype_id="3">
                  <and loc="e,1058,34,1058,36" dtype_id="3">
                    <varref loc="e,1058,19,1058,33" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="e,1058,56,1058,58" dtype_id="3">
                      <const loc="e,1058,59,1058,65" name="3&apos;h2" dtype_id="17"/>
                      <sel loc="e,1058,48,1058,49" dtype_id="17">
                        <varref loc="e,1058,37,1058,48" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1058,52,1058,54" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1058,49,1058,51" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1058,4,1058,14" name="instr_slti" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1059,16,1059,18" dtype_id="3">
                  <and loc="e,1059,34,1059,36" dtype_id="3">
                    <varref loc="e,1059,19,1059,33" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="e,1059,56,1059,58" dtype_id="3">
                      <const loc="e,1059,59,1059,65" name="3&apos;h3" dtype_id="17"/>
                      <sel loc="e,1059,48,1059,49" dtype_id="17">
                        <varref loc="e,1059,37,1059,48" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1059,52,1059,54" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1059,49,1059,51" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1059,4,1059,15" name="instr_sltiu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1060,16,1060,18" dtype_id="3">
                  <and loc="e,1060,34,1060,36" dtype_id="3">
                    <varref loc="e,1060,19,1060,33" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="e,1060,56,1060,58" dtype_id="3">
                      <const loc="e,1060,59,1060,65" name="3&apos;h4" dtype_id="17"/>
                      <sel loc="e,1060,48,1060,49" dtype_id="17">
                        <varref loc="e,1060,37,1060,48" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1060,52,1060,54" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1060,49,1060,51" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1060,4,1060,14" name="instr_xori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1061,16,1061,18" dtype_id="3">
                  <and loc="e,1061,34,1061,36" dtype_id="3">
                    <varref loc="e,1061,19,1061,33" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="e,1061,56,1061,58" dtype_id="3">
                      <const loc="e,1061,59,1061,65" name="3&apos;h6" dtype_id="17"/>
                      <sel loc="e,1061,48,1061,49" dtype_id="17">
                        <varref loc="e,1061,37,1061,48" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1061,52,1061,54" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1061,49,1061,51" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1061,4,1061,13" name="instr_ori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1062,16,1062,18" dtype_id="3">
                  <and loc="e,1062,34,1062,36" dtype_id="3">
                    <varref loc="e,1062,19,1062,33" name="is_alu_reg_imm" dtype_id="3"/>
                    <eq loc="e,1062,56,1062,58" dtype_id="3">
                      <const loc="e,1062,59,1062,65" name="3&apos;h7" dtype_id="17"/>
                      <sel loc="e,1062,48,1062,49" dtype_id="17">
                        <varref loc="e,1062,37,1062,48" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1062,52,1062,54" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1062,49,1062,51" name="32&apos;h3" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1062,4,1062,14" name="instr_andi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1064,16,1064,18" dtype_id="3">
                  <and loc="e,1064,66,1064,68" dtype_id="3">
                    <and loc="e,1064,34,1064,36" dtype_id="3">
                      <varref loc="e,1064,19,1064,33" name="is_alu_reg_imm" dtype_id="3"/>
                      <eq loc="e,1064,56,1064,58" dtype_id="3">
                        <const loc="e,1064,59,1064,65" name="3&apos;h1" dtype_id="17"/>
                        <sel loc="e,1064,48,1064,49" dtype_id="17">
                          <varref loc="e,1064,37,1064,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1064,52,1064,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1064,49,1064,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1064,88,1064,90" dtype_id="3">
                      <const loc="e,1064,91,1064,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1064,80,1064,81" dtype_id="16">
                        <varref loc="e,1064,69,1064,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1064,84,1064,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1064,81,1064,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1064,4,1064,14" name="instr_slli" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1065,16,1065,18" dtype_id="3">
                  <and loc="e,1065,66,1065,68" dtype_id="3">
                    <and loc="e,1065,34,1065,36" dtype_id="3">
                      <varref loc="e,1065,19,1065,33" name="is_alu_reg_imm" dtype_id="3"/>
                      <eq loc="e,1065,56,1065,58" dtype_id="3">
                        <const loc="e,1065,59,1065,65" name="3&apos;h5" dtype_id="17"/>
                        <sel loc="e,1065,48,1065,49" dtype_id="17">
                          <varref loc="e,1065,37,1065,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1065,52,1065,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1065,49,1065,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1065,88,1065,90" dtype_id="3">
                      <const loc="e,1065,91,1065,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1065,80,1065,81" dtype_id="16">
                        <varref loc="e,1065,69,1065,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1065,84,1065,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1065,81,1065,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1065,4,1065,14" name="instr_srli" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1066,16,1066,18" dtype_id="3">
                  <and loc="e,1066,66,1066,68" dtype_id="3">
                    <and loc="e,1066,34,1066,36" dtype_id="3">
                      <varref loc="e,1066,19,1066,33" name="is_alu_reg_imm" dtype_id="3"/>
                      <eq loc="e,1066,56,1066,58" dtype_id="3">
                        <const loc="e,1066,59,1066,65" name="3&apos;h5" dtype_id="17"/>
                        <sel loc="e,1066,48,1066,49" dtype_id="17">
                          <varref loc="e,1066,37,1066,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1066,52,1066,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1066,49,1066,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1066,88,1066,90" dtype_id="3">
                      <const loc="e,1066,91,1066,101" name="7&apos;h20" dtype_id="16"/>
                      <sel loc="e,1066,80,1066,81" dtype_id="16">
                        <varref loc="e,1066,69,1066,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1066,84,1066,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1066,81,1066,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1066,4,1066,14" name="instr_srai" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1068,16,1068,18" dtype_id="3">
                  <and loc="e,1068,66,1068,68" dtype_id="3">
                    <and loc="e,1068,34,1068,36" dtype_id="3">
                      <varref loc="e,1068,19,1068,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1068,56,1068,58" dtype_id="3">
                        <const loc="e,1068,59,1068,65" name="3&apos;h0" dtype_id="17"/>
                        <sel loc="e,1068,48,1068,49" dtype_id="17">
                          <varref loc="e,1068,37,1068,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1068,52,1068,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1068,49,1068,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1068,88,1068,90" dtype_id="3">
                      <const loc="e,1068,91,1068,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1068,80,1068,81" dtype_id="16">
                        <varref loc="e,1068,69,1068,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1068,84,1068,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1068,81,1068,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1068,4,1068,13" name="instr_add" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1069,16,1069,18" dtype_id="3">
                  <and loc="e,1069,66,1069,68" dtype_id="3">
                    <and loc="e,1069,34,1069,36" dtype_id="3">
                      <varref loc="e,1069,19,1069,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1069,56,1069,58" dtype_id="3">
                        <const loc="e,1069,59,1069,65" name="3&apos;h0" dtype_id="17"/>
                        <sel loc="e,1069,48,1069,49" dtype_id="17">
                          <varref loc="e,1069,37,1069,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1069,52,1069,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1069,49,1069,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1069,88,1069,90" dtype_id="3">
                      <const loc="e,1069,91,1069,101" name="7&apos;h20" dtype_id="16"/>
                      <sel loc="e,1069,80,1069,81" dtype_id="16">
                        <varref loc="e,1069,69,1069,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1069,84,1069,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1069,81,1069,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1069,4,1069,13" name="instr_sub" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1070,16,1070,18" dtype_id="3">
                  <and loc="e,1070,66,1070,68" dtype_id="3">
                    <and loc="e,1070,34,1070,36" dtype_id="3">
                      <varref loc="e,1070,19,1070,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1070,56,1070,58" dtype_id="3">
                        <const loc="e,1070,59,1070,65" name="3&apos;h1" dtype_id="17"/>
                        <sel loc="e,1070,48,1070,49" dtype_id="17">
                          <varref loc="e,1070,37,1070,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1070,52,1070,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1070,49,1070,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1070,88,1070,90" dtype_id="3">
                      <const loc="e,1070,91,1070,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1070,80,1070,81" dtype_id="16">
                        <varref loc="e,1070,69,1070,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1070,84,1070,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1070,81,1070,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1070,4,1070,13" name="instr_sll" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1071,16,1071,18" dtype_id="3">
                  <and loc="e,1071,66,1071,68" dtype_id="3">
                    <and loc="e,1071,34,1071,36" dtype_id="3">
                      <varref loc="e,1071,19,1071,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1071,56,1071,58" dtype_id="3">
                        <const loc="e,1071,59,1071,65" name="3&apos;h2" dtype_id="17"/>
                        <sel loc="e,1071,48,1071,49" dtype_id="17">
                          <varref loc="e,1071,37,1071,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1071,52,1071,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1071,49,1071,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1071,88,1071,90" dtype_id="3">
                      <const loc="e,1071,91,1071,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1071,80,1071,81" dtype_id="16">
                        <varref loc="e,1071,69,1071,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1071,84,1071,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1071,81,1071,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1071,4,1071,13" name="instr_slt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1072,16,1072,18" dtype_id="3">
                  <and loc="e,1072,66,1072,68" dtype_id="3">
                    <and loc="e,1072,34,1072,36" dtype_id="3">
                      <varref loc="e,1072,19,1072,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1072,56,1072,58" dtype_id="3">
                        <const loc="e,1072,59,1072,65" name="3&apos;h3" dtype_id="17"/>
                        <sel loc="e,1072,48,1072,49" dtype_id="17">
                          <varref loc="e,1072,37,1072,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1072,52,1072,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1072,49,1072,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1072,88,1072,90" dtype_id="3">
                      <const loc="e,1072,91,1072,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1072,80,1072,81" dtype_id="16">
                        <varref loc="e,1072,69,1072,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1072,84,1072,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1072,81,1072,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1072,4,1072,14" name="instr_sltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1073,16,1073,18" dtype_id="3">
                  <and loc="e,1073,66,1073,68" dtype_id="3">
                    <and loc="e,1073,34,1073,36" dtype_id="3">
                      <varref loc="e,1073,19,1073,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1073,56,1073,58" dtype_id="3">
                        <const loc="e,1073,59,1073,65" name="3&apos;h4" dtype_id="17"/>
                        <sel loc="e,1073,48,1073,49" dtype_id="17">
                          <varref loc="e,1073,37,1073,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1073,52,1073,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1073,49,1073,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1073,88,1073,90" dtype_id="3">
                      <const loc="e,1073,91,1073,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1073,80,1073,81" dtype_id="16">
                        <varref loc="e,1073,69,1073,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1073,84,1073,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1073,81,1073,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1073,4,1073,13" name="instr_xor" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1074,16,1074,18" dtype_id="3">
                  <and loc="e,1074,66,1074,68" dtype_id="3">
                    <and loc="e,1074,34,1074,36" dtype_id="3">
                      <varref loc="e,1074,19,1074,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1074,56,1074,58" dtype_id="3">
                        <const loc="e,1074,59,1074,65" name="3&apos;h5" dtype_id="17"/>
                        <sel loc="e,1074,48,1074,49" dtype_id="17">
                          <varref loc="e,1074,37,1074,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1074,52,1074,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1074,49,1074,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1074,88,1074,90" dtype_id="3">
                      <const loc="e,1074,91,1074,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1074,80,1074,81" dtype_id="16">
                        <varref loc="e,1074,69,1074,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1074,84,1074,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1074,81,1074,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1074,4,1074,13" name="instr_srl" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1075,16,1075,18" dtype_id="3">
                  <and loc="e,1075,66,1075,68" dtype_id="3">
                    <and loc="e,1075,34,1075,36" dtype_id="3">
                      <varref loc="e,1075,19,1075,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1075,56,1075,58" dtype_id="3">
                        <const loc="e,1075,59,1075,65" name="3&apos;h5" dtype_id="17"/>
                        <sel loc="e,1075,48,1075,49" dtype_id="17">
                          <varref loc="e,1075,37,1075,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1075,52,1075,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1075,49,1075,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1075,88,1075,90" dtype_id="3">
                      <const loc="e,1075,91,1075,101" name="7&apos;h20" dtype_id="16"/>
                      <sel loc="e,1075,80,1075,81" dtype_id="16">
                        <varref loc="e,1075,69,1075,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1075,84,1075,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1075,81,1075,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1075,4,1075,13" name="instr_sra" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1076,16,1076,18" dtype_id="3">
                  <and loc="e,1076,66,1076,68" dtype_id="3">
                    <and loc="e,1076,34,1076,36" dtype_id="3">
                      <varref loc="e,1076,19,1076,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1076,56,1076,58" dtype_id="3">
                        <const loc="e,1076,59,1076,65" name="3&apos;h6" dtype_id="17"/>
                        <sel loc="e,1076,48,1076,49" dtype_id="17">
                          <varref loc="e,1076,37,1076,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1076,52,1076,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1076,49,1076,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1076,88,1076,90" dtype_id="3">
                      <const loc="e,1076,91,1076,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1076,80,1076,81" dtype_id="16">
                        <varref loc="e,1076,69,1076,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1076,84,1076,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1076,81,1076,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1076,4,1076,12" name="instr_or" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1077,16,1077,18" dtype_id="3">
                  <and loc="e,1077,66,1077,68" dtype_id="3">
                    <and loc="e,1077,34,1077,36" dtype_id="3">
                      <varref loc="e,1077,19,1077,33" name="is_alu_reg_reg" dtype_id="3"/>
                      <eq loc="e,1077,56,1077,58" dtype_id="3">
                        <const loc="e,1077,59,1077,65" name="3&apos;h7" dtype_id="17"/>
                        <sel loc="e,1077,48,1077,49" dtype_id="17">
                          <varref loc="e,1077,37,1077,48" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1077,52,1077,54" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1077,49,1077,51" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <eq loc="e,1077,88,1077,90" dtype_id="3">
                      <const loc="e,1077,91,1077,101" name="7&apos;h0" dtype_id="16"/>
                      <sel loc="e,1077,80,1077,81" dtype_id="16">
                        <varref loc="e,1077,69,1077,80" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1077,84,1077,86" name="5&apos;h19" dtype_id="13"/>
                        <const loc="e,1077,81,1077,83" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1077,4,1077,13" name="instr_and" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1079,19,1079,21" dtype_id="3">
                  <or loc="e,1079,104,1079,106" dtype_id="3">
                    <and loc="e,1079,55,1079,57" dtype_id="3">
                      <eq loc="e,1079,41,1079,43" dtype_id="3">
                        <const loc="e,1079,44,1079,54" name="7&apos;h73" dtype_id="16"/>
                        <sel loc="e,1079,35,1079,36" dtype_id="16">
                          <varref loc="e,1079,24,1079,35" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1079,38,1079,39" name="5&apos;h0" dtype_id="13"/>
                          <const loc="e,1079,36,1079,37" name="32&apos;h7" dtype_id="2"/>
                        </sel>
                      </eq>
                      <eq loc="e,1079,77,1079,79" dtype_id="3">
                        <const loc="e,1079,80,1079,102" name="20&apos;hc0002" dtype_id="20"/>
                        <sel loc="e,1079,69,1079,70" dtype_id="20">
                          <varref loc="e,1079,58,1079,69" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1079,73,1079,75" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1079,70,1079,72" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <and loc="e,1080,55,1080,57" dtype_id="3">
                      <eq loc="e,1080,41,1080,43" dtype_id="3">
                        <const loc="e,1080,44,1080,54" name="7&apos;h73" dtype_id="16"/>
                        <sel loc="e,1080,35,1080,36" dtype_id="16">
                          <varref loc="e,1080,24,1080,35" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1080,38,1080,39" name="5&apos;h0" dtype_id="13"/>
                          <const loc="e,1080,36,1080,37" name="32&apos;h7" dtype_id="2"/>
                        </sel>
                      </eq>
                      <eq loc="e,1080,77,1080,79" dtype_id="3">
                        <const loc="e,1080,80,1080,102" name="20&apos;hc0102" dtype_id="20"/>
                        <sel loc="e,1080,69,1080,70" dtype_id="20">
                          <varref loc="e,1080,58,1080,69" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1080,73,1080,75" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1080,70,1080,72" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                  </or>
                  <varref loc="e,1079,4,1079,17" name="instr_rdcycle" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1081,19,1081,21" dtype_id="3">
                  <or loc="e,1081,104,1081,106" dtype_id="3">
                    <and loc="e,1081,55,1081,57" dtype_id="3">
                      <eq loc="e,1081,41,1081,43" dtype_id="3">
                        <const loc="e,1081,44,1081,54" name="7&apos;h73" dtype_id="16"/>
                        <sel loc="e,1081,35,1081,36" dtype_id="16">
                          <varref loc="e,1081,24,1081,35" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1081,38,1081,39" name="5&apos;h0" dtype_id="13"/>
                          <const loc="e,1081,36,1081,37" name="32&apos;h7" dtype_id="2"/>
                        </sel>
                      </eq>
                      <eq loc="e,1081,77,1081,79" dtype_id="3">
                        <const loc="e,1081,80,1081,102" name="20&apos;hc8002" dtype_id="20"/>
                        <sel loc="e,1081,69,1081,70" dtype_id="20">
                          <varref loc="e,1081,58,1081,69" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1081,73,1081,75" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1081,70,1081,72" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                    <and loc="e,1082,55,1082,57" dtype_id="3">
                      <eq loc="e,1082,41,1082,43" dtype_id="3">
                        <const loc="e,1082,44,1082,54" name="7&apos;h73" dtype_id="16"/>
                        <sel loc="e,1082,35,1082,36" dtype_id="16">
                          <varref loc="e,1082,24,1082,35" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1082,38,1082,39" name="5&apos;h0" dtype_id="13"/>
                          <const loc="e,1082,36,1082,37" name="32&apos;h7" dtype_id="2"/>
                        </sel>
                      </eq>
                      <eq loc="e,1082,77,1082,79" dtype_id="3">
                        <const loc="e,1082,80,1082,102" name="20&apos;hc8102" dtype_id="20"/>
                        <sel loc="e,1082,69,1082,70" dtype_id="20">
                          <varref loc="e,1082,58,1082,69" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1082,73,1082,75" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1082,70,1082,72" name="32&apos;h14" dtype_id="2"/>
                        </sel>
                      </eq>
                    </and>
                  </or>
                  <varref loc="e,1081,4,1081,18" name="instr_rdcycleh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1083,19,1083,21" dtype_id="3">
                  <and loc="e,1083,55,1083,57" dtype_id="3">
                    <eq loc="e,1083,41,1083,43" dtype_id="3">
                      <const loc="e,1083,44,1083,54" name="7&apos;h73" dtype_id="16"/>
                      <sel loc="e,1083,35,1083,36" dtype_id="16">
                        <varref loc="e,1083,24,1083,35" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1083,38,1083,39" name="5&apos;h0" dtype_id="13"/>
                        <const loc="e,1083,36,1083,37" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                    <eq loc="e,1083,77,1083,79" dtype_id="3">
                      <const loc="e,1083,80,1083,102" name="20&apos;hc0202" dtype_id="20"/>
                      <sel loc="e,1083,69,1083,70" dtype_id="20">
                        <varref loc="e,1083,58,1083,69" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1083,73,1083,75" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1083,70,1083,72" name="32&apos;h14" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1083,4,1083,17" name="instr_rdinstr" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1084,19,1084,21" dtype_id="3">
                  <and loc="e,1084,55,1084,57" dtype_id="3">
                    <eq loc="e,1084,41,1084,43" dtype_id="3">
                      <const loc="e,1084,44,1084,54" name="7&apos;h73" dtype_id="16"/>
                      <sel loc="e,1084,35,1084,36" dtype_id="16">
                        <varref loc="e,1084,24,1084,35" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1084,38,1084,39" name="5&apos;h0" dtype_id="13"/>
                        <const loc="e,1084,36,1084,37" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                    <eq loc="e,1084,77,1084,79" dtype_id="3">
                      <const loc="e,1084,80,1084,102" name="20&apos;hc8202" dtype_id="20"/>
                      <sel loc="e,1084,69,1084,70" dtype_id="20">
                        <varref loc="e,1084,58,1084,69" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1084,73,1084,75" name="5&apos;hc" dtype_id="13"/>
                        <const loc="e,1084,70,1084,72" name="32&apos;h14" dtype_id="2"/>
                      </sel>
                    </eq>
                  </and>
                  <varref loc="e,1084,4,1084,18" name="instr_rdinstrh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1086,23,1086,25" dtype_id="3">
                  <and loc="e,1086,82,1086,84" dtype_id="3">
                    <and loc="e,1086,59,1086,61" dtype_id="3">
                      <eq loc="e,1086,45,1086,47" dtype_id="3">
                        <const loc="e,1086,48,1086,58" name="7&apos;h73" dtype_id="16"/>
                        <sel loc="e,1086,39,1086,40" dtype_id="16">
                          <varref loc="e,1086,28,1086,39" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1086,42,1086,43" name="5&apos;h0" dtype_id="13"/>
                          <const loc="e,1086,40,1086,41" name="32&apos;h7" dtype_id="2"/>
                        </sel>
                      </eq>
                      <not loc="e,1086,62,1086,63" dtype_id="3">
                        <redor loc="e,1086,74,1086,75" dtype_id="3">
                          <sel loc="e,1086,74,1086,75" dtype_id="22">
                            <varref loc="e,1086,63,1086,74" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1086,78,1086,80" name="5&apos;h15" dtype_id="13"/>
                            <const loc="e,1086,75,1086,77" name="32&apos;hb" dtype_id="2"/>
                          </sel>
                        </redor>
                      </not>
                    </and>
                    <not loc="e,1086,85,1086,86" dtype_id="3">
                      <redor loc="e,1086,97,1086,98" dtype_id="3">
                        <sel loc="e,1086,97,1086,98" dtype_id="23">
                          <varref loc="e,1086,86,1086,97" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1086,101,1086,102" name="5&apos;h7" dtype_id="13"/>
                          <const loc="e,1086,98,1086,100" name="32&apos;hd" dtype_id="2"/>
                        </sel>
                      </redor>
                    </not>
                  </and>
                  <varref loc="e,1086,4,1086,22" name="instr_ecall_ebreak" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1088,16,1088,18" dtype_id="3">
                  <and loc="e,1088,51,1088,53" dtype_id="3">
                    <eq loc="e,1088,37,1088,39" dtype_id="3">
                      <const loc="e,1088,40,1088,50" name="7&apos;hf" dtype_id="16"/>
                      <sel loc="e,1088,31,1088,32" dtype_id="16">
                        <varref loc="e,1088,20,1088,31" name="mem_rdata_q" dtype_id="2"/>
                        <const loc="e,1088,34,1088,35" name="5&apos;h0" dtype_id="13"/>
                        <const loc="e,1088,32,1088,33" name="32&apos;h7" dtype_id="2"/>
                      </sel>
                    </eq>
                    <not loc="e,1088,54,1088,55" dtype_id="3">
                      <redor loc="e,1088,66,1088,67" dtype_id="3">
                        <sel loc="e,1088,66,1088,67" dtype_id="17">
                          <varref loc="e,1088,55,1088,66" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1088,70,1088,72" name="5&apos;hc" dtype_id="13"/>
                          <const loc="e,1088,67,1088,69" name="32&apos;h3" dtype_id="2"/>
                        </sel>
                      </redor>
                    </not>
                  </and>
                  <varref loc="e,1088,4,1088,15" name="instr_fence" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1090,18,1090,20" dtype_id="3">
                  <const loc="e,1090,102,1090,104" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1090,4,1090,14" name="instr_getq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1091,18,1091,20" dtype_id="3">
                  <const loc="e,1091,102,1091,104" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1091,4,1091,14" name="instr_setq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1092,18,1092,20" dtype_id="3">
                  <const loc="e,1092,88,1092,90" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1092,4,1092,17" name="instr_maskirq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1093,18,1093,20" dtype_id="3">
                  <const loc="e,1093,102,1093,104" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1093,4,1093,15" name="instr_timer" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1095,22,1095,24" dtype_id="3">
                  <and loc="e,1095,40,1095,42" dtype_id="3">
                    <varref loc="e,1095,25,1095,39" name="is_alu_reg_imm" dtype_id="3"/>
                    <or loc="e,1095,43,1095,44" dtype_id="3">
                      <and loc="e,1096,34,1096,36" dtype_id="3">
                        <eq loc="e,1096,24,1096,26" dtype_id="3">
                          <const loc="e,1096,27,1096,33" name="3&apos;h1" dtype_id="17"/>
                          <sel loc="e,1096,16,1096,17" dtype_id="17">
                            <varref loc="e,1096,5,1096,16" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1096,20,1096,22" name="5&apos;hc" dtype_id="13"/>
                            <const loc="e,1096,17,1096,19" name="32&apos;h3" dtype_id="2"/>
                          </sel>
                        </eq>
                        <eq loc="e,1096,56,1096,58" dtype_id="3">
                          <const loc="e,1096,59,1096,69" name="7&apos;h0" dtype_id="16"/>
                          <sel loc="e,1096,48,1096,49" dtype_id="16">
                            <varref loc="e,1096,37,1096,48" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1096,52,1096,54" name="5&apos;h19" dtype_id="13"/>
                            <const loc="e,1096,49,1096,51" name="32&apos;h7" dtype_id="2"/>
                          </sel>
                        </eq>
                      </and>
                      <or loc="e,1095,43,1095,44" dtype_id="3">
                        <and loc="e,1097,34,1097,36" dtype_id="3">
                          <eq loc="e,1097,24,1097,26" dtype_id="3">
                            <const loc="e,1097,27,1097,33" name="3&apos;h5" dtype_id="17"/>
                            <sel loc="e,1097,16,1097,17" dtype_id="17">
                              <varref loc="e,1097,5,1097,16" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1097,20,1097,22" name="5&apos;hc" dtype_id="13"/>
                              <const loc="e,1097,17,1097,19" name="32&apos;h3" dtype_id="2"/>
                            </sel>
                          </eq>
                          <eq loc="e,1097,56,1097,58" dtype_id="3">
                            <const loc="e,1097,59,1097,69" name="7&apos;h0" dtype_id="16"/>
                            <sel loc="e,1097,48,1097,49" dtype_id="16">
                              <varref loc="e,1097,37,1097,48" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1097,52,1097,54" name="5&apos;h19" dtype_id="13"/>
                              <const loc="e,1097,49,1097,51" name="32&apos;h7" dtype_id="2"/>
                            </sel>
                          </eq>
                        </and>
                        <and loc="e,1098,34,1098,36" dtype_id="3">
                          <eq loc="e,1098,24,1098,26" dtype_id="3">
                            <const loc="e,1098,27,1098,33" name="3&apos;h5" dtype_id="17"/>
                            <sel loc="e,1098,16,1098,17" dtype_id="17">
                              <varref loc="e,1098,5,1098,16" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1098,20,1098,22" name="5&apos;hc" dtype_id="13"/>
                              <const loc="e,1098,17,1098,19" name="32&apos;h3" dtype_id="2"/>
                            </sel>
                          </eq>
                          <eq loc="e,1098,56,1098,58" dtype_id="3">
                            <const loc="e,1098,59,1098,69" name="7&apos;h20" dtype_id="16"/>
                            <sel loc="e,1098,48,1098,49" dtype_id="16">
                              <varref loc="e,1098,37,1098,48" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1098,52,1098,54" name="5&apos;h19" dtype_id="13"/>
                              <const loc="e,1098,49,1098,51" name="32&apos;h7" dtype_id="2"/>
                            </sel>
                          </eq>
                        </and>
                      </or>
                    </or>
                  </and>
                  <varref loc="e,1095,4,1095,21" name="is_slli_srli_srai" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1101,42,1101,44" dtype_id="3">
                  <or loc="e,1101,56,1101,58" dtype_id="3">
                    <varref loc="e,1101,45,1101,55" name="instr_jalr" dtype_id="3"/>
                    <and loc="e,1101,74,1101,76" dtype_id="3">
                      <varref loc="e,1101,59,1101,73" name="is_alu_reg_imm" dtype_id="3"/>
                      <or loc="e,1101,77,1101,78" dtype_id="3">
                        <eq loc="e,1102,24,1102,26" dtype_id="3">
                          <const loc="e,1102,27,1102,33" name="3&apos;h0" dtype_id="17"/>
                          <sel loc="e,1102,16,1102,17" dtype_id="17">
                            <varref loc="e,1102,5,1102,16" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1102,20,1102,22" name="5&apos;hc" dtype_id="13"/>
                            <const loc="e,1102,17,1102,19" name="32&apos;h3" dtype_id="2"/>
                          </sel>
                        </eq>
                        <or loc="e,1101,77,1101,78" dtype_id="3">
                          <eq loc="e,1103,24,1103,26" dtype_id="3">
                            <const loc="e,1103,27,1103,33" name="3&apos;h2" dtype_id="17"/>
                            <sel loc="e,1103,16,1103,17" dtype_id="17">
                              <varref loc="e,1103,5,1103,16" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1103,20,1103,22" name="5&apos;hc" dtype_id="13"/>
                              <const loc="e,1103,17,1103,19" name="32&apos;h3" dtype_id="2"/>
                            </sel>
                          </eq>
                          <or loc="e,1101,77,1101,78" dtype_id="3">
                            <eq loc="e,1104,24,1104,26" dtype_id="3">
                              <const loc="e,1104,27,1104,33" name="3&apos;h3" dtype_id="17"/>
                              <sel loc="e,1104,16,1104,17" dtype_id="17">
                                <varref loc="e,1104,5,1104,16" name="mem_rdata_q" dtype_id="2"/>
                                <const loc="e,1104,20,1104,22" name="5&apos;hc" dtype_id="13"/>
                                <const loc="e,1104,17,1104,19" name="32&apos;h3" dtype_id="2"/>
                              </sel>
                            </eq>
                            <or loc="e,1101,77,1101,78" dtype_id="3">
                              <eq loc="e,1105,24,1105,26" dtype_id="3">
                                <const loc="e,1105,27,1105,33" name="3&apos;h4" dtype_id="17"/>
                                <sel loc="e,1105,16,1105,17" dtype_id="17">
                                  <varref loc="e,1105,5,1105,16" name="mem_rdata_q" dtype_id="2"/>
                                  <const loc="e,1105,20,1105,22" name="5&apos;hc" dtype_id="13"/>
                                  <const loc="e,1105,17,1105,19" name="32&apos;h3" dtype_id="2"/>
                                </sel>
                              </eq>
                              <or loc="e,1101,77,1101,78" dtype_id="3">
                                <eq loc="e,1106,24,1106,26" dtype_id="3">
                                  <const loc="e,1106,27,1106,33" name="3&apos;h6" dtype_id="17"/>
                                  <sel loc="e,1106,16,1106,17" dtype_id="17">
                                    <varref loc="e,1106,5,1106,16" name="mem_rdata_q" dtype_id="2"/>
                                    <const loc="e,1106,20,1106,22" name="5&apos;hc" dtype_id="13"/>
                                    <const loc="e,1106,17,1106,19" name="32&apos;h3" dtype_id="2"/>
                                  </sel>
                                </eq>
                                <eq loc="e,1107,24,1107,26" dtype_id="3">
                                  <const loc="e,1107,27,1107,33" name="3&apos;h7" dtype_id="17"/>
                                  <sel loc="e,1107,16,1107,17" dtype_id="17">
                                    <varref loc="e,1107,5,1107,16" name="mem_rdata_q" dtype_id="2"/>
                                    <const loc="e,1107,20,1107,22" name="5&apos;hc" dtype_id="13"/>
                                    <const loc="e,1107,17,1107,19" name="32&apos;h3" dtype_id="2"/>
                                  </sel>
                                </eq>
                              </or>
                            </or>
                          </or>
                        </or>
                      </or>
                    </and>
                  </or>
                  <varref loc="e,1101,4,1101,41" name="is_jalr_addi_slti_sltiu_xori_ori_andi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1110,19,1110,21" dtype_id="3">
                  <and loc="e,1110,37,1110,39" dtype_id="3">
                    <varref loc="e,1110,22,1110,36" name="is_alu_reg_reg" dtype_id="3"/>
                    <or loc="e,1110,40,1110,41" dtype_id="3">
                      <and loc="e,1111,34,1111,36" dtype_id="3">
                        <eq loc="e,1111,24,1111,26" dtype_id="3">
                          <const loc="e,1111,27,1111,33" name="3&apos;h1" dtype_id="17"/>
                          <sel loc="e,1111,16,1111,17" dtype_id="17">
                            <varref loc="e,1111,5,1111,16" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1111,20,1111,22" name="5&apos;hc" dtype_id="13"/>
                            <const loc="e,1111,17,1111,19" name="32&apos;h3" dtype_id="2"/>
                          </sel>
                        </eq>
                        <eq loc="e,1111,56,1111,58" dtype_id="3">
                          <const loc="e,1111,59,1111,69" name="7&apos;h0" dtype_id="16"/>
                          <sel loc="e,1111,48,1111,49" dtype_id="16">
                            <varref loc="e,1111,37,1111,48" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1111,52,1111,54" name="5&apos;h19" dtype_id="13"/>
                            <const loc="e,1111,49,1111,51" name="32&apos;h7" dtype_id="2"/>
                          </sel>
                        </eq>
                      </and>
                      <or loc="e,1110,40,1110,41" dtype_id="3">
                        <and loc="e,1112,34,1112,36" dtype_id="3">
                          <eq loc="e,1112,24,1112,26" dtype_id="3">
                            <const loc="e,1112,27,1112,33" name="3&apos;h5" dtype_id="17"/>
                            <sel loc="e,1112,16,1112,17" dtype_id="17">
                              <varref loc="e,1112,5,1112,16" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1112,20,1112,22" name="5&apos;hc" dtype_id="13"/>
                              <const loc="e,1112,17,1112,19" name="32&apos;h3" dtype_id="2"/>
                            </sel>
                          </eq>
                          <eq loc="e,1112,56,1112,58" dtype_id="3">
                            <const loc="e,1112,59,1112,69" name="7&apos;h0" dtype_id="16"/>
                            <sel loc="e,1112,48,1112,49" dtype_id="16">
                              <varref loc="e,1112,37,1112,48" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1112,52,1112,54" name="5&apos;h19" dtype_id="13"/>
                              <const loc="e,1112,49,1112,51" name="32&apos;h7" dtype_id="2"/>
                            </sel>
                          </eq>
                        </and>
                        <and loc="e,1113,34,1113,36" dtype_id="3">
                          <eq loc="e,1113,24,1113,26" dtype_id="3">
                            <const loc="e,1113,27,1113,33" name="3&apos;h5" dtype_id="17"/>
                            <sel loc="e,1113,16,1113,17" dtype_id="17">
                              <varref loc="e,1113,5,1113,16" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1113,20,1113,22" name="5&apos;hc" dtype_id="13"/>
                              <const loc="e,1113,17,1113,19" name="32&apos;h3" dtype_id="2"/>
                            </sel>
                          </eq>
                          <eq loc="e,1113,56,1113,58" dtype_id="3">
                            <const loc="e,1113,59,1113,69" name="7&apos;h20" dtype_id="16"/>
                            <sel loc="e,1113,48,1113,49" dtype_id="16">
                              <varref loc="e,1113,37,1113,48" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1113,52,1113,54" name="5&apos;h19" dtype_id="13"/>
                              <const loc="e,1113,49,1113,51" name="32&apos;h7" dtype_id="2"/>
                            </sel>
                          </eq>
                        </and>
                      </or>
                    </or>
                  </and>
                  <varref loc="e,1110,4,1110,18" name="is_sll_srl_sra" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1116,39,1116,41" dtype_id="3">
                  <const loc="e,1116,42,1116,43" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1116,4,1116,38" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1117,15,1117,17" dtype_id="3">
                  <const loc="e,1117,18,1117,19" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1117,4,1117,14" name="is_compare" dtype_id="3"/>
                </assigndly>
                <case loc="e,1120,4,1120,8">
                  <const loc="e,1120,10,1120,14" name="1&apos;h1" dtype_id="3"/>
                  <caseitem loc="e,1121,14,1121,15">
                    <varref loc="e,1121,5,1121,14" name="instr_jal" dtype_id="3"/>
                    <assigndly loc="e,1122,18,1122,20" dtype_id="2">
                      <varref loc="e,1122,21,1122,34" name="decoded_imm_j" dtype_id="2"/>
                      <varref loc="e,1122,6,1122,17" name="decoded_imm" dtype_id="2"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="e,1123,30,1123,31">
                    <or loc="e,1123,5,1123,6" dtype_id="3">
                      <varref loc="e,1123,7,1123,16" name="instr_lui" dtype_id="3"/>
                      <varref loc="e,1123,18,1123,29" name="instr_auipc" dtype_id="3"/>
                    </or>
                    <assigndly loc="e,1124,18,1124,20" dtype_id="2">
                      <shiftl loc="e,1124,40,1124,42" dtype_id="2">
                        <extend loc="e,1124,32,1124,33" dtype_id="2" width="32" widthminv="20">
                          <sel loc="e,1124,32,1124,33" dtype_id="20">
                            <varref loc="e,1124,21,1124,32" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1124,36,1124,38" name="5&apos;hc" dtype_id="13"/>
                            <const loc="e,1124,33,1124,35" name="32&apos;h14" dtype_id="2"/>
                          </sel>
                        </extend>
                        <const loc="e,1124,43,1124,45" name="32&apos;shc" dtype_id="7"/>
                      </shiftl>
                      <varref loc="e,1124,6,1124,17" name="decoded_imm" dtype_id="2"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="e,1125,55,1125,56">
                    <or loc="e,1125,5,1125,6" dtype_id="3">
                      <varref loc="e,1125,7,1125,17" name="instr_jalr" dtype_id="3"/>
                      <or loc="e,1125,5,1125,6" dtype_id="3">
                        <varref loc="e,1125,19,1125,38" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                        <varref loc="e,1125,40,1125,54" name="is_alu_reg_imm" dtype_id="3"/>
                      </or>
                    </or>
                    <assigndly loc="e,1126,18,1126,20" dtype_id="2">
                      <extends loc="e,1126,21,1126,28" dtype_id="2" width="32" widthminv="12">
                        <sel loc="e,1126,40,1126,41" dtype_id="24">
                          <varref loc="e,1126,29,1126,40" name="mem_rdata_q" dtype_id="2"/>
                          <const loc="e,1126,44,1126,46" name="5&apos;h14" dtype_id="13"/>
                          <const loc="e,1126,41,1126,43" name="32&apos;hc" dtype_id="2"/>
                        </sel>
                      </extends>
                      <varref loc="e,1126,6,1126,17" name="decoded_imm" dtype_id="2"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="e,1127,33,1127,34">
                    <varref loc="e,1127,5,1127,33" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                    <assigndly loc="e,1128,18,1128,20" dtype_id="2">
                      <extends loc="e,1128,21,1128,28" dtype_id="2" width="32" widthminv="13">
                        <concat loc="e,1128,100,1128,101" dtype_id="25">
                          <sel loc="e,1128,41,1128,42" dtype_id="3">
                            <varref loc="e,1128,30,1128,41" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1128,42,1128,44" name="5&apos;h1f" dtype_id="13"/>
                            <const loc="e,1128,41,1128,42" name="32&apos;h1" dtype_id="2"/>
                          </sel>
                          <concat loc="e,1128,81,1128,82" dtype_id="18">
                            <sel loc="e,1128,58,1128,59" dtype_id="3">
                              <varref loc="e,1128,47,1128,58" name="mem_rdata_q" dtype_id="2"/>
                              <const loc="e,1128,59,1128,60" name="5&apos;h7" dtype_id="13"/>
                              <const loc="e,1128,58,1128,59" name="32&apos;h1" dtype_id="2"/>
                            </sel>
                            <concat loc="e,1128,61,1128,62" dtype_id="22">
                              <sel loc="e,1128,74,1128,75" dtype_id="26">
                                <varref loc="e,1128,63,1128,74" name="mem_rdata_q" dtype_id="2"/>
                                <const loc="e,1128,78,1128,80" name="5&apos;h19" dtype_id="13"/>
                                <const loc="e,1128,75,1128,77" name="32&apos;h6" dtype_id="2"/>
                              </sel>
                              <concat loc="e,1128,45,1128,46" dtype_id="9">
                                <sel loc="e,1128,94,1128,95" dtype_id="4">
                                  <varref loc="e,1128,83,1128,94" name="mem_rdata_q" dtype_id="2"/>
                                  <const loc="e,1128,98,1128,99" name="5&apos;h8" dtype_id="13"/>
                                  <const loc="e,1128,95,1128,97" name="32&apos;h4" dtype_id="2"/>
                                </sel>
                                <const loc="e,1128,102,1128,106" name="1&apos;h0" dtype_id="3"/>
                              </concat>
                            </concat>
                          </concat>
                        </concat>
                      </extends>
                      <varref loc="e,1128,6,1128,17" name="decoded_imm" dtype_id="2"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="e,1129,16,1129,17">
                    <varref loc="e,1129,5,1129,16" name="is_sb_sh_sw" dtype_id="3"/>
                    <assigndly loc="e,1130,18,1130,20" dtype_id="2">
                      <extends loc="e,1130,21,1130,28" dtype_id="2" width="32" widthminv="12">
                        <concat loc="e,1130,48,1130,49" dtype_id="24">
                          <sel loc="e,1130,41,1130,42" dtype_id="16">
                            <varref loc="e,1130,30,1130,41" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1130,45,1130,47" name="5&apos;h19" dtype_id="13"/>
                            <const loc="e,1130,42,1130,44" name="32&apos;h7" dtype_id="2"/>
                          </sel>
                          <sel loc="e,1130,61,1130,62" dtype_id="9">
                            <varref loc="e,1130,50,1130,61" name="mem_rdata_q" dtype_id="2"/>
                            <const loc="e,1130,65,1130,66" name="5&apos;h7" dtype_id="13"/>
                            <const loc="e,1130,62,1130,64" name="32&apos;h5" dtype_id="2"/>
                          </sel>
                        </concat>
                      </extends>
                      <varref loc="e,1130,6,1130,17" name="decoded_imm" dtype_id="2"/>
                    </assigndly>
                  </caseitem>
                  <caseitem loc="e,1131,5,1131,12">
                    <assigndly loc="e,1132,18,1132,20" dtype_id="2">
                      <const loc="e,1132,21,1132,25" name="32&apos;bx" dtype_id="2"/>
                      <varref loc="e,1132,6,1132,17" name="decoded_imm" dtype_id="2"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
          <if loc="e,1136,3,1136,5">
            <not loc="e,1136,7,1136,8" dtype_id="3">
              <varref loc="e,1136,8,1136,14" name="resetn" dtype_id="3"/>
            </not>
            <begin>
              <begin loc="e,1136,16,1136,21">
                <assigndly loc="e,1137,33,1137,35" dtype_id="3">
                  <const loc="e,1137,36,1137,37" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1137,4,1137,32" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1138,15,1138,17" dtype_id="3">
                  <const loc="e,1138,18,1138,19" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1138,4,1138,14" name="is_compare" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1140,16,1140,18" dtype_id="3">
                  <const loc="e,1140,19,1140,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1140,4,1140,13" name="instr_beq" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1141,16,1141,18" dtype_id="3">
                  <const loc="e,1141,19,1141,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1141,4,1141,13" name="instr_bne" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1142,16,1142,18" dtype_id="3">
                  <const loc="e,1142,19,1142,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1142,4,1142,13" name="instr_blt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1143,16,1143,18" dtype_id="3">
                  <const loc="e,1143,19,1143,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1143,4,1143,13" name="instr_bge" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1144,16,1144,18" dtype_id="3">
                  <const loc="e,1144,19,1144,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1144,4,1144,14" name="instr_bltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1145,16,1145,18" dtype_id="3">
                  <const loc="e,1145,19,1145,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1145,4,1145,14" name="instr_bgeu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1147,16,1147,18" dtype_id="3">
                  <const loc="e,1147,19,1147,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1147,4,1147,14" name="instr_addi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1148,16,1148,18" dtype_id="3">
                  <const loc="e,1148,19,1148,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1148,4,1148,14" name="instr_slti" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1149,16,1149,18" dtype_id="3">
                  <const loc="e,1149,19,1149,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1149,4,1149,15" name="instr_sltiu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1150,16,1150,18" dtype_id="3">
                  <const loc="e,1150,19,1150,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1150,4,1150,14" name="instr_xori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1151,16,1151,18" dtype_id="3">
                  <const loc="e,1151,19,1151,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1151,4,1151,13" name="instr_ori" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1152,16,1152,18" dtype_id="3">
                  <const loc="e,1152,19,1152,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1152,4,1152,14" name="instr_andi" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1154,16,1154,18" dtype_id="3">
                  <const loc="e,1154,19,1154,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1154,4,1154,13" name="instr_add" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1155,16,1155,18" dtype_id="3">
                  <const loc="e,1155,19,1155,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1155,4,1155,13" name="instr_sub" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1156,16,1156,18" dtype_id="3">
                  <const loc="e,1156,19,1156,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1156,4,1156,13" name="instr_sll" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1157,16,1157,18" dtype_id="3">
                  <const loc="e,1157,19,1157,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1157,4,1157,13" name="instr_slt" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1158,16,1158,18" dtype_id="3">
                  <const loc="e,1158,19,1158,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1158,4,1158,14" name="instr_sltu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1159,16,1159,18" dtype_id="3">
                  <const loc="e,1159,19,1159,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1159,4,1159,13" name="instr_xor" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1160,16,1160,18" dtype_id="3">
                  <const loc="e,1160,19,1160,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1160,4,1160,13" name="instr_srl" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1161,16,1161,18" dtype_id="3">
                  <const loc="e,1161,19,1161,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1161,4,1161,13" name="instr_sra" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1162,16,1162,18" dtype_id="3">
                  <const loc="e,1162,19,1162,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1162,4,1162,12" name="instr_or" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1163,16,1163,18" dtype_id="3">
                  <const loc="e,1163,19,1163,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1163,4,1163,13" name="instr_and" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1165,16,1165,18" dtype_id="3">
                  <const loc="e,1165,19,1165,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1165,4,1165,15" name="instr_fence" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="e,1172,13,1172,27" name="cpu_state_trap" dtype_id="14" vartype="logic" origName="cpu_state_trap" localparam="true">
        <const loc="e,1172,32,1172,43" name="8&apos;h80" dtype_id="14"/>
      </var>
      <var loc="e,1173,13,1173,28" name="cpu_state_fetch" dtype_id="14" vartype="logic" origName="cpu_state_fetch" localparam="true">
        <const loc="e,1173,32,1173,43" name="8&apos;h40" dtype_id="14"/>
      </var>
      <var loc="e,1174,13,1174,29" name="cpu_state_ld_rs1" dtype_id="14" vartype="logic" origName="cpu_state_ld_rs1" localparam="true">
        <const loc="e,1174,32,1174,43" name="8&apos;h20" dtype_id="14"/>
      </var>
      <var loc="e,1175,13,1175,29" name="cpu_state_ld_rs2" dtype_id="14" vartype="logic" origName="cpu_state_ld_rs2" localparam="true">
        <const loc="e,1175,32,1175,43" name="8&apos;h10" dtype_id="14"/>
      </var>
      <var loc="e,1176,13,1176,27" name="cpu_state_exec" dtype_id="14" vartype="logic" origName="cpu_state_exec" localparam="true">
        <const loc="e,1176,32,1176,43" name="8&apos;h8" dtype_id="14"/>
      </var>
      <var loc="e,1177,13,1177,28" name="cpu_state_shift" dtype_id="14" vartype="logic" origName="cpu_state_shift" localparam="true">
        <const loc="e,1177,32,1177,43" name="8&apos;h4" dtype_id="14"/>
      </var>
      <var loc="e,1178,13,1178,28" name="cpu_state_stmem" dtype_id="14" vartype="logic" origName="cpu_state_stmem" localparam="true">
        <const loc="e,1178,32,1178,43" name="8&apos;h2" dtype_id="14"/>
      </var>
      <var loc="e,1179,13,1179,28" name="cpu_state_ldmem" dtype_id="14" vartype="logic" origName="cpu_state_ldmem" localparam="true">
        <const loc="e,1179,32,1179,43" name="8&apos;h1" dtype_id="14"/>
      </var>
      <var loc="e,1181,12,1181,21" name="cpu_state" dtype_id="14" vartype="logic" origName="cpu_state"/>
      <var loc="e,1182,12,1182,21" name="irq_state" dtype_id="11" vartype="logic" origName="irq_state"/>
      <var loc="e,1184,15,1184,30" name="dbg_ascii_state" dtype_id="27" vartype="logic" origName="dbg_ascii_state"/>
      <always loc="e,1186,2,1186,8">
        <begin loc="e,1186,12,1186,17">
          <assign loc="e,1187,19,1187,20" dtype_id="27">
            <const loc="e,1187,21,1187,23" name="128&apos;h0" dtype_id="27"/>
            <varref loc="e,1187,3,1187,18" name="dbg_ascii_state" dtype_id="27"/>
          </assign>
          <if loc="e,1188,3,1188,5">
            <eq loc="e,1188,17,1188,19" dtype_id="3">
              <const loc="e,1188,20,1188,34" name="8&apos;h80" dtype_id="14"/>
              <varref loc="e,1188,7,1188,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1188,54,1188,55" dtype_id="27">
                <const loc="e,1188,56,1188,62" name="128&apos;h74726170" dtype_id="27"/>
                <varref loc="e,1188,38,1188,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1189,3,1189,5">
            <eq loc="e,1189,17,1189,19" dtype_id="3">
              <const loc="e,1189,20,1189,35" name="8&apos;h40" dtype_id="14"/>
              <varref loc="e,1189,7,1189,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1189,54,1189,55" dtype_id="27">
                <const loc="e,1189,56,1189,63" name="128&apos;h6665746368" dtype_id="27"/>
                <varref loc="e,1189,38,1189,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1190,3,1190,5">
            <eq loc="e,1190,17,1190,19" dtype_id="3">
              <const loc="e,1190,20,1190,36" name="8&apos;h20" dtype_id="14"/>
              <varref loc="e,1190,7,1190,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1190,54,1190,55" dtype_id="27">
                <const loc="e,1190,56,1190,64" name="128&apos;h6c645f727331" dtype_id="27"/>
                <varref loc="e,1190,38,1190,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1191,3,1191,5">
            <eq loc="e,1191,17,1191,19" dtype_id="3">
              <const loc="e,1191,20,1191,36" name="8&apos;h10" dtype_id="14"/>
              <varref loc="e,1191,7,1191,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1191,54,1191,55" dtype_id="27">
                <const loc="e,1191,56,1191,64" name="128&apos;h6c645f727332" dtype_id="27"/>
                <varref loc="e,1191,38,1191,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1192,3,1192,5">
            <eq loc="e,1192,17,1192,19" dtype_id="3">
              <const loc="e,1192,20,1192,34" name="8&apos;h8" dtype_id="14"/>
              <varref loc="e,1192,7,1192,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1192,54,1192,55" dtype_id="27">
                <const loc="e,1192,56,1192,62" name="128&apos;h65786563" dtype_id="27"/>
                <varref loc="e,1192,38,1192,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1193,3,1193,5">
            <eq loc="e,1193,17,1193,19" dtype_id="3">
              <const loc="e,1193,20,1193,35" name="8&apos;h4" dtype_id="14"/>
              <varref loc="e,1193,7,1193,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1193,54,1193,55" dtype_id="27">
                <const loc="e,1193,56,1193,63" name="128&apos;h7368696674" dtype_id="27"/>
                <varref loc="e,1193,38,1193,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1194,3,1194,5">
            <eq loc="e,1194,17,1194,19" dtype_id="3">
              <const loc="e,1194,20,1194,35" name="8&apos;h2" dtype_id="14"/>
              <varref loc="e,1194,7,1194,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1194,54,1194,55" dtype_id="27">
                <const loc="e,1194,56,1194,63" name="128&apos;h73746d656d" dtype_id="27"/>
                <varref loc="e,1194,38,1194,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1195,3,1195,5">
            <eq loc="e,1195,17,1195,19" dtype_id="3">
              <const loc="e,1195,20,1195,35" name="8&apos;h1" dtype_id="14"/>
              <varref loc="e,1195,7,1195,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <assign loc="e,1195,54,1195,55" dtype_id="27">
                <const loc="e,1195,56,1195,63" name="128&apos;h6c646d656d" dtype_id="27"/>
                <varref loc="e,1195,38,1195,53" name="dbg_ascii_state" dtype_id="27"/>
              </assign>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="e,1198,6,1198,22" name="set_mem_do_rinst" dtype_id="3" vartype="logic" origName="set_mem_do_rinst"/>
      <var loc="e,1199,6,1199,22" name="set_mem_do_rdata" dtype_id="3" vartype="logic" origName="set_mem_do_rdata"/>
      <var loc="e,1200,6,1200,22" name="set_mem_do_wdata" dtype_id="3" vartype="logic" origName="set_mem_do_wdata"/>
      <var loc="e,1202,6,1202,19" name="latched_store" dtype_id="3" vartype="logic" origName="latched_store"/>
      <var loc="e,1203,6,1203,19" name="latched_stalu" dtype_id="3" vartype="logic" origName="latched_stalu"/>
      <var loc="e,1204,6,1204,20" name="latched_branch" dtype_id="3" vartype="logic" origName="latched_branch"/>
      <var loc="e,1205,6,1205,19" name="latched_compr" dtype_id="3" vartype="logic" origName="latched_compr"/>
      <var loc="e,1206,6,1206,19" name="latched_trace" dtype_id="3" vartype="logic" origName="latched_trace"/>
      <var loc="e,1207,6,1207,19" name="latched_is_lu" dtype_id="3" vartype="logic" origName="latched_is_lu"/>
      <var loc="e,1208,6,1208,19" name="latched_is_lh" dtype_id="3" vartype="logic" origName="latched_is_lh"/>
      <var loc="e,1209,6,1209,19" name="latched_is_lb" dtype_id="3" vartype="logic" origName="latched_is_lb"/>
      <var loc="e,1210,26,1210,36" name="latched_rd" dtype_id="9" vartype="logic" origName="latched_rd"/>
      <var loc="e,1212,13,1212,23" name="current_pc" dtype_id="2" vartype="logic" origName="current_pc"/>
      <var loc="e,1215,12,1215,32" name="pcpi_timeout_counter" dtype_id="4" vartype="logic" origName="pcpi_timeout_counter"/>
      <var loc="e,1216,6,1216,18" name="pcpi_timeout" dtype_id="3" vartype="logic" origName="pcpi_timeout"/>
      <var loc="e,1218,13,1218,29" name="next_irq_pending" dtype_id="2" vartype="logic" origName="next_irq_pending"/>
      <var loc="e,1219,6,1219,16" name="do_waitirq" dtype_id="3" vartype="logic" origName="do_waitirq"/>
      <var loc="e,1221,13,1221,20" name="alu_out" dtype_id="2" vartype="logic" origName="alu_out"/>
      <var loc="e,1221,22,1221,31" name="alu_out_q" dtype_id="2" vartype="logic" origName="alu_out_q"/>
      <var loc="e,1222,6,1222,15" name="alu_out_0" dtype_id="3" vartype="logic" origName="alu_out_0"/>
      <var loc="e,1222,17,1222,28" name="alu_out_0_q" dtype_id="3" vartype="logic" origName="alu_out_0_q"/>
      <var loc="e,1223,6,1223,14" name="alu_wait" dtype_id="3" vartype="logic" origName="alu_wait"/>
      <var loc="e,1223,16,1223,26" name="alu_wait_2" dtype_id="3" vartype="logic" origName="alu_wait_2"/>
      <var loc="e,1225,13,1225,24" name="alu_add_sub" dtype_id="2" vartype="logic" origName="alu_add_sub"/>
      <var loc="e,1226,13,1226,20" name="alu_shl" dtype_id="2" vartype="logic" origName="alu_shl"/>
      <var loc="e,1226,22,1226,29" name="alu_shr" dtype_id="2" vartype="logic" origName="alu_shr"/>
      <var loc="e,1227,6,1227,12" name="alu_eq" dtype_id="3" vartype="logic" origName="alu_eq"/>
      <var loc="e,1227,14,1227,21" name="alu_ltu" dtype_id="3" vartype="logic" origName="alu_ltu"/>
      <var loc="e,1227,23,1227,30" name="alu_lts" dtype_id="3" vartype="logic" origName="alu_lts"/>
      <begin loc="e,1238,11,1238,16" name="genblk3">
        <always loc="e,1239,3,1239,9">
          <begin loc="e,1239,13,1239,18">
            <assign loc="e,1240,16,1240,17" dtype_id="2">
              <cond loc="e,1240,28,1240,29" dtype_id="2">
                <varref loc="e,1240,18,1240,27" name="instr_sub" dtype_id="3"/>
                <sub loc="e,1240,38,1240,39" dtype_id="2">
                  <varref loc="e,1240,30,1240,37" name="reg_op1" dtype_id="2"/>
                  <varref loc="e,1240,40,1240,47" name="reg_op2" dtype_id="2"/>
                </sub>
                <add loc="e,1240,58,1240,59" dtype_id="2">
                  <varref loc="e,1240,50,1240,57" name="reg_op1" dtype_id="2"/>
                  <varref loc="e,1240,60,1240,67" name="reg_op2" dtype_id="2"/>
                </add>
              </cond>
              <varref loc="e,1240,4,1240,15" name="alu_add_sub" dtype_id="2"/>
            </assign>
            <assign loc="e,1241,11,1241,12" dtype_id="3">
              <eq loc="e,1241,21,1241,23" dtype_id="3">
                <varref loc="e,1241,13,1241,20" name="reg_op1" dtype_id="2"/>
                <varref loc="e,1241,24,1241,31" name="reg_op2" dtype_id="2"/>
              </eq>
              <varref loc="e,1241,4,1241,10" name="alu_eq" dtype_id="3"/>
            </assign>
            <assign loc="e,1242,12,1242,13" dtype_id="3">
              <lts loc="e,1242,31,1242,32" dtype_id="3">
                <varref loc="e,1242,22,1242,29" name="reg_op1" dtype_id="7"/>
                <varref loc="e,1242,41,1242,48" name="reg_op2" dtype_id="7"/>
              </lts>
              <varref loc="e,1242,4,1242,11" name="alu_lts" dtype_id="3"/>
            </assign>
            <assign loc="e,1243,12,1243,13" dtype_id="3">
              <lt loc="e,1243,22,1243,23" dtype_id="3">
                <varref loc="e,1243,14,1243,21" name="reg_op1" dtype_id="2"/>
                <varref loc="e,1243,24,1243,31" name="reg_op2" dtype_id="2"/>
              </lt>
              <varref loc="e,1243,4,1243,11" name="alu_ltu" dtype_id="3"/>
            </assign>
            <assign loc="e,1244,12,1244,13" dtype_id="2">
              <shiftl loc="e,1244,22,1244,24" dtype_id="2">
                <varref loc="e,1244,14,1244,21" name="reg_op1" dtype_id="2"/>
                <sel loc="e,1244,32,1244,33" dtype_id="9">
                  <varref loc="e,1244,25,1244,32" name="reg_op2" dtype_id="2"/>
                  <const loc="e,1244,35,1244,36" name="5&apos;h0" dtype_id="13"/>
                  <const loc="e,1244,33,1244,34" name="32&apos;h5" dtype_id="2"/>
                </sel>
              </shiftl>
              <varref loc="e,1244,4,1244,11" name="alu_shl" dtype_id="2"/>
            </assign>
            <assign loc="e,1245,12,1245,13" dtype_id="2">
              <sel loc="e,1245,79,1245,82" dtype_id="2">
                <shiftrs loc="e,1245,79,1245,82" dtype_id="28">
                  <concat loc="e,1245,67,1245,68" dtype_id="28">
                    <and loc="e,1245,47,1245,48" dtype_id="3">
                      <or loc="e,1245,33,1245,35" dtype_id="3">
                        <varref loc="e,1245,23,1245,32" name="instr_sra" dtype_id="3"/>
                        <varref loc="e,1245,36,1245,46" name="instr_srai" dtype_id="3"/>
                      </or>
                      <sel loc="e,1245,56,1245,57" dtype_id="3">
                        <varref loc="e,1245,49,1245,56" name="reg_op1" dtype_id="2"/>
                        <const loc="e,1245,57,1245,59" name="5&apos;h1f" dtype_id="13"/>
                        <const loc="e,1245,56,1245,57" name="32&apos;h1" dtype_id="2"/>
                      </sel>
                    </and>
                    <varref loc="e,1245,69,1245,76" name="reg_op1" dtype_id="2"/>
                  </concat>
                  <sel loc="e,1245,90,1245,91" dtype_id="9">
                    <varref loc="e,1245,83,1245,90" name="reg_op2" dtype_id="2"/>
                    <const loc="e,1245,93,1245,94" name="5&apos;h0" dtype_id="13"/>
                    <const loc="e,1245,91,1245,92" name="32&apos;h5" dtype_id="2"/>
                  </sel>
                </shiftrs>
                <const loc="e,1245,79,1245,82" name="32&apos;h0" dtype_id="2"/>
                <const loc="e,1245,79,1245,82" name="32&apos;h20" dtype_id="2"/>
              </sel>
              <varref loc="e,1245,4,1245,11" name="alu_shr" dtype_id="2"/>
            </assign>
          </begin>
        </always>
      </begin>
      <always loc="e,1249,2,1249,8">
        <begin loc="e,1249,12,1249,17">
          <assign loc="e,1250,13,1250,14" dtype_id="3">
            <const loc="e,1250,15,1250,18" name="1&apos;bx" dtype_id="3"/>
            <varref loc="e,1250,3,1250,12" name="alu_out_0" dtype_id="3"/>
          </assign>
          <case loc="e,1252,3,1252,7">
            <const loc="e,1252,9,1252,13" name="1&apos;h1" dtype_id="3"/>
            <caseitem loc="e,1253,13,1253,14">
              <varref loc="e,1253,4,1253,13" name="instr_beq" dtype_id="3"/>
              <assign loc="e,1254,15,1254,16" dtype_id="3">
                <varref loc="e,1254,17,1254,23" name="alu_eq" dtype_id="3"/>
                <varref loc="e,1254,5,1254,14" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1255,13,1255,14">
              <varref loc="e,1255,4,1255,13" name="instr_bne" dtype_id="3"/>
              <assign loc="e,1256,15,1256,16" dtype_id="3">
                <not loc="e,1256,17,1256,18" dtype_id="3">
                  <varref loc="e,1256,18,1256,24" name="alu_eq" dtype_id="3"/>
                </not>
                <varref loc="e,1256,5,1256,14" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1257,13,1257,14">
              <varref loc="e,1257,4,1257,13" name="instr_bge" dtype_id="3"/>
              <assign loc="e,1258,15,1258,16" dtype_id="3">
                <not loc="e,1258,17,1258,18" dtype_id="3">
                  <varref loc="e,1258,18,1258,25" name="alu_lts" dtype_id="3"/>
                </not>
                <varref loc="e,1258,5,1258,14" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1259,14,1259,15">
              <varref loc="e,1259,4,1259,14" name="instr_bgeu" dtype_id="3"/>
              <assign loc="e,1260,15,1260,16" dtype_id="3">
                <not loc="e,1260,17,1260,18" dtype_id="3">
                  <varref loc="e,1260,18,1260,25" name="alu_ltu" dtype_id="3"/>
                </not>
                <varref loc="e,1260,5,1260,14" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1261,90,1261,91">
              <varref loc="e,1261,4,1261,19" name="is_slti_blt_slt" dtype_id="3"/>
              <assign loc="e,1262,15,1262,16" dtype_id="3">
                <varref loc="e,1262,17,1262,24" name="alu_lts" dtype_id="3"/>
                <varref loc="e,1262,5,1262,14" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1263,93,1263,94">
              <varref loc="e,1263,4,1263,22" name="is_sltiu_bltu_sltu" dtype_id="3"/>
              <assign loc="e,1264,15,1264,16" dtype_id="3">
                <varref loc="e,1264,17,1264,24" name="alu_ltu" dtype_id="3"/>
                <varref loc="e,1264,5,1264,14" name="alu_out_0" dtype_id="3"/>
              </assign>
            </caseitem>
          </case>
          <assign loc="e,1267,11,1267,12" dtype_id="2">
            <const loc="e,1267,13,1267,16" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
            <varref loc="e,1267,3,1267,10" name="alu_out" dtype_id="2"/>
          </assign>
          <case loc="e,1269,3,1269,7">
            <const loc="e,1269,9,1269,13" name="1&apos;h1" dtype_id="3"/>
            <caseitem loc="e,1270,38,1270,39">
              <varref loc="e,1270,4,1270,38" name="is_lui_auipc_jal_jalr_addi_add_sub" dtype_id="3"/>
              <assign loc="e,1271,13,1271,14" dtype_id="2">
                <varref loc="e,1271,15,1271,26" name="alu_add_sub" dtype_id="2"/>
                <varref loc="e,1271,5,1271,12" name="alu_out" dtype_id="2"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1272,14,1272,15">
              <varref loc="e,1272,4,1272,14" name="is_compare" dtype_id="3"/>
              <assign loc="e,1273,13,1273,14" dtype_id="2">
                <extend loc="e,1273,15,1273,24" dtype_id="2" width="32" widthminv="1">
                  <varref loc="e,1273,15,1273,24" name="alu_out_0" dtype_id="3"/>
                </extend>
                <varref loc="e,1273,5,1273,12" name="alu_out" dtype_id="2"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1274,27,1274,28">
              <or loc="e,1274,15,1274,17" dtype_id="3">
                <varref loc="e,1274,4,1274,14" name="instr_xori" dtype_id="3"/>
                <varref loc="e,1274,18,1274,27" name="instr_xor" dtype_id="3"/>
              </or>
              <assign loc="e,1275,13,1275,14" dtype_id="2">
                <xor loc="e,1275,23,1275,24" dtype_id="2">
                  <varref loc="e,1275,15,1275,22" name="reg_op1" dtype_id="2"/>
                  <varref loc="e,1275,25,1275,32" name="reg_op2" dtype_id="2"/>
                </xor>
                <varref loc="e,1275,5,1275,12" name="alu_out" dtype_id="2"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1276,25,1276,26">
              <or loc="e,1276,14,1276,16" dtype_id="3">
                <varref loc="e,1276,4,1276,13" name="instr_ori" dtype_id="3"/>
                <varref loc="e,1276,17,1276,25" name="instr_or" dtype_id="3"/>
              </or>
              <assign loc="e,1277,13,1277,14" dtype_id="2">
                <or loc="e,1277,23,1277,24" dtype_id="2">
                  <varref loc="e,1277,15,1277,22" name="reg_op1" dtype_id="2"/>
                  <varref loc="e,1277,25,1277,32" name="reg_op2" dtype_id="2"/>
                </or>
                <varref loc="e,1277,5,1277,12" name="alu_out" dtype_id="2"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1278,27,1278,28">
              <or loc="e,1278,15,1278,17" dtype_id="3">
                <varref loc="e,1278,4,1278,14" name="instr_andi" dtype_id="3"/>
                <varref loc="e,1278,18,1278,27" name="instr_and" dtype_id="3"/>
              </or>
              <assign loc="e,1279,13,1279,14" dtype_id="2">
                <and loc="e,1279,23,1279,24" dtype_id="2">
                  <varref loc="e,1279,15,1279,22" name="reg_op1" dtype_id="2"/>
                  <varref loc="e,1279,25,1279,32" name="reg_op2" dtype_id="2"/>
                </and>
                <varref loc="e,1279,5,1279,12" name="alu_out" dtype_id="2"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1280,47,1280,48">
              <const loc="e,1280,19,1280,21" name="1&apos;h0" dtype_id="3"/>
              <assign loc="e,1281,13,1281,14" dtype_id="2">
                <varref loc="e,1281,15,1281,22" name="alu_shl" dtype_id="2"/>
                <varref loc="e,1281,5,1281,12" name="alu_out" dtype_id="2"/>
              </assign>
            </caseitem>
            <caseitem loc="e,1282,74,1282,75">
              <const loc="e,1282,19,1282,21" name="1&apos;h0" dtype_id="3"/>
              <assign loc="e,1283,13,1283,14" dtype_id="2">
                <varref loc="e,1283,15,1283,22" name="alu_shr" dtype_id="2"/>
                <varref loc="e,1283,5,1283,12" name="alu_out" dtype_id="2"/>
              </assign>
            </caseitem>
          </case>
        </begin>
      </always>
      <var loc="e,1292,6,1292,34" name="clear_prefetched_high_word_q" dtype_id="3" vartype="logic" origName="clear_prefetched_high_word_q"/>
      <always loc="e,1293,2,1293,8">
        <sentree loc="e,1293,9,1293,10">
          <senitem loc="e,1293,11,1293,18" edgeType="POS">
            <varref loc="e,1293,19,1293,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <assigndly loc="e,1293,53,1293,55" dtype_id="3">
          <varref loc="e,1293,56,1293,82" name="clear_prefetched_high_word" dtype_id="3"/>
          <varref loc="e,1293,24,1293,52" name="clear_prefetched_high_word_q" dtype_id="3"/>
        </assigndly>
      </always>
      <always loc="e,1295,2,1295,8">
        <begin loc="e,1295,12,1295,17">
          <assign loc="e,1296,30,1296,31" dtype_id="3">
            <varref loc="e,1296,32,1296,60" name="clear_prefetched_high_word_q" dtype_id="3"/>
            <varref loc="e,1296,3,1296,29" name="clear_prefetched_high_word" dtype_id="3"/>
          </assign>
          <if loc="e,1297,3,1297,5">
            <not loc="e,1297,7,1297,8" dtype_id="3">
              <varref loc="e,1297,8,1297,28" name="prefetched_high_word" dtype_id="3"/>
            </not>
            <begin>
              <assign loc="e,1298,31,1298,32" dtype_id="3">
                <const loc="e,1298,33,1298,34" name="1&apos;h0" dtype_id="3"/>
                <varref loc="e,1298,4,1298,30" name="clear_prefetched_high_word" dtype_id="3"/>
              </assign>
            </begin>
          </if>
          <if loc="e,1299,3,1299,5">
            <or loc="e,1299,35,1299,37" dtype_id="3">
              <or loc="e,1299,22,1299,24" dtype_id="3">
                <varref loc="e,1299,7,1299,21" name="latched_branch" dtype_id="3"/>
                <redor loc="e,1299,25,1299,34" dtype_id="3">
                  <varref loc="e,1299,25,1299,34" name="irq_state" dtype_id="11"/>
                </redor>
              </or>
              <not loc="e,1299,38,1299,39" dtype_id="3">
                <varref loc="e,1299,39,1299,45" name="resetn" dtype_id="3"/>
              </not>
            </or>
            <begin>
              <assign loc="e,1300,31,1300,32" dtype_id="3">
                <const loc="e,1300,33,1300,47" name="1&apos;h0" dtype_id="1"/>
                <varref loc="e,1300,4,1300,30" name="clear_prefetched_high_word" dtype_id="3"/>
              </assign>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="e,1303,6,1303,19" name="cpuregs_write" dtype_id="3" vartype="logic" origName="cpuregs_write"/>
      <var loc="e,1304,13,1304,27" name="cpuregs_wrdata" dtype_id="2" vartype="logic" origName="cpuregs_wrdata"/>
      <var loc="e,1305,13,1305,24" name="cpuregs_rs1" dtype_id="2" vartype="logic" origName="cpuregs_rs1"/>
      <var loc="e,1306,13,1306,24" name="cpuregs_rs2" dtype_id="2" vartype="logic" origName="cpuregs_rs2"/>
      <var loc="e,1307,26,1307,36" name="decoded_rs" dtype_id="9" vartype="logic" origName="decoded_rs"/>
      <always loc="e,1309,2,1309,8">
        <begin loc="e,1309,12,1309,17">
          <assign loc="e,1310,17,1310,18" dtype_id="3">
            <const loc="e,1310,19,1310,20" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1310,3,1310,16" name="cpuregs_write" dtype_id="3"/>
          </assign>
          <assign loc="e,1311,18,1311,19" dtype_id="2">
            <const loc="e,1311,20,1311,23" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
            <varref loc="e,1311,3,1311,17" name="cpuregs_wrdata" dtype_id="2"/>
          </assign>
          <if loc="e,1313,3,1313,5">
            <eq loc="e,1313,17,1313,19" dtype_id="3">
              <const loc="e,1313,20,1313,35" name="8&apos;h40" dtype_id="14"/>
              <varref loc="e,1313,7,1313,16" name="cpu_state" dtype_id="14"/>
            </eq>
            <begin>
              <begin loc="e,1313,37,1313,42">
                <case loc="e,1315,4,1315,8">
                  <const loc="e,1315,10,1315,14" name="1&apos;h1" dtype_id="3"/>
                  <caseitem loc="e,1316,19,1316,20">
                    <varref loc="e,1316,5,1316,19" name="latched_branch" dtype_id="3"/>
                    <begin loc="e,1316,21,1316,26">
                      <assign loc="e,1317,21,1317,22" dtype_id="2">
                        <add loc="e,1317,30,1317,31" dtype_id="2">
                          <varref loc="e,1317,23,1317,29" name="reg_pc" dtype_id="2"/>
                          <cond loc="e,1317,47,1317,48" dtype_id="2">
                            <varref loc="e,1317,33,1317,46" name="latched_compr" dtype_id="3"/>
                            <const loc="e,1317,49,1317,50" name="32&apos;sh2" dtype_id="7"/>
                            <const loc="e,1317,53,1317,54" name="32&apos;sh4" dtype_id="7"/>
                          </cond>
                        </add>
                        <varref loc="e,1317,6,1317,20" name="cpuregs_wrdata" dtype_id="2"/>
                      </assign>
                      <assign loc="e,1318,20,1318,21" dtype_id="3">
                        <const loc="e,1318,22,1318,23" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="e,1318,6,1318,19" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                  <caseitem loc="e,1320,37,1320,38">
                    <and loc="e,1320,19,1320,21" dtype_id="3">
                      <varref loc="e,1320,5,1320,18" name="latched_store" dtype_id="3"/>
                      <not loc="e,1320,22,1320,23" dtype_id="3">
                        <varref loc="e,1320,23,1320,37" name="latched_branch" dtype_id="3"/>
                      </not>
                    </and>
                    <begin loc="e,1320,39,1320,44">
                      <assign loc="e,1321,21,1321,22" dtype_id="2">
                        <cond loc="e,1321,37,1321,38" dtype_id="2">
                          <varref loc="e,1321,23,1321,36" name="latched_stalu" dtype_id="3"/>
                          <varref loc="e,1321,39,1321,48" name="alu_out_q" dtype_id="2"/>
                          <varref loc="e,1321,51,1321,58" name="reg_out" dtype_id="2"/>
                        </cond>
                        <varref loc="e,1321,6,1321,20" name="cpuregs_wrdata" dtype_id="2"/>
                      </assign>
                      <assign loc="e,1322,20,1322,21" dtype_id="3">
                        <const loc="e,1322,22,1322,23" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="e,1322,6,1322,19" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                  <caseitem loc="e,1324,31,1324,32">
                    <const loc="e,1324,16,1324,18" name="1&apos;h0" dtype_id="3"/>
                    <begin loc="e,1324,33,1324,38">
                      <assign loc="e,1325,21,1325,22" dtype_id="2">
                        <or loc="e,1325,35,1325,36" dtype_id="2">
                          <varref loc="e,1325,23,1325,34" name="reg_next_pc" dtype_id="2"/>
                          <extend loc="e,1325,37,1325,50" dtype_id="2" width="32" widthminv="1">
                            <varref loc="e,1325,37,1325,50" name="latched_compr" dtype_id="3"/>
                          </extend>
                        </or>
                        <varref loc="e,1325,6,1325,20" name="cpuregs_wrdata" dtype_id="2"/>
                      </assign>
                      <assign loc="e,1326,20,1326,21" dtype_id="3">
                        <const loc="e,1326,22,1326,23" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="e,1326,6,1326,19" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                  <caseitem loc="e,1328,31,1328,32">
                    <const loc="e,1328,16,1328,18" name="1&apos;h0" dtype_id="3"/>
                    <begin loc="e,1328,33,1328,38">
                      <assign loc="e,1329,21,1329,22" dtype_id="2">
                        <and loc="e,1329,35,1329,36" dtype_id="2">
                          <varref loc="e,1329,23,1329,34" name="irq_pending" dtype_id="2"/>
                          <not loc="e,1329,37,1329,38" dtype_id="2">
                            <varref loc="e,1329,38,1329,46" name="irq_mask" dtype_id="2"/>
                          </not>
                        </and>
                        <varref loc="e,1329,6,1329,20" name="cpuregs_wrdata" dtype_id="2"/>
                      </assign>
                      <assign loc="e,1330,20,1330,21" dtype_id="3">
                        <const loc="e,1330,22,1330,23" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="e,1330,6,1330,19" name="cpuregs_write" dtype_id="3"/>
                      </assign>
                    </begin>
                  </caseitem>
                </case>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="e,1337,2,1337,8">
        <sentree loc="e,1337,9,1337,10">
          <senitem loc="e,1337,11,1337,18" edgeType="POS">
            <varref loc="e,1337,19,1337,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,1337,24,1337,29">
          <if loc="e,1338,3,1338,5">
            <and loc="e,1338,31,1338,33" dtype_id="3">
              <and loc="e,1338,14,1338,16" dtype_id="3">
                <varref loc="e,1338,7,1338,13" name="resetn" dtype_id="3"/>
                <varref loc="e,1338,17,1338,30" name="cpuregs_write" dtype_id="3"/>
              </and>
              <redor loc="e,1338,34,1338,44" dtype_id="3">
                <varref loc="e,1338,34,1338,44" name="latched_rd" dtype_id="9"/>
              </redor>
            </and>
            <begin>
              <assigndly loc="e,1344,24,1344,26" dtype_id="2">
                <varref loc="e,1344,27,1344,41" name="cpuregs_wrdata" dtype_id="2"/>
                <arraysel loc="e,1344,11,1344,12" dtype_id="2">
                  <varref loc="e,1344,4,1344,11" name="cpuregs" dtype_id="10"/>
                  <varref loc="e,1344,12,1344,22" name="latched_rd" dtype_id="9"/>
                </arraysel>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="e,1348,2,1348,8">
        <begin loc="e,1348,12,1348,17">
          <assign loc="e,1349,14,1349,15" dtype_id="9">
            <const loc="e,1349,16,1349,19" name="5&apos;bxxxxx" dtype_id="9"/>
            <varref loc="e,1349,3,1349,13" name="decoded_rs" dtype_id="9"/>
          </assign>
          <begin loc="e,1350,29,1350,34">
            <assign loc="e,1352,16,1352,17" dtype_id="2">
              <cond loc="e,1352,30,1352,31" dtype_id="2">
                <redor loc="e,1352,18,1352,29" dtype_id="3">
                  <varref loc="e,1352,18,1352,29" name="decoded_rs1" dtype_id="9"/>
                </redor>
                <arraysel loc="e,1352,39,1352,40" dtype_id="2">
                  <varref loc="e,1352,32,1352,39" name="cpuregs" dtype_id="10"/>
                  <varref loc="e,1352,40,1352,51" name="decoded_rs1" dtype_id="9"/>
                </arraysel>
                <const loc="e,1352,55,1352,56" name="32&apos;sh0" dtype_id="7"/>
              </cond>
              <varref loc="e,1352,4,1352,15" name="cpuregs_rs1" dtype_id="2"/>
            </assign>
            <assign loc="e,1353,16,1353,17" dtype_id="2">
              <cond loc="e,1353,30,1353,31" dtype_id="2">
                <redor loc="e,1353,18,1353,29" dtype_id="3">
                  <varref loc="e,1353,18,1353,29" name="decoded_rs2" dtype_id="9"/>
                </redor>
                <arraysel loc="e,1353,39,1353,40" dtype_id="2">
                  <varref loc="e,1353,32,1353,39" name="cpuregs" dtype_id="10"/>
                  <varref loc="e,1353,40,1353,51" name="decoded_rs2" dtype_id="9"/>
                </arraysel>
                <const loc="e,1353,55,1353,56" name="32&apos;sh0" dtype_id="7"/>
              </cond>
              <varref loc="e,1353,4,1353,15" name="cpuregs_rs2" dtype_id="2"/>
            </assign>
          </begin>
        </begin>
      </always>
      <always loc="e,1402,2,1402,8">
        <sentree loc="e,1402,9,1402,10">
          <senitem loc="e,1402,11,1402,18" edgeType="POS">
            <varref loc="e,1402,19,1402,22" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="e,1402,24,1402,29">
          <assigndly loc="e,1403,8,1403,10" dtype_id="3">
            <const loc="e,1403,11,1403,12" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1403,3,1403,7" name="trap" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1404,10,1404,12" dtype_id="9">
            <const loc="e,1404,13,1404,16" name="5&apos;bxxxxx" dtype_id="9"/>
            <varref loc="e,1404,3,1404,9" name="reg_sh" dtype_id="9"/>
          </assigndly>
          <assigndly loc="e,1405,11,1405,13" dtype_id="2">
            <const loc="e,1405,14,1405,17" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
            <varref loc="e,1405,3,1405,10" name="reg_out" dtype_id="2"/>
          </assigndly>
          <assign loc="e,1406,20,1406,21" dtype_id="3">
            <const loc="e,1406,22,1406,23" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1406,3,1406,19" name="set_mem_do_rinst" dtype_id="3"/>
          </assign>
          <assign loc="e,1407,20,1407,21" dtype_id="3">
            <const loc="e,1407,22,1407,23" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1407,3,1407,19" name="set_mem_do_rdata" dtype_id="3"/>
          </assign>
          <assign loc="e,1408,20,1408,21" dtype_id="3">
            <const loc="e,1408,22,1408,23" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1408,3,1408,19" name="set_mem_do_wdata" dtype_id="3"/>
          </assign>
          <assigndly loc="e,1410,15,1410,17" dtype_id="3">
            <varref loc="e,1410,18,1410,27" name="alu_out_0" dtype_id="3"/>
            <varref loc="e,1410,3,1410,14" name="alu_out_0_q" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1411,13,1411,15" dtype_id="2">
            <varref loc="e,1411,16,1411,23" name="alu_out" dtype_id="2"/>
            <varref loc="e,1411,3,1411,12" name="alu_out_q" dtype_id="2"/>
          </assigndly>
          <assigndly loc="e,1413,12,1413,14" dtype_id="3">
            <const loc="e,1413,15,1413,16" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1413,3,1413,11" name="alu_wait" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1414,14,1414,16" dtype_id="3">
            <const loc="e,1414,17,1414,18" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1414,3,1414,13" name="alu_wait_2" dtype_id="3"/>
          </assigndly>
          <if loc="e,1416,3,1416,5">
            <varref loc="e,1416,7,1416,23" name="launch_next_insn" dtype_id="3"/>
            <begin>
              <begin loc="e,1416,25,1416,30">
                <assigndly loc="e,1417,15,1417,17" dtype_id="2">
                  <const loc="e,1417,18,1417,21" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
                  <varref loc="e,1417,4,1417,14" name="dbg_rs1val" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,1418,15,1418,17" dtype_id="2">
                  <const loc="e,1418,18,1418,21" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
                  <varref loc="e,1418,4,1418,14" name="dbg_rs2val" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,1419,21,1419,23" dtype_id="3">
                  <const loc="e,1419,24,1419,25" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1419,4,1419,20" name="dbg_rs1val_valid" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1420,21,1420,23" dtype_id="3">
                  <const loc="e,1420,24,1420,25" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1420,4,1420,20" name="dbg_rs2val_valid" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <begin loc="e,1432,24,1432,29">
            <assigndly loc="e,1433,16,1433,18" dtype_id="8">
              <cond loc="e,1433,26,1433,27" dtype_id="8">
                <varref loc="e,1433,19,1433,25" name="resetn" dtype_id="3"/>
                <add loc="e,1433,40,1433,41" dtype_id="8">
                  <const loc="e,1433,42,1433,43" name="64&apos;h1" dtype_id="8"/>
                  <varref loc="e,1433,28,1433,39" name="count_cycle" dtype_id="8"/>
                </add>
                <const loc="e,1433,46,1433,47" name="64&apos;h0" dtype_id="8"/>
              </cond>
              <varref loc="e,1433,4,1433,15" name="count_cycle" dtype_id="8"/>
            </assigndly>
          </begin>
          <assign loc="e,1440,20,1440,21" dtype_id="2">
            <const loc="e,1440,63,1440,66" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
            <varref loc="e,1440,3,1440,19" name="next_irq_pending" dtype_id="2"/>
          </assign>
          <assigndly loc="e,1446,19,1446,21" dtype_id="3">
            <and loc="e,1446,35,1446,37" dtype_id="3">
              <varref loc="e,1446,22,1446,34" name="mem_do_rinst" dtype_id="3"/>
              <varref loc="e,1446,38,1446,46" name="mem_done" dtype_id="3"/>
            </and>
            <varref loc="e,1446,3,1446,18" name="decoder_trigger" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1447,21,1447,23" dtype_id="3">
            <varref loc="e,1447,24,1447,39" name="decoder_trigger" dtype_id="3"/>
            <varref loc="e,1447,3,1447,20" name="decoder_trigger_q" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1448,26,1448,28" dtype_id="3">
            <const loc="e,1448,29,1448,30" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1448,3,1448,25" name="decoder_pseudo_trigger" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1449,28,1449,30" dtype_id="3">
            <varref loc="e,1449,31,1449,53" name="decoder_pseudo_trigger" dtype_id="3"/>
            <varref loc="e,1449,3,1449,27" name="decoder_pseudo_trigger_q" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1450,14,1450,16" dtype_id="3">
            <const loc="e,1450,17,1450,18" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1450,3,1450,13" name="do_waitirq" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1452,15,1452,17" dtype_id="3">
            <const loc="e,1452,18,1452,19" name="1&apos;h0" dtype_id="3"/>
            <varref loc="e,1452,3,1452,14" name="trace_valid" dtype_id="3"/>
          </assigndly>
          <assigndly loc="e,1455,15,1455,17" dtype_id="5">
            <const loc="e,1455,18,1455,21" name="36&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="5"/>
            <varref loc="e,1455,4,1455,14" name="trace_data" dtype_id="5"/>
          </assigndly>
          <if loc="e,1457,3,1457,5">
            <varref loc="e,1457,8,1457,14" name="resetn" dtype_id="3"/>
            <begin>
              <case loc="e,1486,3,1486,7">
                <varref loc="e,1486,9,1486,18" name="cpu_state" dtype_id="14"/>
                <caseitem loc="e,1487,18,1487,19">
                  <const loc="e,1487,4,1487,18" name="8&apos;h80" dtype_id="14"/>
                  <begin loc="e,1487,20,1487,25">
                    <assigndly loc="e,1488,10,1488,12" dtype_id="3">
                      <const loc="e,1488,13,1488,14" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="e,1488,5,1488,9" name="trap" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </caseitem>
                <caseitem loc="e,1491,19,1491,20">
                  <const loc="e,1491,4,1491,19" name="8&apos;h40" dtype_id="14"/>
                  <begin loc="e,1491,21,1491,26">
                    <assigndly loc="e,1492,18,1492,20" dtype_id="3">
                      <and loc="e,1492,38,1492,40" dtype_id="3">
                        <not loc="e,1492,21,1492,22" dtype_id="3">
                          <varref loc="e,1492,22,1492,37" name="decoder_trigger" dtype_id="3"/>
                        </not>
                        <not loc="e,1492,41,1492,42" dtype_id="3">
                          <varref loc="e,1492,42,1492,52" name="do_waitirq" dtype_id="3"/>
                        </not>
                      </and>
                      <varref loc="e,1492,5,1492,17" name="mem_do_rinst" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="e,1493,18,1493,20" dtype_id="11">
                      <const loc="e,1493,21,1493,22" name="2&apos;h0" dtype_id="11"/>
                      <varref loc="e,1493,5,1493,17" name="mem_wordsize" dtype_id="11"/>
                    </assigndly>
                    <assign loc="e,1495,16,1495,17" dtype_id="2">
                      <varref loc="e,1495,18,1495,29" name="reg_next_pc" dtype_id="2"/>
                      <varref loc="e,1495,5,1495,15" name="current_pc" dtype_id="2"/>
                    </assign>
                    <case loc="e,1498,5,1498,9">
                      <const loc="e,1498,11,1498,15" name="1&apos;h1" dtype_id="3"/>
                      <caseitem loc="e,1499,20,1499,21">
                        <varref loc="e,1499,6,1499,20" name="latched_branch" dtype_id="3"/>
                        <begin loc="e,1499,22,1499,27">
                          <assign loc="e,1500,18,1500,19" dtype_id="2">
                            <cond loc="e,1500,34,1500,35" dtype_id="2">
                              <varref loc="e,1500,20,1500,33" name="latched_store" dtype_id="3"/>
                              <and loc="e,1500,74,1500,75" dtype_id="2">
                                <const loc="e,1500,76,1500,77" name="32&apos;hfffffffe" dtype_id="2"/>
                                <cond loc="e,1500,51,1500,52" dtype_id="2">
                                  <varref loc="e,1500,37,1500,50" name="latched_stalu" dtype_id="3"/>
                                  <varref loc="e,1500,53,1500,62" name="alu_out_q" dtype_id="2"/>
                                  <varref loc="e,1500,65,1500,72" name="reg_out" dtype_id="2"/>
                                </cond>
                              </and>
                              <varref loc="e,1500,81,1500,92" name="reg_next_pc" dtype_id="2"/>
                            </cond>
                            <varref loc="e,1500,7,1500,17" name="current_pc" dtype_id="2"/>
                          </assign>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1503,38,1503,39">
                        <and loc="e,1503,20,1503,22" dtype_id="3">
                          <varref loc="e,1503,6,1503,19" name="latched_store" dtype_id="3"/>
                          <not loc="e,1503,23,1503,24" dtype_id="3">
                            <varref loc="e,1503,24,1503,38" name="latched_branch" dtype_id="3"/>
                          </not>
                        </and>
                        <begin loc="e,1503,40,1503,45"/>
                      </caseitem>
                      <caseitem loc="e,1506,32,1506,33">
                        <const loc="e,1506,17,1506,19" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1506,34,1506,39">
                          <assign loc="e,1507,18,1507,19" dtype_id="2">
                            <const loc="e,1507,20,1507,32" name="32&apos;h10" dtype_id="2"/>
                            <varref loc="e,1507,7,1507,17" name="current_pc" dtype_id="2"/>
                          </assign>
                          <assigndly loc="e,1508,18,1508,20" dtype_id="3">
                            <const loc="e,1508,21,1508,22" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1508,7,1508,17" name="irq_active" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1509,20,1509,22" dtype_id="3">
                            <const loc="e,1509,23,1509,24" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1509,7,1509,19" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1511,32,1511,33">
                        <const loc="e,1511,17,1511,19" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1511,34,1511,39">
                          <assigndly loc="e,1512,11,1512,13" dtype_id="2">
                            <and loc="e,1512,26,1512,27" dtype_id="2">
                              <varref loc="e,1512,14,1512,25" name="irq_pending" dtype_id="2"/>
                              <not loc="e,1512,28,1512,29" dtype_id="2">
                                <varref loc="e,1512,29,1512,37" name="irq_mask" dtype_id="2"/>
                              </not>
                            </and>
                            <varref loc="e,1512,7,1512,10" name="eoi" dtype_id="2"/>
                          </assigndly>
                          <assign loc="e,1513,24,1513,25" dtype_id="2">
                            <and loc="e,1513,43,1513,44" dtype_id="2">
                              <varref loc="e,1513,26,1513,42" name="next_irq_pending" dtype_id="2"/>
                              <varref loc="e,1513,45,1513,53" name="irq_mask" dtype_id="2"/>
                            </and>
                            <varref loc="e,1513,7,1513,23" name="next_irq_pending" dtype_id="2"/>
                          </assign>
                        </begin>
                      </caseitem>
                    </case>
                    <assigndly loc="e,1526,12,1526,14" dtype_id="2">
                      <varref loc="e,1526,15,1526,25" name="current_pc" dtype_id="2"/>
                      <varref loc="e,1526,5,1526,11" name="reg_pc" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="e,1527,17,1527,19" dtype_id="2">
                      <varref loc="e,1527,20,1527,30" name="current_pc" dtype_id="2"/>
                      <varref loc="e,1527,5,1527,16" name="reg_next_pc" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="e,1529,19,1529,21" dtype_id="3">
                      <const loc="e,1529,22,1529,23" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,1529,5,1529,18" name="latched_store" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="e,1530,19,1530,21" dtype_id="3">
                      <const loc="e,1530,22,1530,23" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,1530,5,1530,18" name="latched_stalu" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="e,1531,20,1531,22" dtype_id="3">
                      <const loc="e,1531,23,1531,24" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,1531,5,1531,19" name="latched_branch" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="e,1532,19,1532,21" dtype_id="3">
                      <const loc="e,1532,22,1532,23" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,1532,5,1532,18" name="latched_is_lu" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="e,1533,19,1533,21" dtype_id="3">
                      <const loc="e,1533,22,1533,23" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,1533,5,1533,18" name="latched_is_lh" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="e,1534,19,1534,21" dtype_id="3">
                      <const loc="e,1534,22,1534,23" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="e,1534,5,1534,18" name="latched_is_lb" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="e,1535,16,1535,18" dtype_id="9">
                      <varref loc="e,1535,19,1535,29" name="decoded_rd" dtype_id="9"/>
                      <varref loc="e,1535,5,1535,15" name="latched_rd" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="e,1536,19,1536,21" dtype_id="3">
                      <varref loc="e,1536,22,1536,38" name="compressed_instr" dtype_id="3"/>
                      <varref loc="e,1536,5,1536,18" name="latched_compr" dtype_id="3"/>
                    </assigndly>
                    <if loc="e,1557,5,1557,7">
                      <varref loc="e,1557,9,1557,24" name="decoder_trigger" dtype_id="3"/>
                      <begin>
                        <begin loc="e,1557,26,1557,31">
                          <assigndly loc="e,1559,16,1559,18" dtype_id="3">
                            <varref loc="e,1559,19,1559,29" name="irq_active" dtype_id="3"/>
                            <varref loc="e,1559,6,1559,15" name="irq_delay" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1560,18,1560,20" dtype_id="2">
                            <add loc="e,1560,32,1560,33" dtype_id="2">
                              <varref loc="e,1560,21,1560,31" name="current_pc" dtype_id="2"/>
                              <cond loc="e,1560,52,1560,53" dtype_id="2">
                                <varref loc="e,1560,35,1560,51" name="compressed_instr" dtype_id="3"/>
                                <const loc="e,1560,54,1560,55" name="32&apos;sh2" dtype_id="7"/>
                                <const loc="e,1560,58,1560,59" name="32&apos;sh4" dtype_id="7"/>
                              </cond>
                            </add>
                            <varref loc="e,1560,6,1560,17" name="reg_next_pc" dtype_id="2"/>
                          </assigndly>
                          <begin loc="e,1563,27,1563,32">
                            <assigndly loc="e,1564,19,1564,21" dtype_id="8">
                              <add loc="e,1564,34,1564,35" dtype_id="8">
                                <const loc="e,1564,36,1564,37" name="64&apos;h1" dtype_id="8"/>
                                <varref loc="e,1564,22,1564,33" name="count_instr" dtype_id="8"/>
                              </add>
                              <varref loc="e,1564,7,1564,18" name="count_instr" dtype_id="8"/>
                            </assigndly>
                          </begin>
                          <if loc="e,1567,6,1567,8">
                            <varref loc="e,1567,10,1567,19" name="instr_jal" dtype_id="3"/>
                            <begin>
                              <begin loc="e,1567,21,1567,26">
                                <assigndly loc="e,1568,20,1568,22" dtype_id="3">
                                  <const loc="e,1568,23,1568,24" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1568,7,1568,19" name="mem_do_rinst" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1569,19,1569,21" dtype_id="2">
                                  <add loc="e,1569,33,1569,34" dtype_id="2">
                                    <varref loc="e,1569,22,1569,32" name="current_pc" dtype_id="2"/>
                                    <varref loc="e,1569,35,1569,48" name="decoded_imm_j" dtype_id="2"/>
                                  </add>
                                  <varref loc="e,1569,7,1569,18" name="reg_next_pc" dtype_id="2"/>
                                </assigndly>
                                <assigndly loc="e,1570,22,1570,24" dtype_id="3">
                                  <const loc="e,1570,25,1570,26" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1570,7,1570,21" name="latched_branch" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="e,1571,15,1571,20">
                                <assigndly loc="e,1572,20,1572,22" dtype_id="3">
                                  <const loc="e,1572,23,1572,24" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="e,1572,7,1572,19" name="mem_do_rinst" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1573,23,1573,25" dtype_id="3">
                                  <and loc="e,1573,38,1573,40" dtype_id="3">
                                    <not loc="e,1573,26,1573,27" dtype_id="3">
                                      <varref loc="e,1573,27,1573,37" name="instr_jalr" dtype_id="3"/>
                                    </not>
                                    <not loc="e,1573,41,1573,42" dtype_id="3">
                                      <varref loc="e,1573,42,1573,54" name="instr_retirq" dtype_id="3"/>
                                    </not>
                                  </and>
                                  <varref loc="e,1573,7,1573,22" name="mem_do_prefetch" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1574,17,1574,19" dtype_id="14">
                                  <const loc="e,1574,20,1574,36" name="8&apos;h20" dtype_id="14"/>
                                  <varref loc="e,1574,7,1574,16" name="cpu_state" dtype_id="14"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="e,1579,20,1579,21">
                  <const loc="e,1579,4,1579,20" name="8&apos;h20" dtype_id="14"/>
                  <begin loc="e,1579,22,1579,27">
                    <assigndly loc="e,1580,13,1580,15" dtype_id="2">
                      <const loc="e,1580,16,1580,19" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
                      <varref loc="e,1580,5,1580,12" name="reg_op1" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="e,1581,13,1581,15" dtype_id="2">
                      <const loc="e,1581,16,1581,19" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
                      <varref loc="e,1581,5,1581,12" name="reg_op2" dtype_id="2"/>
                    </assigndly>
                    <case loc="e,1584,5,1584,9">
                      <const loc="e,1584,11,1584,15" name="1&apos;h1" dtype_id="3"/>
                      <caseitem loc="e,1585,48,1585,49">
                        <varref loc="e,1585,38,1585,48" name="instr_trap" dtype_id="3"/>
                        <begin loc="e,1585,50,1585,55">
                          <begin loc="e,1617,16,1617,21">
                            <assigndly loc="e,1623,19,1623,21" dtype_id="14">
                              <const loc="e,1623,22,1623,36" name="8&apos;h80" dtype_id="14"/>
                              <varref loc="e,1623,9,1623,18" name="cpu_state" dtype_id="14"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1626,61,1626,62">
                        <varref loc="e,1626,25,1626,61" name="is_rdcycle_rdcycleh_rdinstr_rdinstrh" dtype_id="3"/>
                        <begin loc="e,1626,63,1626,68">
                          <case loc="e,1628,7,1628,11">
                            <const loc="e,1628,13,1628,17" name="1&apos;h1" dtype_id="3"/>
                            <caseitem loc="e,1629,21,1629,22">
                              <varref loc="e,1629,8,1629,21" name="instr_rdcycle" dtype_id="3"/>
                              <assigndly loc="e,1630,17,1630,19" dtype_id="2">
                                <sel loc="e,1630,31,1630,32" dtype_id="2">
                                  <varref loc="e,1630,20,1630,31" name="count_cycle" dtype_id="8"/>
                                  <const loc="e,1630,35,1630,36" name="6&apos;h0" dtype_id="29"/>
                                  <const loc="e,1630,32,1630,34" name="32&apos;h20" dtype_id="2"/>
                                </sel>
                                <varref loc="e,1630,9,1630,16" name="reg_out" dtype_id="2"/>
                              </assigndly>
                            </caseitem>
                            <caseitem loc="e,1631,43,1631,44">
                              <varref loc="e,1631,8,1631,22" name="instr_rdcycleh" dtype_id="3"/>
                              <assigndly loc="e,1632,17,1632,19" dtype_id="2">
                                <sel loc="e,1632,31,1632,32" dtype_id="2">
                                  <varref loc="e,1632,20,1632,31" name="count_cycle" dtype_id="8"/>
                                  <const loc="e,1632,35,1632,37" name="6&apos;h20" dtype_id="29"/>
                                  <const loc="e,1632,32,1632,34" name="32&apos;h20" dtype_id="2"/>
                                </sel>
                                <varref loc="e,1632,9,1632,16" name="reg_out" dtype_id="2"/>
                              </assigndly>
                            </caseitem>
                            <caseitem loc="e,1633,21,1633,22">
                              <varref loc="e,1633,8,1633,21" name="instr_rdinstr" dtype_id="3"/>
                              <assigndly loc="e,1634,17,1634,19" dtype_id="2">
                                <sel loc="e,1634,31,1634,32" dtype_id="2">
                                  <varref loc="e,1634,20,1634,31" name="count_instr" dtype_id="8"/>
                                  <const loc="e,1634,35,1634,36" name="6&apos;h0" dtype_id="29"/>
                                  <const loc="e,1634,32,1634,34" name="32&apos;h20" dtype_id="2"/>
                                </sel>
                                <varref loc="e,1634,9,1634,16" name="reg_out" dtype_id="2"/>
                              </assigndly>
                            </caseitem>
                            <caseitem loc="e,1635,43,1635,44">
                              <varref loc="e,1635,8,1635,22" name="instr_rdinstrh" dtype_id="3"/>
                              <assigndly loc="e,1636,17,1636,19" dtype_id="2">
                                <sel loc="e,1636,31,1636,32" dtype_id="2">
                                  <varref loc="e,1636,20,1636,31" name="count_instr" dtype_id="8"/>
                                  <const loc="e,1636,35,1636,37" name="6&apos;h20" dtype_id="29"/>
                                  <const loc="e,1636,32,1636,34" name="32&apos;h20" dtype_id="2"/>
                                </sel>
                                <varref loc="e,1636,9,1636,16" name="reg_out" dtype_id="2"/>
                              </assigndly>
                            </caseitem>
                          </case>
                          <assigndly loc="e,1638,21,1638,23" dtype_id="3">
                            <const loc="e,1638,24,1638,25" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1638,7,1638,20" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1639,17,1639,19" dtype_id="14">
                            <const loc="e,1639,20,1639,35" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1639,7,1639,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1641,22,1641,23">
                        <varref loc="e,1641,6,1641,22" name="is_lui_auipc_jal" dtype_id="3"/>
                        <begin loc="e,1641,24,1641,29">
                          <assigndly loc="e,1642,15,1642,17" dtype_id="2">
                            <cond loc="e,1642,28,1642,29" dtype_id="2">
                              <varref loc="e,1642,18,1642,27" name="instr_lui" dtype_id="3"/>
                              <const loc="e,1642,30,1642,31" name="32&apos;sh0" dtype_id="7"/>
                              <varref loc="e,1642,34,1642,40" name="reg_pc" dtype_id="2"/>
                            </cond>
                            <varref loc="e,1642,7,1642,14" name="reg_op1" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1643,15,1643,17" dtype_id="2">
                            <varref loc="e,1643,18,1643,29" name="decoded_imm" dtype_id="2"/>
                            <varref loc="e,1643,7,1643,14" name="reg_op2" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1647,21,1647,23" dtype_id="3">
                            <varref loc="e,1647,24,1647,39" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="e,1647,8,1647,20" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1648,17,1648,19" dtype_id="14">
                            <const loc="e,1648,20,1648,34" name="8&apos;h8" dtype_id="14"/>
                            <varref loc="e,1648,7,1648,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1650,50,1650,51">
                        <const loc="e,1650,37,1650,39" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1650,52,1650,57">
                          <assigndly loc="e,1652,15,1652,17" dtype_id="2">
                            <varref loc="e,1652,18,1652,29" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1652,7,1652,14" name="reg_out" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1653,18,1653,20" dtype_id="2">
                            <varref loc="e,1653,21,1653,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1653,7,1653,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1654,24,1654,26" dtype_id="3">
                            <const loc="e,1654,27,1654,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1654,7,1654,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1655,21,1655,23" dtype_id="3">
                            <const loc="e,1655,24,1655,25" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1655,7,1655,20" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1656,17,1656,19" dtype_id="14">
                            <const loc="e,1656,20,1656,35" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1656,7,1656,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1658,50,1658,51">
                        <const loc="e,1658,37,1658,39" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1658,52,1658,57">
                          <assigndly loc="e,1660,15,1660,17" dtype_id="2">
                            <varref loc="e,1660,18,1660,29" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1660,7,1660,14" name="reg_out" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1661,18,1661,20" dtype_id="2">
                            <varref loc="e,1661,21,1661,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1661,7,1661,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1662,24,1662,26" dtype_id="3">
                            <const loc="e,1662,27,1662,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1662,7,1662,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1663,18,1663,20" dtype_id="9">
                            <varref loc="e,1663,21,1663,31" name="latched_rd" dtype_id="9"/>
                            <varref loc="e,1663,7,1663,17" name="latched_rd" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="e,1664,21,1664,23" dtype_id="3">
                            <const loc="e,1664,24,1664,25" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1664,7,1664,20" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1665,17,1665,19" dtype_id="14">
                            <const loc="e,1665,20,1665,35" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1665,7,1665,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1667,32,1667,33">
                        <const loc="e,1667,17,1667,19" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1667,34,1667,39">
                          <assigndly loc="e,1668,11,1668,13" dtype_id="2">
                            <const loc="e,1668,14,1668,15" name="32&apos;sh0" dtype_id="7"/>
                            <varref loc="e,1668,7,1668,10" name="eoi" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1669,18,1669,20" dtype_id="3">
                            <const loc="e,1669,21,1669,22" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="e,1669,7,1669,17" name="irq_active" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1670,22,1670,24" dtype_id="3">
                            <const loc="e,1670,25,1670,26" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1670,7,1670,21" name="latched_branch" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1671,21,1671,23" dtype_id="3">
                            <const loc="e,1671,24,1671,25" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1671,7,1671,20" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1673,15,1673,17" dtype_id="2">
                            <and loc="e,1673,48,1673,49" dtype_id="2">
                              <const loc="e,1673,50,1673,63" name="32&apos;hfffffffe" dtype_id="2"/>
                              <varref loc="e,1673,36,1673,47" name="cpuregs_rs1" dtype_id="2"/>
                            </and>
                            <varref loc="e,1673,7,1673,14" name="reg_out" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1674,18,1674,20" dtype_id="2">
                            <varref loc="e,1674,21,1674,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1674,7,1674,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1675,24,1675,26" dtype_id="3">
                            <const loc="e,1675,27,1675,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1675,7,1675,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1676,17,1676,19" dtype_id="14">
                            <const loc="e,1676,20,1676,35" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1676,7,1676,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1678,33,1678,34">
                        <const loc="e,1678,17,1678,19" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1678,35,1678,40">
                          <assigndly loc="e,1679,21,1679,23" dtype_id="3">
                            <const loc="e,1679,24,1679,25" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1679,7,1679,20" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1680,15,1680,17" dtype_id="2">
                            <varref loc="e,1680,18,1680,26" name="irq_mask" dtype_id="2"/>
                            <varref loc="e,1680,7,1680,14" name="reg_out" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1682,16,1682,18" dtype_id="2">
                            <varref loc="e,1682,19,1682,30" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1682,7,1682,15" name="irq_mask" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1683,18,1683,20" dtype_id="2">
                            <varref loc="e,1683,21,1683,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1683,7,1683,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1684,24,1684,26" dtype_id="3">
                            <const loc="e,1684,27,1684,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1684,7,1684,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1685,17,1685,19" dtype_id="14">
                            <const loc="e,1685,20,1685,35" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1685,7,1685,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1687,51,1687,52">
                        <const loc="e,1687,37,1687,39" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1687,53,1687,58">
                          <assigndly loc="e,1688,21,1688,23" dtype_id="3">
                            <const loc="e,1688,24,1688,25" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1688,7,1688,20" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1689,15,1689,17" dtype_id="2">
                            <varref loc="e,1689,18,1689,23" name="timer" dtype_id="2"/>
                            <varref loc="e,1689,7,1689,14" name="reg_out" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1691,13,1691,15" dtype_id="2">
                            <varref loc="e,1691,16,1691,27" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1691,7,1691,12" name="timer" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1692,18,1692,20" dtype_id="2">
                            <varref loc="e,1692,21,1692,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1692,7,1692,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1693,24,1693,26" dtype_id="3">
                            <const loc="e,1693,27,1693,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1693,7,1693,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1694,17,1694,19" dtype_id="14">
                            <const loc="e,1694,20,1694,35" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1694,7,1694,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1696,40,1696,41">
                        <and loc="e,1696,26,1696,28" dtype_id="3">
                          <varref loc="e,1696,6,1696,25" name="is_lb_lh_lw_lbu_lhu" dtype_id="3"/>
                          <not loc="e,1696,29,1696,30" dtype_id="3">
                            <varref loc="e,1696,30,1696,40" name="instr_trap" dtype_id="3"/>
                          </not>
                        </and>
                        <begin loc="e,1696,42,1696,47">
                          <assigndly loc="e,1698,15,1698,17" dtype_id="2">
                            <varref loc="e,1698,18,1698,29" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1698,7,1698,14" name="reg_op1" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1699,18,1699,20" dtype_id="2">
                            <varref loc="e,1699,21,1699,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1699,7,1699,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1700,24,1700,26" dtype_id="3">
                            <const loc="e,1700,27,1700,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1700,7,1700,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1701,17,1701,19" dtype_id="14">
                            <const loc="e,1701,20,1701,35" name="8&apos;h1" dtype_id="14"/>
                            <varref loc="e,1701,7,1701,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                          <assigndly loc="e,1702,20,1702,22" dtype_id="3">
                            <const loc="e,1702,23,1702,24" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1702,7,1702,19" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1704,42,1704,43">
                        <varref loc="e,1704,6,1704,23" name="is_slli_srli_srai" dtype_id="3"/>
                        <begin loc="e,1704,44,1704,49">
                          <assigndly loc="e,1706,15,1706,17" dtype_id="2">
                            <varref loc="e,1706,18,1706,29" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1706,7,1706,14" name="reg_op1" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1707,18,1707,20" dtype_id="2">
                            <varref loc="e,1707,21,1707,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1707,7,1707,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1708,24,1708,26" dtype_id="3">
                            <const loc="e,1708,27,1708,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1708,7,1708,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1709,14,1709,16" dtype_id="9">
                            <varref loc="e,1709,17,1709,28" name="decoded_rs2" dtype_id="9"/>
                            <varref loc="e,1709,7,1709,13" name="reg_sh" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="e,1710,17,1710,19" dtype_id="14">
                            <const loc="e,1710,20,1710,35" name="8&apos;h4" dtype_id="14"/>
                            <varref loc="e,1710,7,1710,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1712,80,1712,81">
                        <varref loc="e,1712,6,1712,43" name="is_jalr_addi_slti_sltiu_xori_ori_andi" dtype_id="3"/>
                        <const loc="e,1712,63,1712,65" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1712,82,1712,87">
                          <assigndly loc="e,1714,15,1714,17" dtype_id="2">
                            <varref loc="e,1714,18,1714,29" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1714,7,1714,14" name="reg_op1" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1715,18,1715,20" dtype_id="2">
                            <varref loc="e,1715,21,1715,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1715,7,1715,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1716,24,1716,26" dtype_id="3">
                            <const loc="e,1716,27,1716,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1716,7,1716,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1717,15,1717,17" dtype_id="2">
                            <varref loc="e,1717,70,1717,81" name="decoded_imm" dtype_id="2"/>
                            <varref loc="e,1717,7,1717,14" name="reg_op2" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1721,21,1721,23" dtype_id="3">
                            <varref loc="e,1721,24,1721,39" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="e,1721,8,1721,20" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1722,17,1722,19" dtype_id="14">
                            <const loc="e,1722,20,1722,34" name="8&apos;h8" dtype_id="14"/>
                            <varref loc="e,1722,7,1722,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1724,6,1724,13">
                        <begin loc="e,1724,15,1724,20">
                          <assigndly loc="e,1726,15,1726,17" dtype_id="2">
                            <varref loc="e,1726,18,1726,29" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1726,7,1726,14" name="reg_op1" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1727,18,1727,20" dtype_id="2">
                            <varref loc="e,1727,21,1727,32" name="cpuregs_rs1" dtype_id="2"/>
                            <varref loc="e,1727,7,1727,17" name="dbg_rs1val" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1728,24,1728,26" dtype_id="3">
                            <const loc="e,1728,27,1728,28" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1728,7,1728,23" name="dbg_rs1val_valid" dtype_id="3"/>
                          </assigndly>
                          <begin loc="e,1729,33,1729,38">
                            <assigndly loc="e,1731,15,1731,17" dtype_id="9">
                              <sel loc="e,1731,18,1731,29" dtype_id="9">
                                <varref loc="e,1731,18,1731,29" name="cpuregs_rs2" dtype_id="2"/>
                                <const loc="e,1731,18,1731,29" name="32&apos;h0" dtype_id="2"/>
                                <const loc="e,1731,18,1731,29" name="32&apos;h5" dtype_id="2"/>
                              </sel>
                              <varref loc="e,1731,8,1731,14" name="reg_sh" dtype_id="9"/>
                            </assigndly>
                            <assigndly loc="e,1732,16,1732,18" dtype_id="2">
                              <varref loc="e,1732,19,1732,30" name="cpuregs_rs2" dtype_id="2"/>
                              <varref loc="e,1732,8,1732,15" name="reg_op2" dtype_id="2"/>
                            </assigndly>
                            <assigndly loc="e,1733,19,1733,21" dtype_id="2">
                              <varref loc="e,1733,22,1733,33" name="cpuregs_rs2" dtype_id="2"/>
                              <varref loc="e,1733,8,1733,18" name="dbg_rs2val" dtype_id="2"/>
                            </assigndly>
                            <assigndly loc="e,1734,25,1734,27" dtype_id="3">
                              <const loc="e,1734,28,1734,29" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="e,1734,8,1734,24" name="dbg_rs2val_valid" dtype_id="3"/>
                            </assigndly>
                            <case loc="e,1736,8,1736,12">
                              <const loc="e,1736,14,1736,18" name="1&apos;h1" dtype_id="3"/>
                              <caseitem loc="e,1737,20,1737,21">
                                <varref loc="e,1737,9,1737,20" name="is_sb_sh_sw" dtype_id="3"/>
                                <begin loc="e,1737,22,1737,27">
                                  <assigndly loc="e,1738,20,1738,22" dtype_id="14">
                                    <const loc="e,1738,23,1738,38" name="8&apos;h2" dtype_id="14"/>
                                    <varref loc="e,1738,10,1738,19" name="cpu_state" dtype_id="14"/>
                                  </assigndly>
                                  <assigndly loc="e,1739,23,1739,25" dtype_id="3">
                                    <const loc="e,1739,26,1739,27" name="1&apos;h1" dtype_id="3"/>
                                    <varref loc="e,1739,10,1739,22" name="mem_do_rinst" dtype_id="3"/>
                                  </assigndly>
                                </begin>
                              </caseitem>
                              <caseitem loc="e,1741,42,1741,43">
                                <varref loc="e,1741,9,1741,23" name="is_sll_srl_sra" dtype_id="3"/>
                                <begin loc="e,1741,44,1741,49">
                                  <assigndly loc="e,1742,20,1742,22" dtype_id="14">
                                    <const loc="e,1742,23,1742,38" name="8&apos;h4" dtype_id="14"/>
                                    <varref loc="e,1742,10,1742,19" name="cpu_state" dtype_id="14"/>
                                  </assigndly>
                                </begin>
                              </caseitem>
                              <caseitem loc="e,1744,9,1744,16">
                                <begin loc="e,1744,18,1744,23">
                                  <assigndly loc="e,1749,24,1749,26" dtype_id="3">
                                    <varref loc="e,1749,27,1749,42" name="mem_do_prefetch" dtype_id="3"/>
                                    <varref loc="e,1749,11,1749,23" name="mem_do_rinst" dtype_id="3"/>
                                  </assigndly>
                                  <assigndly loc="e,1750,20,1750,22" dtype_id="14">
                                    <const loc="e,1750,23,1750,37" name="8&apos;h8" dtype_id="14"/>
                                    <varref loc="e,1750,10,1750,19" name="cpu_state" dtype_id="14"/>
                                  </assigndly>
                                </begin>
                              </caseitem>
                            </case>
                          </begin>
                        </begin>
                      </caseitem>
                    </case>
                  </begin>
                </caseitem>
                <caseitem loc="e,1759,20,1759,21">
                  <const loc="e,1759,4,1759,20" name="8&apos;h10" dtype_id="14"/>
                  <begin loc="e,1759,22,1759,27">
                    <assigndly loc="e,1761,12,1761,14" dtype_id="9">
                      <sel loc="e,1761,15,1761,26" dtype_id="9">
                        <varref loc="e,1761,15,1761,26" name="cpuregs_rs2" dtype_id="2"/>
                        <const loc="e,1761,15,1761,26" name="32&apos;h0" dtype_id="2"/>
                        <const loc="e,1761,15,1761,26" name="32&apos;h5" dtype_id="2"/>
                      </sel>
                      <varref loc="e,1761,5,1761,11" name="reg_sh" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="e,1762,13,1762,15" dtype_id="2">
                      <varref loc="e,1762,16,1762,27" name="cpuregs_rs2" dtype_id="2"/>
                      <varref loc="e,1762,5,1762,12" name="reg_op2" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="e,1763,16,1763,18" dtype_id="2">
                      <varref loc="e,1763,19,1763,30" name="cpuregs_rs2" dtype_id="2"/>
                      <varref loc="e,1763,5,1763,15" name="dbg_rs2val" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="e,1764,22,1764,24" dtype_id="3">
                      <const loc="e,1764,25,1764,26" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="e,1764,5,1764,21" name="dbg_rs2val_valid" dtype_id="3"/>
                    </assigndly>
                    <case loc="e,1767,5,1767,9">
                      <const loc="e,1767,11,1767,15" name="1&apos;h1" dtype_id="3"/>
                      <caseitem loc="e,1768,29,1768,30">
                        <const loc="e,1768,16,1768,18" name="1&apos;h0" dtype_id="3"/>
                        <begin loc="e,1768,31,1768,36">
                          <assigndly loc="e,1769,18,1769,20" dtype_id="3">
                            <const loc="e,1769,21,1769,22" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1769,7,1769,17" name="pcpi_valid" dtype_id="3"/>
                          </assigndly>
                          <if loc="e,1770,7,1770,9">
                            <varref loc="e,1770,11,1770,25" name="pcpi_int_ready" dtype_id="3"/>
                            <begin>
                              <begin loc="e,1770,27,1770,32">
                                <assigndly loc="e,1771,21,1771,23" dtype_id="3">
                                  <const loc="e,1771,24,1771,25" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1771,8,1771,20" name="mem_do_rinst" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1772,19,1772,21" dtype_id="3">
                                  <const loc="e,1772,22,1772,23" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="e,1772,8,1772,18" name="pcpi_valid" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1773,16,1773,18" dtype_id="2">
                                  <varref loc="e,1773,19,1773,30" name="pcpi_int_rd" dtype_id="2"/>
                                  <varref loc="e,1773,8,1773,15" name="reg_out" dtype_id="2"/>
                                </assigndly>
                                <assigndly loc="e,1774,22,1774,24" dtype_id="3">
                                  <varref loc="e,1774,25,1774,36" name="pcpi_int_wr" dtype_id="3"/>
                                  <varref loc="e,1774,8,1774,21" name="latched_store" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1775,18,1775,20" dtype_id="14">
                                  <const loc="e,1775,21,1775,36" name="8&apos;h40" dtype_id="14"/>
                                  <varref loc="e,1775,8,1775,17" name="cpu_state" dtype_id="14"/>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <if loc="e,1777,7,1777,9">
                                <or loc="e,1777,42,1777,44" dtype_id="3">
                                  <varref loc="e,1777,29,1777,41" name="pcpi_timeout" dtype_id="3"/>
                                  <varref loc="e,1777,45,1777,63" name="instr_ecall_ebreak" dtype_id="3"/>
                                </or>
                                <begin>
                                  <begin loc="e,1777,66,1777,71">
                                    <assigndly loc="e,1778,19,1778,21" dtype_id="3">
                                      <const loc="e,1778,22,1778,23" name="1&apos;h0" dtype_id="3"/>
                                      <varref loc="e,1778,8,1778,18" name="pcpi_valid" dtype_id="3"/>
                                    </assigndly>
                                    <assigndly loc="e,1784,19,1784,21" dtype_id="14">
                                      <const loc="e,1784,22,1784,36" name="8&apos;h80" dtype_id="14"/>
                                      <varref loc="e,1784,9,1784,18" name="cpu_state" dtype_id="14"/>
                                    </assigndly>
                                  </begin>
                                </begin>
                              </if>
                            </begin>
                          </if>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1787,17,1787,18">
                        <varref loc="e,1787,6,1787,17" name="is_sb_sh_sw" dtype_id="3"/>
                        <begin loc="e,1787,19,1787,24">
                          <assigndly loc="e,1788,17,1788,19" dtype_id="14">
                            <const loc="e,1788,20,1788,35" name="8&apos;h2" dtype_id="14"/>
                            <varref loc="e,1788,7,1788,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                          <assigndly loc="e,1789,20,1789,22" dtype_id="3">
                            <const loc="e,1789,23,1789,24" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1789,7,1789,19" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1791,39,1791,40">
                        <varref loc="e,1791,6,1791,20" name="is_sll_srl_sra" dtype_id="3"/>
                        <begin loc="e,1791,41,1791,46">
                          <assigndly loc="e,1792,17,1792,19" dtype_id="14">
                            <const loc="e,1792,20,1792,35" name="8&apos;h4" dtype_id="14"/>
                            <varref loc="e,1792,7,1792,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="e,1794,6,1794,13">
                        <begin loc="e,1794,15,1794,20">
                          <assigndly loc="e,1799,21,1799,23" dtype_id="3">
                            <varref loc="e,1799,24,1799,39" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="e,1799,8,1799,20" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1800,17,1800,19" dtype_id="14">
                            <const loc="e,1800,20,1800,34" name="8&apos;h8" dtype_id="14"/>
                            <varref loc="e,1800,7,1800,16" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </caseitem>
                    </case>
                  </begin>
                </caseitem>
                <caseitem loc="e,1805,18,1805,19">
                  <const loc="e,1805,4,1805,18" name="8&apos;h8" dtype_id="14"/>
                  <begin loc="e,1805,20,1805,25">
                    <assigndly loc="e,1806,13,1806,15" dtype_id="2">
                      <add loc="e,1806,23,1806,24" dtype_id="2">
                        <varref loc="e,1806,16,1806,22" name="reg_pc" dtype_id="2"/>
                        <varref loc="e,1806,25,1806,36" name="decoded_imm" dtype_id="2"/>
                      </add>
                      <varref loc="e,1806,5,1806,12" name="reg_out" dtype_id="2"/>
                    </assigndly>
                    <if loc="e,1811,5,1811,7">
                      <varref loc="e,1811,9,1811,37" name="is_beq_bne_blt_bge_bltu_bgeu" dtype_id="3"/>
                      <begin>
                        <begin loc="e,1811,39,1811,44">
                          <assigndly loc="e,1812,17,1812,19" dtype_id="9">
                            <const loc="e,1812,20,1812,21" name="5&apos;h0" dtype_id="9"/>
                            <varref loc="e,1812,6,1812,16" name="latched_rd" dtype_id="9"/>
                          </assigndly>
                          <assigndly loc="e,1813,20,1813,22" dtype_id="3">
                            <varref loc="e,1813,57,1813,66" name="alu_out_0" dtype_id="3"/>
                            <varref loc="e,1813,6,1813,19" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1814,21,1814,23" dtype_id="3">
                            <varref loc="e,1814,58,1814,67" name="alu_out_0" dtype_id="3"/>
                            <varref loc="e,1814,6,1814,20" name="latched_branch" dtype_id="3"/>
                          </assigndly>
                          <if loc="e,1815,6,1815,8">
                            <varref loc="e,1815,10,1815,18" name="mem_done" dtype_id="3"/>
                            <begin>
                              <assigndly loc="e,1816,17,1816,19" dtype_id="14">
                                <const loc="e,1816,20,1816,35" name="8&apos;h40" dtype_id="14"/>
                                <varref loc="e,1816,7,1816,16" name="cpu_state" dtype_id="14"/>
                              </assigndly>
                            </begin>
                          </if>
                          <if loc="e,1817,6,1817,8">
                            <varref loc="e,1817,44,1817,53" name="alu_out_0" dtype_id="3"/>
                            <begin>
                              <begin loc="e,1817,55,1817,60">
                                <assigndly loc="e,1818,23,1818,25" dtype_id="3">
                                  <const loc="e,1818,26,1818,27" name="1&apos;h0" dtype_id="3"/>
                                  <varref loc="e,1818,7,1818,22" name="decoder_trigger" dtype_id="3"/>
                                </assigndly>
                                <assign loc="e,1819,24,1819,25" dtype_id="3">
                                  <const loc="e,1819,26,1819,27" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1819,7,1819,23" name="set_mem_do_rinst" dtype_id="3"/>
                                </assign>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                      <begin>
                        <begin loc="e,1821,14,1821,19">
                          <assigndly loc="e,1822,21,1822,23" dtype_id="3">
                            <varref loc="e,1822,24,1822,34" name="instr_jalr" dtype_id="3"/>
                            <varref loc="e,1822,6,1822,20" name="latched_branch" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1823,20,1823,22" dtype_id="3">
                            <const loc="e,1823,23,1823,24" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1823,6,1823,19" name="latched_store" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1824,20,1824,22" dtype_id="3">
                            <const loc="e,1824,23,1824,24" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="e,1824,6,1824,19" name="latched_stalu" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1825,16,1825,18" dtype_id="14">
                            <const loc="e,1825,19,1825,34" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1825,6,1825,15" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="e,1829,19,1829,20">
                  <const loc="e,1829,4,1829,19" name="8&apos;h4" dtype_id="14"/>
                  <begin loc="e,1829,21,1829,26">
                    <assigndly loc="e,1830,19,1830,21" dtype_id="3">
                      <const loc="e,1830,22,1830,23" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="e,1830,5,1830,18" name="latched_store" dtype_id="3"/>
                    </assigndly>
                    <if loc="e,1831,5,1831,7">
                      <eq loc="e,1831,16,1831,18" dtype_id="3">
                        <const loc="e,1831,19,1831,20" name="5&apos;h0" dtype_id="9"/>
                        <varref loc="e,1831,9,1831,15" name="reg_sh" dtype_id="9"/>
                      </eq>
                      <begin>
                        <begin loc="e,1831,22,1831,27">
                          <assigndly loc="e,1832,14,1832,16" dtype_id="2">
                            <varref loc="e,1832,17,1832,24" name="reg_op1" dtype_id="2"/>
                            <varref loc="e,1832,6,1832,13" name="reg_out" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="e,1833,19,1833,21" dtype_id="3">
                            <varref loc="e,1833,22,1833,37" name="mem_do_prefetch" dtype_id="3"/>
                            <varref loc="e,1833,6,1833,18" name="mem_do_rinst" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="e,1834,16,1834,18" dtype_id="14">
                            <const loc="e,1834,19,1834,34" name="8&apos;h40" dtype_id="14"/>
                            <varref loc="e,1834,6,1834,15" name="cpu_state" dtype_id="14"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="e,1835,14,1835,16">
                          <lte loc="e,1835,44,1835,46" dtype_id="3">
                            <const loc="e,1835,47,1835,48" name="5&apos;h4" dtype_id="9"/>
                            <varref loc="e,1835,37,1835,43" name="reg_sh" dtype_id="9"/>
                          </lte>
                          <begin>
                            <begin loc="e,1835,50,1835,55">
                              <case loc="e,1837,6,1837,10">
                                <const loc="e,1837,12,1837,16" name="1&apos;h1" dtype_id="3"/>
                                <caseitem loc="e,1838,30,1838,31">
                                  <or loc="e,1838,18,1838,20" dtype_id="3">
                                    <varref loc="e,1838,7,1838,17" name="instr_slli" dtype_id="3"/>
                                    <varref loc="e,1838,21,1838,30" name="instr_sll" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="e,1838,40,1838,42" dtype_id="2">
                                    <shiftl loc="e,1838,51,1838,53" dtype_id="2">
                                      <varref loc="e,1838,43,1838,50" name="reg_op1" dtype_id="2"/>
                                      <const loc="e,1838,54,1838,55" name="32&apos;sh4" dtype_id="7"/>
                                    </shiftl>
                                    <varref loc="e,1838,32,1838,39" name="reg_op1" dtype_id="2"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="e,1839,30,1839,31">
                                  <or loc="e,1839,18,1839,20" dtype_id="3">
                                    <varref loc="e,1839,7,1839,17" name="instr_srli" dtype_id="3"/>
                                    <varref loc="e,1839,21,1839,30" name="instr_srl" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="e,1839,40,1839,42" dtype_id="2">
                                    <shiftr loc="e,1839,51,1839,53" dtype_id="2">
                                      <varref loc="e,1839,43,1839,50" name="reg_op1" dtype_id="2"/>
                                      <const loc="e,1839,54,1839,55" name="32&apos;sh4" dtype_id="7"/>
                                    </shiftr>
                                    <varref loc="e,1839,32,1839,39" name="reg_op1" dtype_id="2"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="e,1840,30,1840,31">
                                  <or loc="e,1840,18,1840,20" dtype_id="3">
                                    <varref loc="e,1840,7,1840,17" name="instr_srai" dtype_id="3"/>
                                    <varref loc="e,1840,21,1840,30" name="instr_sra" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="e,1840,40,1840,42" dtype_id="2">
                                    <shiftrs loc="e,1840,60,1840,63" dtype_id="7">
                                      <varref loc="e,1840,51,1840,58" name="reg_op1" dtype_id="7"/>
                                      <const loc="e,1840,64,1840,65" name="32&apos;sh4" dtype_id="7"/>
                                    </shiftrs>
                                    <varref loc="e,1840,32,1840,39" name="reg_op1" dtype_id="2"/>
                                  </assigndly>
                                </caseitem>
                              </case>
                              <assigndly loc="e,1842,13,1842,15" dtype_id="9">
                                <sub loc="e,1842,23,1842,24" dtype_id="9">
                                  <varref loc="e,1842,16,1842,22" name="reg_sh" dtype_id="9"/>
                                  <const loc="e,1842,23,1842,24" name="5&apos;h4" dtype_id="9"/>
                                </sub>
                                <varref loc="e,1842,6,1842,12" name="reg_sh" dtype_id="9"/>
                              </assigndly>
                            </begin>
                          </begin>
                          <begin>
                            <begin loc="e,1843,14,1843,19">
                              <case loc="e,1845,6,1845,10">
                                <const loc="e,1845,12,1845,16" name="1&apos;h1" dtype_id="3"/>
                                <caseitem loc="e,1846,30,1846,31">
                                  <or loc="e,1846,18,1846,20" dtype_id="3">
                                    <varref loc="e,1846,7,1846,17" name="instr_slli" dtype_id="3"/>
                                    <varref loc="e,1846,21,1846,30" name="instr_sll" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="e,1846,40,1846,42" dtype_id="2">
                                    <shiftl loc="e,1846,51,1846,53" dtype_id="2">
                                      <varref loc="e,1846,43,1846,50" name="reg_op1" dtype_id="2"/>
                                      <const loc="e,1846,54,1846,55" name="32&apos;sh1" dtype_id="7"/>
                                    </shiftl>
                                    <varref loc="e,1846,32,1846,39" name="reg_op1" dtype_id="2"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="e,1847,30,1847,31">
                                  <or loc="e,1847,18,1847,20" dtype_id="3">
                                    <varref loc="e,1847,7,1847,17" name="instr_srli" dtype_id="3"/>
                                    <varref loc="e,1847,21,1847,30" name="instr_srl" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="e,1847,40,1847,42" dtype_id="2">
                                    <shiftr loc="e,1847,51,1847,53" dtype_id="2">
                                      <varref loc="e,1847,43,1847,50" name="reg_op1" dtype_id="2"/>
                                      <const loc="e,1847,54,1847,55" name="32&apos;sh1" dtype_id="7"/>
                                    </shiftr>
                                    <varref loc="e,1847,32,1847,39" name="reg_op1" dtype_id="2"/>
                                  </assigndly>
                                </caseitem>
                                <caseitem loc="e,1848,30,1848,31">
                                  <or loc="e,1848,18,1848,20" dtype_id="3">
                                    <varref loc="e,1848,7,1848,17" name="instr_srai" dtype_id="3"/>
                                    <varref loc="e,1848,21,1848,30" name="instr_sra" dtype_id="3"/>
                                  </or>
                                  <assigndly loc="e,1848,40,1848,42" dtype_id="2">
                                    <shiftrs loc="e,1848,60,1848,63" dtype_id="7">
                                      <varref loc="e,1848,51,1848,58" name="reg_op1" dtype_id="7"/>
                                      <const loc="e,1848,64,1848,65" name="32&apos;sh1" dtype_id="7"/>
                                    </shiftrs>
                                    <varref loc="e,1848,32,1848,39" name="reg_op1" dtype_id="2"/>
                                  </assigndly>
                                </caseitem>
                              </case>
                              <assigndly loc="e,1850,13,1850,15" dtype_id="9">
                                <sub loc="e,1850,23,1850,24" dtype_id="9">
                                  <varref loc="e,1850,16,1850,22" name="reg_sh" dtype_id="9"/>
                                  <const loc="e,1850,23,1850,24" name="5&apos;h1" dtype_id="9"/>
                                </sub>
                                <varref loc="e,1850,6,1850,12" name="reg_sh" dtype_id="9"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="e,1854,19,1854,20">
                  <const loc="e,1854,4,1854,19" name="8&apos;h2" dtype_id="14"/>
                  <begin loc="e,1854,21,1854,26">
                    <if loc="e,1857,5,1857,7">
                      <or loc="e,1857,26,1857,28" dtype_id="3">
                        <not loc="e,1857,9,1857,10" dtype_id="3">
                          <varref loc="e,1857,10,1857,25" name="mem_do_prefetch" dtype_id="3"/>
                        </not>
                        <varref loc="e,1857,29,1857,37" name="mem_done" dtype_id="3"/>
                      </or>
                      <begin>
                        <begin loc="e,1857,39,1857,44">
                          <if loc="e,1858,6,1858,8">
                            <not loc="e,1858,10,1858,11" dtype_id="3">
                              <varref loc="e,1858,11,1858,23" name="mem_do_wdata" dtype_id="3"/>
                            </not>
                            <begin>
                              <begin loc="e,1858,25,1858,30">
                                <case loc="e,1860,7,1860,11">
                                  <const loc="e,1860,13,1860,17" name="1&apos;h1" dtype_id="3"/>
                                  <caseitem loc="e,1861,16,1861,17">
                                    <varref loc="e,1861,8,1861,16" name="instr_sb" dtype_id="3"/>
                                    <assigndly loc="e,1861,31,1861,33" dtype_id="11">
                                      <const loc="e,1861,34,1861,35" name="2&apos;h2" dtype_id="11"/>
                                      <varref loc="e,1861,18,1861,30" name="mem_wordsize" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="e,1862,16,1862,17">
                                    <varref loc="e,1862,8,1862,16" name="instr_sh" dtype_id="3"/>
                                    <assigndly loc="e,1862,31,1862,33" dtype_id="11">
                                      <const loc="e,1862,34,1862,35" name="2&apos;h1" dtype_id="11"/>
                                      <varref loc="e,1862,18,1862,30" name="mem_wordsize" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="e,1863,16,1863,17">
                                    <varref loc="e,1863,8,1863,16" name="instr_sw" dtype_id="3"/>
                                    <assigndly loc="e,1863,31,1863,33" dtype_id="11">
                                      <const loc="e,1863,34,1863,35" name="2&apos;h0" dtype_id="11"/>
                                      <varref loc="e,1863,18,1863,30" name="mem_wordsize" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                </case>
                                <assigndly loc="e,1869,15,1869,17" dtype_id="2">
                                  <add loc="e,1869,26,1869,27" dtype_id="2">
                                    <varref loc="e,1869,18,1869,25" name="reg_op1" dtype_id="2"/>
                                    <varref loc="e,1869,28,1869,39" name="decoded_imm" dtype_id="2"/>
                                  </add>
                                  <varref loc="e,1869,7,1869,14" name="reg_op1" dtype_id="2"/>
                                </assigndly>
                                <assign loc="e,1870,24,1870,25" dtype_id="3">
                                  <const loc="e,1870,26,1870,27" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1870,7,1870,23" name="set_mem_do_wdata" dtype_id="3"/>
                                </assign>
                              </begin>
                            </begin>
                          </if>
                          <if loc="e,1872,6,1872,8">
                            <and loc="e,1872,27,1872,29" dtype_id="3">
                              <not loc="e,1872,10,1872,11" dtype_id="3">
                                <varref loc="e,1872,11,1872,26" name="mem_do_prefetch" dtype_id="3"/>
                              </not>
                              <varref loc="e,1872,30,1872,38" name="mem_done" dtype_id="3"/>
                            </and>
                            <begin>
                              <begin loc="e,1872,40,1872,45">
                                <assigndly loc="e,1873,17,1873,19" dtype_id="14">
                                  <const loc="e,1873,20,1873,35" name="8&apos;h40" dtype_id="14"/>
                                  <varref loc="e,1873,7,1873,16" name="cpu_state" dtype_id="14"/>
                                </assigndly>
                                <assigndly loc="e,1874,23,1874,25" dtype_id="3">
                                  <const loc="e,1874,26,1874,27" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1874,7,1874,22" name="decoder_trigger" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1875,30,1875,32" dtype_id="3">
                                  <const loc="e,1875,33,1875,34" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1875,7,1875,29" name="decoder_pseudo_trigger" dtype_id="3"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
                <caseitem loc="e,1880,19,1880,20">
                  <const loc="e,1880,4,1880,19" name="8&apos;h1" dtype_id="14"/>
                  <begin loc="e,1880,21,1880,26">
                    <assigndly loc="e,1881,19,1881,21" dtype_id="3">
                      <const loc="e,1881,22,1881,23" name="1&apos;h1" dtype_id="3"/>
                      <varref loc="e,1881,5,1881,18" name="latched_store" dtype_id="3"/>
                    </assigndly>
                    <if loc="e,1882,5,1882,7">
                      <or loc="e,1882,26,1882,28" dtype_id="3">
                        <not loc="e,1882,9,1882,10" dtype_id="3">
                          <varref loc="e,1882,10,1882,25" name="mem_do_prefetch" dtype_id="3"/>
                        </not>
                        <varref loc="e,1882,29,1882,37" name="mem_done" dtype_id="3"/>
                      </or>
                      <begin>
                        <begin loc="e,1882,39,1882,44">
                          <if loc="e,1883,6,1883,8">
                            <not loc="e,1883,10,1883,11" dtype_id="3">
                              <varref loc="e,1883,11,1883,23" name="mem_do_rdata" dtype_id="3"/>
                            </not>
                            <begin>
                              <begin loc="e,1883,25,1883,30">
                                <case loc="e,1885,7,1885,11">
                                  <const loc="e,1885,13,1885,17" name="1&apos;h1" dtype_id="3"/>
                                  <caseitem loc="e,1886,29,1886,30">
                                    <or loc="e,1886,17,1886,19" dtype_id="3">
                                      <varref loc="e,1886,8,1886,16" name="instr_lb" dtype_id="3"/>
                                      <varref loc="e,1886,20,1886,29" name="instr_lbu" dtype_id="3"/>
                                    </or>
                                    <assigndly loc="e,1886,44,1886,46" dtype_id="11">
                                      <const loc="e,1886,47,1886,48" name="2&apos;h2" dtype_id="11"/>
                                      <varref loc="e,1886,31,1886,43" name="mem_wordsize" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="e,1887,29,1887,30">
                                    <or loc="e,1887,17,1887,19" dtype_id="3">
                                      <varref loc="e,1887,8,1887,16" name="instr_lh" dtype_id="3"/>
                                      <varref loc="e,1887,20,1887,29" name="instr_lhu" dtype_id="3"/>
                                    </or>
                                    <assigndly loc="e,1887,44,1887,46" dtype_id="11">
                                      <const loc="e,1887,47,1887,48" name="2&apos;h1" dtype_id="11"/>
                                      <varref loc="e,1887,31,1887,43" name="mem_wordsize" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="e,1888,16,1888,17">
                                    <varref loc="e,1888,8,1888,16" name="instr_lw" dtype_id="3"/>
                                    <assigndly loc="e,1888,31,1888,33" dtype_id="11">
                                      <const loc="e,1888,34,1888,35" name="2&apos;h0" dtype_id="11"/>
                                      <varref loc="e,1888,18,1888,30" name="mem_wordsize" dtype_id="11"/>
                                    </assigndly>
                                  </caseitem>
                                </case>
                                <assigndly loc="e,1890,21,1890,23" dtype_id="3">
                                  <varref loc="e,1890,24,1890,37" name="is_lbu_lhu_lw" dtype_id="3"/>
                                  <varref loc="e,1890,7,1890,20" name="latched_is_lu" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1891,21,1891,23" dtype_id="3">
                                  <varref loc="e,1891,24,1891,32" name="instr_lh" dtype_id="3"/>
                                  <varref loc="e,1891,7,1891,20" name="latched_is_lh" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1892,21,1892,23" dtype_id="3">
                                  <varref loc="e,1892,24,1892,32" name="instr_lb" dtype_id="3"/>
                                  <varref loc="e,1892,7,1892,20" name="latched_is_lb" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1897,15,1897,17" dtype_id="2">
                                  <add loc="e,1897,26,1897,27" dtype_id="2">
                                    <varref loc="e,1897,18,1897,25" name="reg_op1" dtype_id="2"/>
                                    <varref loc="e,1897,28,1897,39" name="decoded_imm" dtype_id="2"/>
                                  </add>
                                  <varref loc="e,1897,7,1897,14" name="reg_op1" dtype_id="2"/>
                                </assigndly>
                                <assign loc="e,1898,24,1898,25" dtype_id="3">
                                  <const loc="e,1898,26,1898,27" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1898,7,1898,23" name="set_mem_do_rdata" dtype_id="3"/>
                                </assign>
                              </begin>
                            </begin>
                          </if>
                          <if loc="e,1900,6,1900,8">
                            <and loc="e,1900,27,1900,29" dtype_id="3">
                              <not loc="e,1900,10,1900,11" dtype_id="3">
                                <varref loc="e,1900,11,1900,26" name="mem_do_prefetch" dtype_id="3"/>
                              </not>
                              <varref loc="e,1900,30,1900,38" name="mem_done" dtype_id="3"/>
                            </and>
                            <begin>
                              <begin loc="e,1900,40,1900,45">
                                <case loc="e,1902,7,1902,11">
                                  <const loc="e,1902,13,1902,17" name="1&apos;h1" dtype_id="3"/>
                                  <caseitem loc="e,1903,21,1903,22">
                                    <varref loc="e,1903,8,1903,21" name="latched_is_lu" dtype_id="3"/>
                                    <assigndly loc="e,1903,31,1903,33" dtype_id="2">
                                      <varref loc="e,1903,34,1903,48" name="mem_rdata_word" dtype_id="2"/>
                                      <varref loc="e,1903,23,1903,30" name="reg_out" dtype_id="2"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="e,1904,21,1904,22">
                                    <varref loc="e,1904,8,1904,21" name="latched_is_lh" dtype_id="3"/>
                                    <assigndly loc="e,1904,31,1904,33" dtype_id="2">
                                      <extends loc="e,1904,34,1904,41" dtype_id="2" width="32" widthminv="16">
                                        <sel loc="e,1904,56,1904,57" dtype_id="30">
                                          <varref loc="e,1904,42,1904,56" name="mem_rdata_word" dtype_id="2"/>
                                          <const loc="e,1904,60,1904,61" name="5&apos;h0" dtype_id="13"/>
                                          <const loc="e,1904,57,1904,59" name="32&apos;h10" dtype_id="2"/>
                                        </sel>
                                      </extends>
                                      <varref loc="e,1904,23,1904,30" name="reg_out" dtype_id="2"/>
                                    </assigndly>
                                  </caseitem>
                                  <caseitem loc="e,1905,21,1905,22">
                                    <varref loc="e,1905,8,1905,21" name="latched_is_lb" dtype_id="3"/>
                                    <assigndly loc="e,1905,31,1905,33" dtype_id="2">
                                      <extends loc="e,1905,34,1905,41" dtype_id="2" width="32" widthminv="8">
                                        <sel loc="e,1905,56,1905,57" dtype_id="31">
                                          <varref loc="e,1905,42,1905,56" name="mem_rdata_word" dtype_id="2"/>
                                          <const loc="e,1905,59,1905,60" name="5&apos;h0" dtype_id="13"/>
                                          <const loc="e,1905,57,1905,58" name="32&apos;h8" dtype_id="2"/>
                                        </sel>
                                      </extends>
                                      <varref loc="e,1905,23,1905,30" name="reg_out" dtype_id="2"/>
                                    </assigndly>
                                  </caseitem>
                                </case>
                                <assigndly loc="e,1907,23,1907,25" dtype_id="3">
                                  <const loc="e,1907,26,1907,27" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1907,7,1907,22" name="decoder_trigger" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1908,30,1908,32" dtype_id="3">
                                  <const loc="e,1908,33,1908,34" name="1&apos;h1" dtype_id="3"/>
                                  <varref loc="e,1908,7,1908,29" name="decoder_pseudo_trigger" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="e,1909,17,1909,19" dtype_id="14">
                                  <const loc="e,1909,20,1909,35" name="8&apos;h40" dtype_id="14"/>
                                  <varref loc="e,1909,7,1909,16" name="cpu_state" dtype_id="14"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </begin>
                </caseitem>
              </case>
            </begin>
            <begin>
              <begin loc="e,1457,16,1457,21">
                <assigndly loc="e,1458,11,1458,13" dtype_id="2">
                  <const loc="e,1458,14,1458,28" name="32&apos;h0" dtype_id="2"/>
                  <varref loc="e,1458,4,1458,10" name="reg_pc" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,1459,16,1459,18" dtype_id="2">
                  <const loc="e,1459,19,1459,33" name="32&apos;h0" dtype_id="2"/>
                  <varref loc="e,1459,4,1459,15" name="reg_next_pc" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,1461,17,1461,19" dtype_id="8">
                  <const loc="e,1461,20,1461,21" name="64&apos;h0" dtype_id="8"/>
                  <varref loc="e,1461,5,1461,16" name="count_instr" dtype_id="8"/>
                </assigndly>
                <assigndly loc="e,1462,18,1462,20" dtype_id="3">
                  <const loc="e,1462,21,1462,22" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1462,4,1462,17" name="latched_store" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1463,18,1463,20" dtype_id="3">
                  <const loc="e,1463,21,1463,22" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1463,4,1463,17" name="latched_stalu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1464,19,1464,21" dtype_id="3">
                  <const loc="e,1464,22,1464,23" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1464,4,1464,18" name="latched_branch" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1465,18,1465,20" dtype_id="3">
                  <const loc="e,1465,21,1465,22" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1465,4,1465,17" name="latched_trace" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1466,18,1466,20" dtype_id="3">
                  <const loc="e,1466,21,1466,22" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1466,4,1466,17" name="latched_is_lu" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1467,18,1467,20" dtype_id="3">
                  <const loc="e,1467,21,1467,22" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1467,4,1467,17" name="latched_is_lh" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1468,18,1468,20" dtype_id="3">
                  <const loc="e,1468,21,1468,22" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1468,4,1468,17" name="latched_is_lb" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1469,15,1469,17" dtype_id="3">
                  <const loc="e,1469,18,1469,19" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1469,4,1469,14" name="pcpi_valid" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1470,17,1470,19" dtype_id="3">
                  <const loc="e,1470,20,1470,21" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1470,4,1470,16" name="pcpi_timeout" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1471,15,1471,17" dtype_id="3">
                  <const loc="e,1471,18,1471,19" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1471,4,1471,14" name="irq_active" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1472,14,1472,16" dtype_id="3">
                  <const loc="e,1472,17,1472,18" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1472,4,1472,13" name="irq_delay" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1473,13,1473,15" dtype_id="2">
                  <const loc="e,1473,16,1473,17" name="32&apos;hffffffff" dtype_id="7"/>
                  <varref loc="e,1473,4,1473,12" name="irq_mask" dtype_id="2"/>
                </assigndly>
                <assign loc="e,1474,21,1474,22" dtype_id="2">
                  <const loc="e,1474,23,1474,24" name="32&apos;sh0" dtype_id="7"/>
                  <varref loc="e,1474,4,1474,20" name="next_irq_pending" dtype_id="2"/>
                </assign>
                <assigndly loc="e,1475,14,1475,16" dtype_id="11">
                  <const loc="e,1475,17,1475,18" name="2&apos;h0" dtype_id="11"/>
                  <varref loc="e,1475,4,1475,13" name="irq_state" dtype_id="11"/>
                </assigndly>
                <assigndly loc="e,1476,8,1476,10" dtype_id="2">
                  <const loc="e,1476,11,1476,12" name="32&apos;sh0" dtype_id="7"/>
                  <varref loc="e,1476,4,1476,7" name="eoi" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,1477,10,1477,12" dtype_id="2">
                  <const loc="e,1477,13,1477,14" name="32&apos;sh0" dtype_id="7"/>
                  <varref loc="e,1477,4,1477,9" name="timer" dtype_id="2"/>
                </assigndly>
                <assigndly loc="e,1483,14,1483,16" dtype_id="14">
                  <const loc="e,1483,17,1483,32" name="8&apos;h40" dtype_id="14"/>
                  <varref loc="e,1483,4,1483,13" name="cpu_state" dtype_id="14"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="e,1922,3,1922,5">
            <and loc="e,1922,32,1922,34" dtype_id="3">
              <varref loc="e,1922,25,1922,31" name="resetn" dtype_id="3"/>
              <or loc="e,1922,49,1922,51" dtype_id="3">
                <varref loc="e,1922,36,1922,48" name="mem_do_rdata" dtype_id="3"/>
                <varref loc="e,1922,52,1922,64" name="mem_do_wdata" dtype_id="3"/>
              </or>
            </and>
            <begin>
              <begin loc="e,1922,67,1922,72">
                <if loc="e,1923,4,1923,6">
                  <and loc="e,1923,26,1923,28" dtype_id="3">
                    <eq loc="e,1923,21,1923,23" dtype_id="3">
                      <const loc="e,1923,24,1923,25" name="2&apos;h0" dtype_id="11"/>
                      <varref loc="e,1923,8,1923,20" name="mem_wordsize" dtype_id="11"/>
                    </eq>
                    <neq loc="e,1923,42,1923,44" dtype_id="3">
                      <const loc="e,1923,45,1923,46" name="2&apos;h0" dtype_id="11"/>
                      <sel loc="e,1923,36,1923,37" dtype_id="11">
                        <varref loc="e,1923,29,1923,36" name="reg_op1" dtype_id="2"/>
                        <const loc="e,1923,39,1923,40" name="5&apos;h0" dtype_id="13"/>
                        <const loc="e,1923,37,1923,38" name="32&apos;h2" dtype_id="2"/>
                      </sel>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="e,1923,48,1923,53">
                      <assigndly loc="e,1928,16,1928,18" dtype_id="14">
                        <const loc="e,1928,19,1928,33" name="8&apos;h80" dtype_id="14"/>
                        <varref loc="e,1928,6,1928,15" name="cpu_state" dtype_id="14"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="e,1930,4,1930,6">
                  <and loc="e,1930,26,1930,28" dtype_id="3">
                    <eq loc="e,1930,21,1930,23" dtype_id="3">
                      <const loc="e,1930,24,1930,25" name="2&apos;h1" dtype_id="11"/>
                      <varref loc="e,1930,8,1930,20" name="mem_wordsize" dtype_id="11"/>
                    </eq>
                    <sel loc="e,1930,36,1930,37" dtype_id="3">
                      <varref loc="e,1930,29,1930,36" name="reg_op1" dtype_id="2"/>
                      <const loc="e,1930,37,1930,38" name="5&apos;h0" dtype_id="13"/>
                      <const loc="e,1930,36,1930,37" name="32&apos;h1" dtype_id="2"/>
                    </sel>
                  </and>
                  <begin>
                    <begin loc="e,1930,46,1930,51">
                      <assigndly loc="e,1935,16,1935,18" dtype_id="14">
                        <const loc="e,1935,19,1935,33" name="8&apos;h80" dtype_id="14"/>
                        <varref loc="e,1935,6,1935,15" name="cpu_state" dtype_id="14"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
          <if loc="e,1938,3,1938,5">
            <and loc="e,1938,48,1938,50" dtype_id="3">
              <and loc="e,1938,32,1938,34" dtype_id="3">
                <varref loc="e,1938,25,1938,31" name="resetn" dtype_id="3"/>
                <varref loc="e,1938,35,1938,47" name="mem_do_rinst" dtype_id="3"/>
              </and>
              <redor loc="e,1938,81,1938,82" dtype_id="3">
                <sel loc="e,1938,88,1938,89" dtype_id="11">
                  <varref loc="e,1938,82,1938,88" name="reg_pc" dtype_id="2"/>
                  <const loc="e,1938,91,1938,92" name="5&apos;h0" dtype_id="13"/>
                  <const loc="e,1938,89,1938,90" name="32&apos;h2" dtype_id="2"/>
                </sel>
              </redor>
            </and>
            <begin>
              <begin loc="e,1938,96,1938,101">
                <assigndly loc="e,1943,15,1943,17" dtype_id="14">
                  <const loc="e,1943,18,1943,32" name="8&apos;h80" dtype_id="14"/>
                  <varref loc="e,1943,5,1943,14" name="cpu_state" dtype_id="14"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="e,1949,3,1949,5">
            <or loc="e,1949,15,1949,17" dtype_id="3">
              <not loc="e,1949,7,1949,8" dtype_id="3">
                <varref loc="e,1949,8,1949,14" name="resetn" dtype_id="3"/>
              </not>
              <varref loc="e,1949,18,1949,26" name="mem_done" dtype_id="3"/>
            </or>
            <begin>
              <begin loc="e,1949,28,1949,33">
                <assigndly loc="e,1950,20,1950,22" dtype_id="3">
                  <const loc="e,1950,23,1950,24" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1950,4,1950,19" name="mem_do_prefetch" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1951,17,1951,19" dtype_id="3">
                  <const loc="e,1951,20,1951,21" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1951,4,1951,16" name="mem_do_rinst" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1952,17,1952,19" dtype_id="3">
                  <const loc="e,1952,20,1952,21" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1952,4,1952,16" name="mem_do_rdata" dtype_id="3"/>
                </assigndly>
                <assigndly loc="e,1953,17,1953,19" dtype_id="3">
                  <const loc="e,1953,20,1953,21" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="e,1953,4,1953,16" name="mem_do_wdata" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <if loc="e,1956,3,1956,5">
            <varref loc="e,1956,7,1956,23" name="set_mem_do_rinst" dtype_id="3"/>
            <begin>
              <assigndly loc="e,1957,17,1957,19" dtype_id="3">
                <const loc="e,1957,20,1957,21" name="1&apos;h1" dtype_id="3"/>
                <varref loc="e,1957,4,1957,16" name="mem_do_rinst" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
          <if loc="e,1958,3,1958,5">
            <varref loc="e,1958,7,1958,23" name="set_mem_do_rdata" dtype_id="3"/>
            <begin>
              <assigndly loc="e,1959,17,1959,19" dtype_id="3">
                <const loc="e,1959,20,1959,21" name="1&apos;h1" dtype_id="3"/>
                <varref loc="e,1959,4,1959,16" name="mem_do_rdata" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
          <if loc="e,1960,3,1960,5">
            <varref loc="e,1960,7,1960,23" name="set_mem_do_wdata" dtype_id="3"/>
            <begin>
              <assigndly loc="e,1961,17,1961,19" dtype_id="3">
                <const loc="e,1961,20,1961,21" name="1&apos;h1" dtype_id="3"/>
                <varref loc="e,1961,4,1961,16" name="mem_do_wdata" dtype_id="3"/>
              </assigndly>
            </begin>
          </if>
          <assigndly loc="e,1963,15,1963,17" dtype_id="2">
            <varref loc="e,1963,18,1963,34" name="next_irq_pending" dtype_id="2"/>
            <varref loc="e,1963,3,1963,14" name="irq_pending" dtype_id="2"/>
          </assigndly>
          <assign loc="e,1974,14,1974,15" dtype_id="2">
            <const loc="e,1974,16,1974,19" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="2"/>
            <varref loc="e,1974,3,1974,13" name="current_pc" dtype_id="2"/>
          </assign>
        </begin>
      </always>
      <initial loc="e,299,22,299,23">
        <assign loc="e,299,22,299,23" dtype_id="3">
          <const loc="e,299,24,299,25" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,299,10,299,21" name="pcpi_mul_wr" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,301,24,301,25">
        <assign loc="e,301,24,301,25" dtype_id="3">
          <const loc="e,301,26,301,27" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,301,10,301,23" name="pcpi_mul_wait" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,302,25,302,26">
        <assign loc="e,302,25,302,26" dtype_id="3">
          <const loc="e,302,27,302,28" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,302,10,302,24" name="pcpi_mul_ready" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,319,22,319,23">
        <assign loc="e,319,22,319,23" dtype_id="3">
          <const loc="e,319,24,319,25" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,319,10,319,21" name="pcpi_div_wr" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,321,24,321,25">
        <assign loc="e,321,24,321,25" dtype_id="3">
          <const loc="e,321,26,321,27" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,321,10,321,23" name="pcpi_div_wait" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,322,25,322,26">
        <assign loc="e,322,25,322,26" dtype_id="3">
          <const loc="e,322,27,322,28" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,322,10,322,24" name="pcpi_div_ready" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,362,24,362,25">
        <assign loc="e,362,24,362,25" dtype_id="3">
          <const loc="e,362,92,362,94" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,362,7,362,23" name="mem_la_firstword" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,363,29,363,30">
        <assign loc="e,363,29,363,30" dtype_id="3">
          <const loc="e,363,58,363,60" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,363,7,363,28" name="mem_la_firstword_xfer" dtype_id="3"/>
        </assign>
      </initial>
      <initial loc="e,372,39,372,40">
        <assign loc="e,372,39,372,40" dtype_id="3">
          <const loc="e,372,100,372,102" name="1&apos;h0" dtype_id="3"/>
          <varref loc="e,372,7,372,38" name="mem_la_use_prefetched_high_word" dtype_id="3"/>
        </assign>
      </initial>
      <var loc="e,376,42,376,43" name="__VdfgRegularize_h4c4ed8f1_0_1" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h4c4ed8f1_0_1"/>
      <var loc="e,379,34,379,35" name="__VdfgRegularize_h4c4ed8f1_0_2" dtype_id="3" vartype="logic" origName="__VdfgRegularize_h4c4ed8f1_0_2"/>
      <contassign loc="e,380,21,380,22" dtype_id="3">
        <and loc="e,380,30,380,32" dtype_id="3">
          <varref loc="e,90,13,90,19" name="resetn" dtype_id="3"/>
          <and loc="e,380,82,380,84" dtype_id="3">
            <varref loc="e,379,34,379,35" name="__VdfgRegularize_h4c4ed8f1_0_2" dtype_id="3"/>
            <or loc="e,380,99,380,101" dtype_id="3">
              <varref loc="e,356,6,356,18" name="mem_do_rinst" dtype_id="3"/>
              <or loc="e,380,118,380,120" dtype_id="3">
                <varref loc="e,355,6,355,21" name="mem_do_prefetch" dtype_id="3"/>
                <varref loc="e,357,6,357,18" name="mem_do_rdata" dtype_id="3"/>
              </or>
            </or>
          </and>
        </and>
        <varref loc="e,380,21,380,22" name="mem_la_read" dtype_id="3"/>
      </contassign>
      <contassign loc="e,379,22,379,23" dtype_id="3">
        <and loc="e,379,31,379,33" dtype_id="3">
          <varref loc="e,90,13,90,19" name="resetn" dtype_id="3"/>
          <and loc="e,379,45,379,47" dtype_id="3">
            <varref loc="e,379,34,379,35" name="__VdfgRegularize_h4c4ed8f1_0_2" dtype_id="3"/>
            <varref loc="e,358,6,358,18" name="mem_do_wdata" dtype_id="3"/>
          </and>
        </and>
        <varref loc="e,379,22,379,23" name="mem_la_write" dtype_id="3"/>
      </contassign>
      <contassign loc="e,382,21,382,22" dtype_id="2">
        <cond loc="e,382,57,382,58" dtype_id="2">
          <or loc="e,382,40,382,42" dtype_id="3">
            <varref loc="e,355,6,355,21" name="mem_do_prefetch" dtype_id="3"/>
            <varref loc="e,356,6,356,18" name="mem_do_rinst" dtype_id="3"/>
          </or>
          <concat loc="e,382,97,382,98" dtype_id="2">
            <sel loc="e,382,67,382,68" dtype_id="32">
              <varref loc="e,194,14,194,21" name="next_pc" dtype_id="2"/>
              <const loc="e,382,67,382,68" name="32&apos;h2" dtype_id="2"/>
              <const loc="e,382,67,382,68" name="32&apos;h1e" dtype_id="2"/>
            </sel>
            <const loc="e,382,99,382,104" name="2&apos;h0" dtype_id="11"/>
          </concat>
          <concat loc="e,382,122,382,123" dtype_id="2">
            <sel loc="e,382,116,382,117" dtype_id="32">
              <varref loc="e,176,34,176,41" name="reg_op1" dtype_id="2"/>
              <const loc="e,382,116,382,117" name="32&apos;h2" dtype_id="2"/>
              <const loc="e,382,116,382,117" name="32&apos;h1e" dtype_id="2"/>
            </sel>
            <const loc="e,382,124,382,129" name="2&apos;h0" dtype_id="11"/>
          </concat>
        </cond>
        <varref loc="e,382,21,382,22" name="mem_la_addr" dtype_id="2"/>
      </contassign>
      <contassign loc="e,191,18,191,19" dtype_id="2">
        <varref loc="e,176,34,176,41" name="reg_op1" dtype_id="2"/>
        <varref loc="e,191,18,191,19" name="pcpi_rs1" dtype_id="2"/>
      </contassign>
      <contassign loc="e,373,18,373,19" dtype_id="3">
        <and loc="e,373,31,373,33" dtype_id="3">
          <varref loc="e,95,20,95,29" name="mem_ready" dtype_id="3"/>
          <varref loc="e,93,20,93,29" name="mem_valid" dtype_id="3"/>
        </and>
        <varref loc="e,373,18,373,19" name="mem_xfer" dtype_id="3"/>
      </contassign>
      <contassign loc="e,1213,17,1213,18" dtype_id="2">
        <cond loc="e,1213,51,1213,52" dtype_id="2">
          <and loc="e,1213,33,1213,35" dtype_id="3">
            <varref loc="e,1204,6,1204,20" name="latched_branch" dtype_id="3"/>
            <varref loc="e,1202,6,1202,19" name="latched_store" dtype_id="3"/>
          </and>
          <and loc="e,1213,61,1213,62" dtype_id="2">
            <const loc="e,1213,63,1213,64" name="32&apos;hfffffffe" dtype_id="2"/>
            <varref loc="e,176,52,176,59" name="reg_out" dtype_id="2"/>
          </and>
          <varref loc="e,176,21,176,32" name="reg_next_pc" dtype_id="2"/>
        </cond>
        <varref loc="e,1213,17,1213,18" name="next_pc" dtype_id="2"/>
      </contassign>
      <contassign loc="e,376,16,376,17" dtype_id="3">
        <and loc="e,376,25,376,27" dtype_id="3">
          <varref loc="e,90,13,90,19" name="resetn" dtype_id="3"/>
          <or loc="e,376,104,376,106" dtype_id="3">
            <and loc="e,376,39,376,41" dtype_id="3">
              <varref loc="e,360,7,360,15" name="mem_xfer" dtype_id="3"/>
              <and loc="e,376,53,376,55" dtype_id="3">
                <varref loc="e,376,42,376,43" name="__VdfgRegularize_h4c4ed8f1_0_1" dtype_id="3"/>
                <or loc="e,375,18,375,19" dtype_id="3">
                  <varref loc="e,356,6,356,18" name="mem_do_rinst" dtype_id="3"/>
                  <or loc="e,375,18,375,19" dtype_id="3">
                    <varref loc="e,357,6,357,18" name="mem_do_rdata" dtype_id="3"/>
                    <varref loc="e,358,6,358,18" name="mem_do_wdata" dtype_id="3"/>
                  </or>
                </or>
              </and>
            </and>
            <and loc="e,376,119,376,121" dtype_id="3">
              <redand loc="e,376,108,376,109" dtype_id="3">
                <varref loc="e,351,12,351,21" name="mem_state" dtype_id="11"/>
              </redand>
              <varref loc="e,356,6,356,18" name="mem_do_rinst" dtype_id="3"/>
            </and>
          </or>
        </and>
        <varref loc="e,376,16,376,17" name="mem_done" dtype_id="3"/>
      </contassign>
      <contassign loc="e,386,27,386,28" dtype_id="2">
        <cond loc="e,384,71,384,72" dtype_id="2">
          <varref loc="e,360,7,360,15" name="mem_xfer" dtype_id="3"/>
          <varref loc="e,100,20,100,29" name="mem_rdata" dtype_id="2"/>
          <varref loc="e,354,13,354,24" name="mem_rdata_q" dtype_id="2"/>
        </cond>
        <varref loc="e,386,27,386,28" name="mem_rdata_latched" dtype_id="2"/>
      </contassign>
      <contassign loc="e,379,34,379,35" dtype_id="3">
        <not loc="e,379,34,379,35" dtype_id="3">
          <varref loc="e,376,42,376,43" name="__VdfgRegularize_h4c4ed8f1_0_1" dtype_id="3"/>
        </not>
        <varref loc="e,379,34,379,35" name="__VdfgRegularize_h4c4ed8f1_0_2" dtype_id="3"/>
      </contassign>
      <contassign loc="e,376,42,376,43" dtype_id="3">
        <redor loc="e,376,42,376,43" dtype_id="3">
          <varref loc="e,351,12,351,21" name="mem_state" dtype_id="11"/>
        </redor>
        <varref loc="e,376,42,376,43" name="__VdfgRegularize_h4c4ed8f1_0_1" dtype_id="3"/>
      </contassign>
      <contassign loc="e,192,18,192,19" dtype_id="2">
        <varref loc="e,176,43,176,50" name="reg_op2" dtype_id="2"/>
        <varref loc="e,192,18,192,19" name="pcpi_rs2" dtype_id="2"/>
      </contassign>
      <contassign loc="e,679,20,679,21" dtype_id="3">
        <not loc="e,679,54,679,55" dtype_id="3">
          <or loc="e,679,55,679,56" dtype_id="3">
            <varref loc="e,646,6,646,15" name="instr_lui" dtype_id="3"/>
            <or loc="e,679,55,679,56" dtype_id="3">
              <varref loc="e,646,17,646,28" name="instr_auipc" dtype_id="3"/>
              <or loc="e,679,55,679,56" dtype_id="3">
                <or loc="e,679,55,679,56" dtype_id="3">
                  <varref loc="e,646,30,646,39" name="instr_jal" dtype_id="3"/>
                  <or loc="e,679,55,679,56" dtype_id="3">
                    <varref loc="e,646,41,646,51" name="instr_jalr" dtype_id="3"/>
                    <or loc="e,679,55,679,56" dtype_id="3">
                      <varref loc="e,647,6,647,15" name="instr_beq" dtype_id="3"/>
                      <or loc="e,679,55,679,56" dtype_id="3">
                        <varref loc="e,647,17,647,26" name="instr_bne" dtype_id="3"/>
                        <or loc="e,679,55,679,56" dtype_id="3">
                          <varref loc="e,647,28,647,37" name="instr_blt" dtype_id="3"/>
                          <or loc="e,679,55,679,56" dtype_id="3">
                            <varref loc="e,647,39,647,48" name="instr_bge" dtype_id="3"/>
                            <or loc="e,679,55,679,56" dtype_id="3">
                              <varref loc="e,647,50,647,60" name="instr_bltu" dtype_id="3"/>
                              <or loc="e,679,55,679,56" dtype_id="3">
                                <varref loc="e,647,62,647,72" name="instr_bgeu" dtype_id="3"/>
                                <or loc="e,679,55,679,56" dtype_id="3">
                                  <varref loc="e,648,6,648,14" name="instr_lb" dtype_id="3"/>
                                  <or loc="e,679,55,679,56" dtype_id="3">
                                    <varref loc="e,648,16,648,24" name="instr_lh" dtype_id="3"/>
                                    <or loc="e,679,55,679,56" dtype_id="3">
                                      <varref loc="e,648,26,648,34" name="instr_lw" dtype_id="3"/>
                                      <or loc="e,679,55,679,56" dtype_id="3">
                                        <varref loc="e,648,36,648,45" name="instr_lbu" dtype_id="3"/>
                                        <or loc="e,679,55,679,56" dtype_id="3">
                                          <varref loc="e,648,47,648,56" name="instr_lhu" dtype_id="3"/>
                                          <or loc="e,679,55,679,56" dtype_id="3">
                                            <varref loc="e,648,58,648,66" name="instr_sb" dtype_id="3"/>
                                            <or loc="e,679,55,679,56" dtype_id="3">
                                              <varref loc="e,648,68,648,76" name="instr_sh" dtype_id="3"/>
                                              <or loc="e,679,55,679,56" dtype_id="3">
                                                <varref loc="e,648,78,648,86" name="instr_sw" dtype_id="3"/>
                                                <or loc="e,679,55,679,56" dtype_id="3">
                                                  <varref loc="e,649,6,649,16" name="instr_addi" dtype_id="3"/>
                                                  <or loc="e,679,55,679,56" dtype_id="3">
                                                    <varref loc="e,649,18,649,28" name="instr_slti" dtype_id="3"/>
                                                    <or loc="e,679,55,679,56" dtype_id="3">
                                                      <varref loc="e,649,30,649,41" name="instr_sltiu" dtype_id="3"/>
                                                      <or loc="e,679,55,679,56" dtype_id="3">
                                                        <varref loc="e,649,43,649,53" name="instr_xori" dtype_id="3"/>
                                                        <or loc="e,679,55,679,56" dtype_id="3">
                                                          <varref loc="e,649,55,649,64" name="instr_ori" dtype_id="3"/>
                                                          <or loc="e,679,55,679,56" dtype_id="3">
                                                            <varref loc="e,649,66,649,76" name="instr_andi" dtype_id="3"/>
                                                            <or loc="e,679,55,679,56" dtype_id="3">
                                                              <varref loc="e,649,78,649,88" name="instr_slli" dtype_id="3"/>
                                                              <or loc="e,679,55,679,56" dtype_id="3">
                                                                <varref loc="e,649,90,649,100" name="instr_srli" dtype_id="3"/>
                                                                <or loc="e,679,55,679,56" dtype_id="3">
                                                                  <varref loc="e,649,102,649,112" name="instr_srai" dtype_id="3"/>
                                                                  <or loc="e,679,55,679,56" dtype_id="3">
                                                                    <varref loc="e,650,6,650,15" name="instr_add" dtype_id="3"/>
                                                                    <or loc="e,679,55,679,56" dtype_id="3">
                                                                      <varref loc="e,650,17,650,26" name="instr_sub" dtype_id="3"/>
                                                                      <or loc="e,679,55,679,56" dtype_id="3">
                                                                        <varref loc="e,650,28,650,37" name="instr_sll" dtype_id="3"/>
                                                                        <or loc="e,679,55,679,56" dtype_id="3">
                                                                          <varref loc="e,650,39,650,48" name="instr_slt" dtype_id="3"/>
                                                                          <varref loc="e,650,50,650,60" name="instr_sltu" dtype_id="3"/>
                                                                        </or>
                                                                      </or>
                                                                    </or>
                                                                  </or>
                                                                </or>
                                                              </or>
                                                            </or>
                                                          </or>
                                                        </or>
                                                      </or>
                                                    </or>
                                                  </or>
                                                </or>
                                              </or>
                                            </or>
                                          </or>
                                        </or>
                                      </or>
                                    </or>
                                  </or>
                                </or>
                              </or>
                            </or>
                          </or>
                        </or>
                      </or>
                    </or>
                  </or>
                </or>
                <or loc="e,679,55,679,56" dtype_id="3">
                  <varref loc="e,650,62,650,71" name="instr_xor" dtype_id="3"/>
                  <or loc="e,679,55,679,56" dtype_id="3">
                    <varref loc="e,650,73,650,82" name="instr_srl" dtype_id="3"/>
                    <or loc="e,679,55,679,56" dtype_id="3">
                      <varref loc="e,650,84,650,93" name="instr_sra" dtype_id="3"/>
                      <or loc="e,679,55,679,56" dtype_id="3">
                        <varref loc="e,650,95,650,103" name="instr_or" dtype_id="3"/>
                        <or loc="e,679,55,679,56" dtype_id="3">
                          <varref loc="e,650,105,650,114" name="instr_and" dtype_id="3"/>
                          <or loc="e,679,55,679,56" dtype_id="3">
                            <varref loc="e,651,6,651,19" name="instr_rdcycle" dtype_id="3"/>
                            <or loc="e,679,55,679,56" dtype_id="3">
                              <varref loc="e,651,21,651,35" name="instr_rdcycleh" dtype_id="3"/>
                              <or loc="e,679,55,679,56" dtype_id="3">
                                <varref loc="e,651,37,651,50" name="instr_rdinstr" dtype_id="3"/>
                                <or loc="e,679,55,679,56" dtype_id="3">
                                  <varref loc="e,651,52,651,66" name="instr_rdinstrh" dtype_id="3"/>
                                  <or loc="e,679,55,679,56" dtype_id="3">
                                    <varref loc="e,651,88,651,99" name="instr_fence" dtype_id="3"/>
                                    <or loc="e,679,55,679,56" dtype_id="3">
                                      <varref loc="e,652,6,652,16" name="instr_getq" dtype_id="3"/>
                                      <or loc="e,679,55,679,56" dtype_id="3">
                                        <varref loc="e,652,18,652,28" name="instr_setq" dtype_id="3"/>
                                        <or loc="e,679,55,679,56" dtype_id="3">
                                          <varref loc="e,652,30,652,42" name="instr_retirq" dtype_id="3"/>
                                          <or loc="e,679,55,679,56" dtype_id="3">
                                            <varref loc="e,652,44,652,57" name="instr_maskirq" dtype_id="3"/>
                                            <or loc="e,679,55,679,56" dtype_id="3">
                                              <varref loc="e,652,74,652,85" name="instr_timer" dtype_id="3"/>
                                              <varref loc="e,652,59,652,72" name="instr_waitirq" dtype_id="3"/>
                                            </or>
                                          </or>
                                        </or>
                                      </or>
                                    </or>
                                  </or>
                                </or>
                              </or>
                            </or>
                          </or>
                        </or>
                      </or>
                    </or>
                  </or>
                </or>
              </or>
            </or>
          </or>
        </not>
        <varref loc="e,679,20,679,21" name="instr_trap" dtype_id="3"/>
      </contassign>
      <contassign loc="e,688,46,688,47" dtype_id="3">
        <or loc="e,688,48,688,49" dtype_id="3">
          <varref loc="e,651,6,651,19" name="instr_rdcycle" dtype_id="3"/>
          <or loc="e,688,48,688,49" dtype_id="3">
            <varref loc="e,651,21,651,35" name="instr_rdcycleh" dtype_id="3"/>
            <or loc="e,688,48,688,49" dtype_id="3">
              <varref loc="e,651,37,651,50" name="instr_rdinstr" dtype_id="3"/>
              <varref loc="e,651,52,651,66" name="instr_rdinstrh" dtype_id="3"/>
            </or>
          </or>
        </or>
        <varref loc="e,688,46,688,47" name="is_rdcycle_rdcycleh_rdinstr_rdinstrh" dtype_id="3"/>
      </contassign>
      <contassign loc="e,1400,26,1400,27" dtype_id="3">
        <and loc="e,1400,57,1400,59" dtype_id="3">
          <eq loc="e,1400,38,1400,40" dtype_id="3">
            <const loc="e,1400,41,1400,56" name="8&apos;h40" dtype_id="14"/>
            <varref loc="e,1181,12,1181,21" name="cpu_state" dtype_id="14"/>
          </eq>
          <varref loc="e,658,6,658,21" name="decoder_trigger" dtype_id="3"/>
        </and>
        <varref loc="e,1400,26,1400,27" name="launch_next_insn" dtype_id="3"/>
      </contassign>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="d,53,22,53,24" id="3" name="logic"/>
      <voiddtype loc="d,54,21,54,30" id="15"/>
      <basicdtype loc="e,84,32,84,46" id="2" name="logic" left="31" right="0"/>
      <basicdtype loc="e,328,46,328,47" id="11" name="logic" left="1" right="0"/>
      <basicdtype loc="e,328,97,328,98" id="17" name="logic" left="2" right="0"/>
      <basicdtype loc="e,475,31,475,41" id="16" name="logic" left="6" right="0"/>
      <basicdtype loc="e,521,31,521,36" id="18" name="logic" left="11" right="0"/>
      <basicdtype loc="e,702,21,702,23" id="14" name="logic" left="7" right="0"/>
      <basicdtype loc="e,1106,33,1106,34" id="26" name="logic" left="5" right="0"/>
      <basicdtype loc="e,63,12,63,13" id="1" name="logic" left="0" right="0"/>
      <basicdtype loc="e,161,13,161,20" id="6" name="integer" left="31" right="0" signed="true"/>
      <basicdtype loc="e,99,9,99,12" id="4" name="logic" left="3" right="0"/>
      <basicdtype loc="e,159,9,159,12" id="5" name="logic" left="35" right="0"/>
      <basicdtype loc="e,175,2,175,5" id="8" name="logic" left="63" right="0"/>
      <basicdtype loc="e,177,2,177,5" id="9" name="logic" left="4" right="0"/>
      <unpackarraydtype loc="e,203,21,203,22" id="10" sub_dtype_id="2">
        <range loc="e,203,21,203,22">
          <const loc="e,203,22,203,23" name="32&apos;sh0" dtype_id="7"/>
          <const loc="e,203,36,203,37" name="32&apos;h1f" dtype_id="7"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="e,209,12,209,13" id="13" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="e,367,2,367,5" id="12" name="logic" left="15" right="0"/>
      <basicdtype loc="e,382,67,382,68" id="32" name="logic" left="29" right="0"/>
      <basicdtype loc="e,442,108,442,109" id="21" name="logic" left="9" right="0"/>
      <basicdtype loc="e,458,30,458,37" id="29" name="logic" left="5" right="0" signed="true"/>
      <basicdtype loc="e,458,27,458,29" id="24" name="logic" left="11" right="0" signed="true"/>
      <basicdtype loc="e,470,20,470,21" id="20" name="logic" left="19" right="0"/>
      <basicdtype loc="e,497,10,497,17" id="31" name="logic" left="7" right="0" signed="true"/>
      <basicdtype loc="e,680,70,680,71" id="22" name="logic" left="10" right="0"/>
      <basicdtype loc="e,681,22,681,23" id="23" name="logic" left="12" right="0"/>
      <basicdtype loc="e,880,112,880,119" id="19" name="logic" left="20" right="0" signed="true"/>
      <basicdtype loc="e,1128,21,1128,28" id="25" name="logic" left="12" right="0" signed="true"/>
      <basicdtype loc="e,1184,3,1184,6" id="27" name="logic" left="127" right="0"/>
      <basicdtype loc="e,1245,14,1245,21" id="28" name="logic" left="32" right="0" signed="true"/>
      <basicdtype loc="e,1904,34,1904,41" id="30" name="logic" left="15" right="0" signed="true"/>
      <basicdtype loc="e,161,33,161,34" id="7" name="logic" left="31" right="0" signed="true"/>
    </typetable>
  </netlist>
</verilator_xml>
