-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_2d_cl_array_array_ap_fixed_16u_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    data_V_data_V_empty_n : IN STD_LOGIC;
    data_V_data_V_read : OUT STD_LOGIC;
    res_V_data_0_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_0_V_full_n : IN STD_LOGIC;
    res_V_data_0_V_write : OUT STD_LOGIC;
    res_V_data_1_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_1_V_full_n : IN STD_LOGIC;
    res_V_data_1_V_write : OUT STD_LOGIC;
    res_V_data_2_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_2_V_full_n : IN STD_LOGIC;
    res_V_data_2_V_write : OUT STD_LOGIC;
    res_V_data_3_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_3_V_full_n : IN STD_LOGIC;
    res_V_data_3_V_write : OUT STD_LOGIC;
    res_V_data_4_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_4_V_full_n : IN STD_LOGIC;
    res_V_data_4_V_write : OUT STD_LOGIC;
    res_V_data_5_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_5_V_full_n : IN STD_LOGIC;
    res_V_data_5_V_write : OUT STD_LOGIC;
    res_V_data_6_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_6_V_full_n : IN STD_LOGIC;
    res_V_data_6_V_write : OUT STD_LOGIC;
    res_V_data_7_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_7_V_full_n : IN STD_LOGIC;
    res_V_data_7_V_write : OUT STD_LOGIC;
    res_V_data_8_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_8_V_full_n : IN STD_LOGIC;
    res_V_data_8_V_write : OUT STD_LOGIC;
    res_V_data_9_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_9_V_full_n : IN STD_LOGIC;
    res_V_data_9_V_write : OUT STD_LOGIC;
    res_V_data_10_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_10_V_full_n : IN STD_LOGIC;
    res_V_data_10_V_write : OUT STD_LOGIC;
    res_V_data_11_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_11_V_full_n : IN STD_LOGIC;
    res_V_data_11_V_write : OUT STD_LOGIC;
    res_V_data_12_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_12_V_full_n : IN STD_LOGIC;
    res_V_data_12_V_write : OUT STD_LOGIC;
    res_V_data_13_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_13_V_full_n : IN STD_LOGIC;
    res_V_data_13_V_write : OUT STD_LOGIC;
    res_V_data_14_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_14_V_full_n : IN STD_LOGIC;
    res_V_data_14_V_write : OUT STD_LOGIC;
    res_V_data_15_V_din : OUT STD_LOGIC_VECTOR (11 downto 0);
    res_V_data_15_V_full_n : IN STD_LOGIC;
    res_V_data_15_V_write : OUT STD_LOGIC );
end;


architecture behav of conv_2d_cl_array_array_ap_fixed_16u_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_FFA : STD_LOGIC_VECTOR (11 downto 0) := "111111111010";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv11_7EB : STD_LOGIC_VECTOR (10 downto 0) := "11111101011";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv11_7FB : STD_LOGIC_VECTOR (10 downto 0) := "11111111011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal pX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal kernel_data_V_1_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_data_V_1_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_data_V_1_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_data_V_1_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_data_V_1_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal kernel_data_V_1_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_V_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal res_V_data_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln78_reg_1018 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln272_2_reg_1105 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_V_data_1_V_blk_n : STD_LOGIC;
    signal res_V_data_2_V_blk_n : STD_LOGIC;
    signal res_V_data_3_V_blk_n : STD_LOGIC;
    signal res_V_data_4_V_blk_n : STD_LOGIC;
    signal res_V_data_5_V_blk_n : STD_LOGIC;
    signal res_V_data_6_V_blk_n : STD_LOGIC;
    signal res_V_data_7_V_blk_n : STD_LOGIC;
    signal res_V_data_8_V_blk_n : STD_LOGIC;
    signal res_V_data_9_V_blk_n : STD_LOGIC;
    signal res_V_data_10_V_blk_n : STD_LOGIC;
    signal res_V_data_11_V_blk_n : STD_LOGIC;
    signal res_V_data_12_V_blk_n : STD_LOGIC;
    signal res_V_data_13_V_blk_n : STD_LOGIC;
    signal res_V_data_14_V_blk_n : STD_LOGIC;
    signal res_V_data_15_V_blk_n : STD_LOGIC;
    signal icmp_ln78_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln78_fu_277_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln78_reg_1022 : STD_LOGIC_VECTOR (9 downto 0);
    signal kernel_data_V_1_6_ret_reg_1027 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_data_V_1_3_ret_reg_1033 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_data_V_1_0_ret_reg_1039 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_data_V_1_1_ret_reg_1044 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_data_V_1_2_ret_reg_1049 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_data_V_1_5_ret_reg_1054 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_data_V_1_7_ret_reg_1061 : STD_LOGIC_VECTOR (7 downto 0);
    signal kernel_data_V_1_8_ret_reg_1067 : STD_LOGIC_VECTOR (7 downto 0);
    signal sX_2_load_reg_1073 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln272_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_1078 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_2_load_reg_1083 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln272_1_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_1_reg_1088 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_2_load_reg_1093 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_2_load_reg_1099 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln272_2_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_1109 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1118_fu_495_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1118_reg_1114 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln708_1_reg_1119 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln708_30_reg_1124 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_start : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_done : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_idle : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_ready : STD_LOGIC;
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_0 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_3 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_5 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_ce : STD_LOGIC;
    signal indvar_flatten_reg_234 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal io_acc_block_signal_op155 : STD_LOGIC;
    signal ap_predicate_op155_write_state4 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal select_ln303_fu_998_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_storemerge_i_i_phi_fu_248_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln293_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln297_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln306_fu_936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln308_fu_952_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln301_fu_982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_4_V_fu_886_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_409_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2008_fu_429_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln272_4_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_5_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln272_1_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln272_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln708_1_fu_467_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_1_fu_463_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_2_fu_475_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln708_fu_479_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_16_fu_511_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1118_3_fu_515_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_531_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_fu_548_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1116_fu_545_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1118_1_fu_551_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln_fu_557_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln708_2_fu_571_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln708_4_fu_589_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln708_3_fu_582_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_5_fu_596_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln708_fu_600_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln708_s_fu_606_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln708_5_fu_626_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln708_6_fu_637_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_8_fu_623_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_10_fu_644_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln708_1_fu_648_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln708_2_fu_654_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1118_2_fu_668_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_s_fu_674_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln708_3_fu_688_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln708_7_fu_701_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln708_8_fu_715_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_14_fu_712_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_15_fu_722_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln708_2_fu_726_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln708_9_fu_742_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln2_fu_756_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1118_1_fu_763_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1118_4_fu_767_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln708_31_fu_773_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_fu_538_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal acc_9_V_fu_787_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_3_fu_542_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_2000_fu_798_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_6_fu_616_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal acc_2_V_fu_808_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_7_fu_620_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_2003_fu_819_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_1_fu_825_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_9_fu_633_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal acc_1_V_fu_829_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_11_fu_664_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal acc_11_V_fu_840_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_12_fu_697_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_0_V_4_fu_851_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln708_13_fu_708_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln708_fu_567_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln708_29_fu_732_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal acc_12_V_fu_869_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal acc_4_V_fu_880_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_1999_fu_753_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln708_4_fu_578_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_2012_fu_892_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_fu_804_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_1381_fu_898_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_1378_fu_783_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal acc_8_V_fu_909_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1118_fu_749_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln708_1_fu_684_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal acc_14_V_fu_920_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln308_fu_947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln303_fu_993_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_condition_815 : BOOLEAN;
    signal ap_condition_245 : BOOLEAN;
    signal ap_condition_298 : BOOLEAN;

    component shift_line_buffer_array_ap_ufixed_1u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_elem_data_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        kernel_window_1_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        kernel_window_2_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        kernel_window_4_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        kernel_window_5_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        kernel_window_7_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        kernel_window_8_V_read : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255 : component shift_line_buffer_array_ap_ufixed_1u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_start,
        ap_done => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_done,
        ap_idle => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_idle,
        ap_ready => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_ready,
        in_elem_data_V_read => data_V_data_V_dout,
        kernel_window_1_V_read => kernel_data_V_1_1,
        kernel_window_2_V_read => kernel_data_V_1_2,
        kernel_window_4_V_read => kernel_data_V_1_4,
        kernel_window_5_V_read => kernel_data_V_1_5,
        kernel_window_7_V_read => kernel_data_V_1_7,
        kernel_window_8_V_read => kernel_data_V_1_8,
        ap_return_0 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_0,
        ap_return_1 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_1,
        ap_return_2 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_2,
        ap_return_3 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_3,
        ap_return_4 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_4,
        ap_return_5 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_5,
        ap_return_6 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_6,
        ap_return_7 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_7,
        ap_return_8 => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_8,
        ap_ce => call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
                indvar_flatten_reg_234 <= add_ln78_reg_1022;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_234 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    pX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if ((icmp_ln293_fu_931_p2 = ap_const_lv1_1)) then 
                    pX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln293_fu_931_p2 = ap_const_lv1_0)) then 
                    pX_2 <= add_ln306_fu_936_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_298)) then
                if ((icmp_ln297_fu_977_p2 = ap_const_lv1_1)) then 
                    pY_2 <= ap_const_lv32_0;
                elsif ((icmp_ln297_fu_977_p2 = ap_const_lv1_0)) then 
                    pY_2 <= add_ln301_fu_982_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_245)) then
                if ((icmp_ln293_fu_931_p2 = ap_const_lv1_1)) then 
                    sX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln293_fu_931_p2 = ap_const_lv1_0)) then 
                    sX_2 <= select_ln308_fu_952_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln78_reg_1022 <= add_ln78_fu_277_p2;
                icmp_ln78_reg_1018 <= icmp_ln78_fu_271_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_data_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                and_ln272_2_reg_1105 <= and_ln272_2_fu_457_p2;
                icmp_ln272_1_reg_1088 <= icmp_ln272_1_fu_399_p2;
                icmp_ln272_reg_1078 <= icmp_ln272_fu_389_p2;
                kernel_data_V_1_0_ret_reg_1039 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_0;
                kernel_data_V_1_1 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_3;
                kernel_data_V_1_1_ret_reg_1044 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_3;
                kernel_data_V_1_2 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_4;
                kernel_data_V_1_2_ret_reg_1049 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_4;
                kernel_data_V_1_3_ret_reg_1033 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_1;
                kernel_data_V_1_4 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_5;
                kernel_data_V_1_5 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_6;
                kernel_data_V_1_5_ret_reg_1054 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_6;
                kernel_data_V_1_6_ret_reg_1027 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_2;
                kernel_data_V_1_7 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_7;
                kernel_data_V_1_7_ret_reg_1061 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_7;
                kernel_data_V_1_8 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_8;
                kernel_data_V_1_8_ret_reg_1067 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_8;
                pX_2_load_reg_1099 <= pX_2;
                pY_2_load_reg_1093 <= pY_2;
                sX_2_load_reg_1073 <= sX_2;
                sY_2_load_reg_1083 <= sY_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((data_V_data_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_lv1_1 = and_ln272_2_fu_457_p2))) then
                lshr_ln708_1_reg_1119 <= call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_5(7 downto 1);
                lshr_ln_reg_1109 <= add_ln708_fu_479_p2(10 downto 1);
                    sub_ln1118_reg_1114(10 downto 2) <= sub_ln1118_fu_495_p2(10 downto 2);
                trunc_ln708_30_reg_1124 <= sub_ln1118_3_fu_515_p2(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln293_fu_931_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then
                sY_2 <= ap_phi_mux_storemerge_i_i_phi_fu_248_p4;
            end if;
        end if;
    end process;
    sub_ln1118_reg_1114(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, data_V_data_V_empty_n, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln78_fu_271_p2, ap_CS_fsm_state2, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln78_fu_271_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state3 => 
                if (((data_V_data_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    acc_11_V_fu_840_p2 <= std_logic_vector(unsigned(zext_ln708_11_fu_664_p1) + unsigned(ap_const_lv11_7FE));
    acc_12_V_fu_869_p2 <= std_logic_vector(unsigned(trunc_ln708_29_fu_732_p4) + unsigned(ap_const_lv10_8));
    acc_14_V_fu_920_p2 <= std_logic_vector(unsigned(zext_ln1118_fu_749_p1) + unsigned(sext_ln708_1_fu_684_p1));
    acc_1_V_fu_829_p2 <= std_logic_vector(unsigned(zext_ln703_1_fu_825_p1) + unsigned(zext_ln708_9_fu_633_p1));
    acc_2_V_fu_808_p2 <= std_logic_vector(unsigned(zext_ln708_6_fu_616_p1) + unsigned(ap_const_lv11_7FE));
    acc_4_V_fu_880_p2 <= (shl_ln708_9_fu_742_p3 or ap_const_lv9_1);
    acc_8_V_fu_909_p2 <= std_logic_vector(signed(sext_ln703_1378_fu_783_p1) + signed(ap_const_lv11_7FB));
    acc_9_V_fu_787_p2 <= std_logic_vector(unsigned(zext_ln708_fu_538_p1) + unsigned(ap_const_lv10_4));
    add_ln301_fu_982_p2 <= std_logic_vector(unsigned(pY_2_load_reg_1093) + unsigned(ap_const_lv32_1));
    add_ln303_fu_993_p2 <= std_logic_vector(unsigned(sY_2_load_reg_1083) + unsigned(ap_const_lv32_1));
    add_ln306_fu_936_p2 <= std_logic_vector(unsigned(pX_2_load_reg_1099) + unsigned(ap_const_lv32_1));
    add_ln308_fu_947_p2 <= std_logic_vector(unsigned(sX_2_load_reg_1073) + unsigned(ap_const_lv32_1));
    add_ln703_2000_fu_798_p2 <= std_logic_vector(unsigned(zext_ln708_3_fu_542_p1) + unsigned(ap_const_lv11_7EB));
    add_ln703_2003_fu_819_p2 <= std_logic_vector(unsigned(zext_ln708_7_fu_620_p1) + unsigned(ap_const_lv8_8));
    add_ln703_2012_fu_892_p2 <= std_logic_vector(signed(sext_ln1118_1999_fu_753_p1) + signed(zext_ln708_4_fu_578_p1));
    add_ln708_1_fu_648_p2 <= std_logic_vector(unsigned(zext_ln708_8_fu_623_p1) + unsigned(zext_ln708_10_fu_644_p1));
    add_ln708_2_fu_726_p2 <= std_logic_vector(unsigned(zext_ln708_14_fu_712_p1) + unsigned(zext_ln708_15_fu_722_p1));
    add_ln708_fu_479_p2 <= std_logic_vector(unsigned(zext_ln708_1_fu_463_p1) + unsigned(zext_ln708_2_fu_475_p1));
    add_ln78_fu_277_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_234) + unsigned(ap_const_lv10_1));
    and_ln272_1_fu_451_p2 <= (icmp_ln272_5_fu_439_p2 and icmp_ln272_4_fu_419_p2);
    and_ln272_2_fu_457_p2 <= (and_ln272_fu_445_p2 and and_ln272_1_fu_451_p2);
    and_ln272_fu_445_p2 <= (icmp_ln272_fu_389_p2 and icmp_ln272_1_fu_399_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state4_assign_proc : process(io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
                ap_block_state4 <= ((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1));
    end process;


    ap_condition_245_assign_proc : process(ap_CS_fsm_state4, icmp_ln78_reg_1018, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
                ap_condition_245 <= (not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln78_reg_1018 = ap_const_lv1_0));
    end process;


    ap_condition_298_assign_proc : process(ap_CS_fsm_state4, icmp_ln78_reg_1018, io_acc_block_signal_op155, ap_predicate_op155_write_state4, icmp_ln293_fu_931_p2)
    begin
                ap_condition_298 <= (not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln293_fu_931_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1018 = ap_const_lv1_0));
    end process;


    ap_condition_815_assign_proc : process(ap_CS_fsm_state4, icmp_ln78_reg_1018, icmp_ln293_fu_931_p2)
    begin
                ap_condition_815 <= ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln293_fu_931_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1018 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_i_phi_fu_248_p4_assign_proc : process(select_ln303_fu_998_p3, icmp_ln297_fu_977_p2, ap_condition_815)
    begin
        if ((ap_const_boolean_1 = ap_condition_815)) then
            if ((icmp_ln297_fu_977_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_i_i_phi_fu_248_p4 <= ap_const_lv32_0;
            elsif ((icmp_ln297_fu_977_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_i_i_phi_fu_248_p4 <= select_ln303_fu_998_p3;
            else 
                ap_phi_mux_storemerge_i_i_phi_fu_248_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_storemerge_i_i_phi_fu_248_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_predicate_op155_write_state4_assign_proc : process(icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
                ap_predicate_op155_write_state4 <= ((ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;

    call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_ce_assign_proc : process(data_V_data_V_empty_n, ap_CS_fsm_state3)
    begin
        if (((data_V_data_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_ce <= ap_const_logic_1;
        else 
            call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_start_assign_proc : process(data_V_data_V_empty_n, ap_CS_fsm_state3)
    begin
        if (((data_V_data_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_start <= ap_const_logic_1;
        else 
            call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    data_V_data_V_blk_n_assign_proc : process(data_V_data_V_empty_n, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_V_data_V_blk_n <= data_V_data_V_empty_n;
        else 
            data_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_data_V_read_assign_proc : process(data_V_data_V_empty_n, ap_CS_fsm_state3)
    begin
        if (((data_V_data_V_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_V_data_V_read <= ap_const_logic_1;
        else 
            data_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln272_1_fu_399_p2 <= "1" when (sY_2 = ap_const_lv32_2) else "0";
    icmp_ln272_4_fu_419_p2 <= "1" when (signed(tmp_fu_409_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln272_5_fu_439_p2 <= "1" when (signed(tmp_2008_fu_429_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln272_fu_389_p2 <= "1" when (sX_2 = ap_const_lv32_2) else "0";
    icmp_ln293_fu_931_p2 <= "1" when (pX_2_load_reg_1099 = ap_const_lv32_1B) else "0";
    icmp_ln297_fu_977_p2 <= "1" when (pY_2_load_reg_1093 = ap_const_lv32_1B) else "0";
    icmp_ln78_fu_271_p2 <= "1" when (indvar_flatten_reg_234 = ap_const_lv10_310) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    io_acc_block_signal_op155 <= (res_V_data_9_V_full_n and res_V_data_8_V_full_n and res_V_data_7_V_full_n and res_V_data_6_V_full_n and res_V_data_5_V_full_n and res_V_data_4_V_full_n and res_V_data_3_V_full_n and res_V_data_2_V_full_n and res_V_data_1_V_full_n and res_V_data_15_V_full_n and res_V_data_14_V_full_n and res_V_data_13_V_full_n and res_V_data_12_V_full_n and res_V_data_11_V_full_n and res_V_data_10_V_full_n and res_V_data_0_V_full_n);
    lshr_ln708_2_fu_654_p4 <= add_ln708_1_fu_648_p2(10 downto 1);
    lshr_ln708_3_fu_688_p4 <= kernel_data_V_1_6_ret_reg_1027(7 downto 1);
    lshr_ln708_s_fu_606_p4 <= sub_ln708_fu_600_p2(10 downto 1);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_data_0_V_blk_n_assign_proc : process(res_V_data_0_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_0_V_blk_n <= res_V_data_0_V_full_n;
        else 
            res_V_data_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_0_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_0_V_4_fu_851_p2),12));

    res_V_data_0_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_0_V_write <= ap_const_logic_1;
        else 
            res_V_data_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_10_V_blk_n_assign_proc : process(res_V_data_10_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_10_V_blk_n <= res_V_data_10_V_full_n;
        else 
            res_V_data_10_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_10_V_din <= tmp_data_4_V_fu_886_p1;

    res_V_data_10_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_10_V_write <= ap_const_logic_1;
        else 
            res_V_data_10_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_11_V_blk_n_assign_proc : process(res_V_data_11_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_11_V_blk_n <= res_V_data_11_V_full_n;
        else 
            res_V_data_11_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        res_V_data_11_V_din <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_11_V_fu_840_p2),12));


    res_V_data_11_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_11_V_write <= ap_const_logic_1;
        else 
            res_V_data_11_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_12_V_blk_n_assign_proc : process(res_V_data_12_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_12_V_blk_n <= res_V_data_12_V_full_n;
        else 
            res_V_data_12_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_12_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_12_V_fu_869_p2),12));

    res_V_data_12_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_12_V_write <= ap_const_logic_1;
        else 
            res_V_data_12_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_13_V_blk_n_assign_proc : process(res_V_data_13_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_13_V_blk_n <= res_V_data_13_V_full_n;
        else 
            res_V_data_13_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_13_V_din <= std_logic_vector(unsigned(zext_ln708_13_fu_708_p1) + unsigned(sext_ln708_fu_567_p1));

    res_V_data_13_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_13_V_write <= ap_const_logic_1;
        else 
            res_V_data_13_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_14_V_blk_n_assign_proc : process(res_V_data_14_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_14_V_blk_n <= res_V_data_14_V_full_n;
        else 
            res_V_data_14_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        res_V_data_14_V_din <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_14_V_fu_920_p2),12));


    res_V_data_14_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_14_V_write <= ap_const_logic_1;
        else 
            res_V_data_14_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_15_V_blk_n_assign_proc : process(res_V_data_15_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_15_V_blk_n <= res_V_data_15_V_full_n;
        else 
            res_V_data_15_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_15_V_din <= ap_const_lv12_0;

    res_V_data_15_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_15_V_write <= ap_const_logic_1;
        else 
            res_V_data_15_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_1_V_blk_n_assign_proc : process(res_V_data_1_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_1_V_blk_n <= res_V_data_1_V_full_n;
        else 
            res_V_data_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_1_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_1_V_fu_829_p2),12));

    res_V_data_1_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_1_V_write <= ap_const_logic_1;
        else 
            res_V_data_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_2_V_blk_n_assign_proc : process(res_V_data_2_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_2_V_blk_n <= res_V_data_2_V_full_n;
        else 
            res_V_data_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        res_V_data_2_V_din <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_2_V_fu_808_p2),12));


    res_V_data_2_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_2_V_write <= ap_const_logic_1;
        else 
            res_V_data_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_3_V_blk_n_assign_proc : process(res_V_data_3_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_3_V_blk_n <= res_V_data_3_V_full_n;
        else 
            res_V_data_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_3_V_din <= ap_const_lv12_0;

    res_V_data_3_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_3_V_write <= ap_const_logic_1;
        else 
            res_V_data_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_4_V_blk_n_assign_proc : process(res_V_data_4_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_4_V_blk_n <= res_V_data_4_V_full_n;
        else 
            res_V_data_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_4_V_din <= tmp_data_4_V_fu_886_p1;

    res_V_data_4_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_4_V_write <= ap_const_logic_1;
        else 
            res_V_data_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_5_V_blk_n_assign_proc : process(res_V_data_5_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_5_V_blk_n <= res_V_data_5_V_full_n;
        else 
            res_V_data_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_5_V_din <= std_logic_vector(signed(sext_ln703_fu_804_p1) + signed(sext_ln703_1381_fu_898_p1));

    res_V_data_5_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_5_V_write <= ap_const_logic_1;
        else 
            res_V_data_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_6_V_blk_n_assign_proc : process(res_V_data_6_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_6_V_blk_n <= res_V_data_6_V_full_n;
        else 
            res_V_data_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_6_V_din <= ap_const_lv12_0;

    res_V_data_6_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_6_V_write <= ap_const_logic_1;
        else 
            res_V_data_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_7_V_blk_n_assign_proc : process(res_V_data_7_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_7_V_blk_n <= res_V_data_7_V_full_n;
        else 
            res_V_data_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_7_V_din <= ap_const_lv12_FFA;

    res_V_data_7_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_7_V_write <= ap_const_logic_1;
        else 
            res_V_data_7_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_8_V_blk_n_assign_proc : process(res_V_data_8_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_8_V_blk_n <= res_V_data_8_V_full_n;
        else 
            res_V_data_8_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        res_V_data_8_V_din <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_8_V_fu_909_p2),12));


    res_V_data_8_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_8_V_write <= ap_const_logic_1;
        else 
            res_V_data_8_V_write <= ap_const_logic_0;
        end if; 
    end process;


    res_V_data_9_V_blk_n_assign_proc : process(res_V_data_9_V_full_n, ap_CS_fsm_state4, icmp_ln78_reg_1018, and_ln272_2_reg_1105)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_lv1_1 = and_ln272_2_reg_1105) and (icmp_ln78_reg_1018 = ap_const_lv1_0))) then 
            res_V_data_9_V_blk_n <= res_V_data_9_V_full_n;
        else 
            res_V_data_9_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_data_9_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_9_V_fu_787_p2),12));

    res_V_data_9_V_write_assign_proc : process(ap_CS_fsm_state4, io_acc_block_signal_op155, ap_predicate_op155_write_state4)
    begin
        if ((not(((io_acc_block_signal_op155 = ap_const_logic_0) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (ap_predicate_op155_write_state4 = ap_const_boolean_1))) then 
            res_V_data_9_V_write <= ap_const_logic_1;
        else 
            res_V_data_9_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln303_fu_998_p3 <= 
        ap_const_lv32_2 when (icmp_ln272_1_reg_1088(0) = '1') else 
        add_ln303_fu_993_p2;
    select_ln308_fu_952_p3 <= 
        ap_const_lv32_2 when (icmp_ln272_reg_1078(0) = '1') else 
        add_ln308_fu_947_p2;
        sext_ln1118_1999_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_30_reg_1124),11));

        sext_ln1118_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_reg_1114),12));

        sext_ln703_1378_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_31_fu_773_p4),11));

        sext_ln703_1381_fu_898_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_2012_fu_892_p2),12));

        sext_ln703_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_2000_fu_798_p2),12));

        sext_ln708_1_fu_684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_s_fu_674_p4),11));

        sext_ln708_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_557_p4),12));

    shl_ln2_fu_756_p3 <= (kernel_data_V_1_8_ret_reg_1067 & ap_const_lv2_0);
    shl_ln708_1_fu_467_p3 <= (call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_3 & ap_const_lv2_0);
    shl_ln708_2_fu_571_p3 <= (kernel_data_V_1_2_ret_reg_1049 & ap_const_lv1_0);
    shl_ln708_3_fu_582_p3 <= (kernel_data_V_1_3_ret_reg_1033 & ap_const_lv3_0);
    shl_ln708_4_fu_589_p3 <= (kernel_data_V_1_3_ret_reg_1033 & ap_const_lv1_0);
    shl_ln708_5_fu_626_p3 <= (kernel_data_V_1_5_ret_reg_1054 & ap_const_lv1_0);
    shl_ln708_6_fu_637_p3 <= (kernel_data_V_1_5_ret_reg_1054 & ap_const_lv2_0);
    shl_ln708_7_fu_701_p3 <= (kernel_data_V_1_6_ret_reg_1027 & ap_const_lv1_0);
    shl_ln708_8_fu_715_p3 <= (kernel_data_V_1_7_ret_reg_1061 & ap_const_lv2_0);
    shl_ln708_9_fu_742_p3 <= (kernel_data_V_1_8_ret_reg_1067 & ap_const_lv1_0);
    shl_ln_fu_531_p3 <= (kernel_data_V_1_0_ret_reg_1039 & ap_const_lv1_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1118_1_fu_551_p2 <= std_logic_vector(signed(sext_ln1118_fu_548_p1) - signed(zext_ln1116_fu_545_p1));
    sub_ln1118_2_fu_668_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln708_10_fu_644_p1));
    sub_ln1118_3_fu_515_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln708_16_fu_511_p1));
    sub_ln1118_4_fu_767_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln1118_1_fu_763_p1));
    sub_ln1118_fu_495_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln708_2_fu_475_p1));
    sub_ln708_fu_600_p2 <= std_logic_vector(unsigned(shl_ln708_3_fu_582_p3) - unsigned(zext_ln708_5_fu_596_p1));
    tmp_2008_fu_429_p4 <= pX_2(31 downto 1);
    tmp_data_0_V_4_fu_851_p2 <= std_logic_vector(unsigned(zext_ln708_12_fu_697_p1) + unsigned(ap_const_lv8_6));
    tmp_data_4_V_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_4_V_fu_880_p2),12));
    tmp_fu_409_p4 <= pY_2(31 downto 1);
    trunc_ln708_29_fu_732_p4 <= add_ln708_2_fu_726_p2(10 downto 1);
    trunc_ln708_31_fu_773_p4 <= sub_ln1118_4_fu_767_p2(10 downto 1);
    trunc_ln708_s_fu_674_p4 <= sub_ln1118_2_fu_668_p2(10 downto 1);
    trunc_ln_fu_557_p4 <= sub_ln1118_1_fu_551_p2(11 downto 1);
    zext_ln1116_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_data_V_1_1_ret_reg_1044),12));
    zext_ln1118_1_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_756_p3),11));
    zext_ln1118_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_9_fu_742_p3),11));
    zext_ln703_1_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln703_2003_fu_819_p2),10));
    zext_ln708_10_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_6_fu_637_p3),11));
    zext_ln708_11_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln708_2_fu_654_p4),11));
    zext_ln708_12_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln708_3_fu_688_p4),8));
    zext_ln708_13_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_7_fu_701_p3),12));
    zext_ln708_14_fu_712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_data_V_1_7_ret_reg_1061),11));
    zext_ln708_15_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_8_fu_715_p3),11));
    zext_ln708_16_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_8),9));
    zext_ln708_1_fu_463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255_ap_return_3),11));
    zext_ln708_2_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_1_fu_467_p3),11));
    zext_ln708_3_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_1109),11));
    zext_ln708_4_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_2_fu_571_p3),11));
    zext_ln708_5_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_4_fu_589_p3),11));
    zext_ln708_6_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln708_s_fu_606_p4),11));
    zext_ln708_7_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln708_1_reg_1119),8));
    zext_ln708_8_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kernel_data_V_1_5_ret_reg_1054),11));
    zext_ln708_9_fu_633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln708_5_fu_626_p3),10));
    zext_ln708_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_531_p3),10));
end behav;
