Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 18 01:24:06 2022
| Host         : LAPTOP-U14IPVLL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  414         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (414)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1873)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (414)
--------------------------
 There are 122 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: clk0/clk_out_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: fv_1/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1873)
---------------------------------------------------
 There are 1873 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1876          inf        0.000                      0                 1876           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1876 Endpoints
Min Delay          1876 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.778ns  (logic 6.173ns (34.722%)  route 11.605ns (65.278%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           1.008    17.778    din[7]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.778ns  (logic 6.173ns (34.722%)  route 11.605ns (65.278%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           1.008    17.778    din[7]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.769ns  (logic 6.173ns (34.741%)  route 11.596ns (65.259%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           0.998    17.769    din[7]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.769ns  (logic 6.173ns (34.741%)  route 11.596ns (65.259%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           0.998    17.769    din[7]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.769ns  (logic 6.173ns (34.741%)  route 11.596ns (65.259%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           0.998    17.769    din[7]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.673ns  (logic 6.173ns (34.929%)  route 11.500ns (65.071%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           0.902    17.673    din[7]_i_1_n_0
    SLICE_X32Y41         FDRE                                         r  din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.634ns  (logic 6.173ns (35.007%)  route 11.461ns (64.993%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           0.863    17.634    din[7]_i_1_n_0
    SLICE_X32Y43         FDRE                                         r  din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            din_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.631ns  (logic 6.173ns (35.011%)  route 11.458ns (64.989%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.656    16.647    state_reg[3]_i_2_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.771 r  din[7]_i_1/O
                         net (fo=8, routed)           0.861    17.631    din[7]_i_1_n_0
    SLICE_X34Y41         FDRE                                         r  din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.721ns  (logic 6.173ns (36.918%)  route 10.548ns (63.082%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.606    16.597    state_reg[3]_i_2_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.721 r  state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.721    state_reg[3]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address_IM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.719ns  (logic 6.173ns (36.922%)  route 10.546ns (63.078%))
  Logic Levels:           21  (CARRY4=9 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE                         0.000     0.000 r  address_IM_reg[1]/C
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  address_IM_reg[1]/Q
                         net (fo=26, routed)          0.991     1.515    address_IM_reg[1]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.171 r  state_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.171    state_reg_reg[3]_i_22_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.285 r  state_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.285    state_reg_reg[3]_i_21_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.619 r  state_reg_reg[3]_i_45/O[1]
                         net (fo=14, routed)          1.230     3.849    state_reg_reg[3]_i_45_n_6
    SLICE_X28Y34         LUT3 (Prop_lut3_I2_O)        0.331     4.180 r  state_reg[3]_i_171/O
                         net (fo=2, routed)           0.872     5.052    state_reg[3]_i_171_n_0
    SLICE_X28Y34         LUT4 (Prop_lut4_I3_O)        0.332     5.384 r  state_reg[3]_i_175/O
                         net (fo=1, routed)           0.000     5.384    state_reg[3]_i_175_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.782 r  state_reg_reg[3]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.782    state_reg_reg[3]_i_117_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.116 r  state_reg_reg[3]_i_114/O[1]
                         net (fo=3, routed)           0.849     6.964    state_reg_reg[3]_i_114_n_6
    SLICE_X29Y37         LUT3 (Prop_lut3_I0_O)        0.303     7.267 f  state_reg[3]_i_115/O
                         net (fo=2, routed)           0.861     8.128    state_reg[3]_i_115_n_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.124     8.252 r  state_reg[3]_i_76/O
                         net (fo=2, routed)           0.951     9.203    state_reg[3]_i_76_n_0
    SLICE_X29Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.327 r  state_reg[3]_i_80/O
                         net (fo=1, routed)           0.000     9.327    state_reg[3]_i_80_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.728 r  state_reg_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.728    state_reg_reg[3]_i_56_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.062 r  state_reg_reg[3]_i_72/O[1]
                         net (fo=6, routed)           1.141    11.203    state_reg_reg[3]_i_72_n_6
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.303    11.506 r  state_reg[3]_i_74/O
                         net (fo=1, routed)           0.789    12.295    state_reg[3]_i_74_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    12.419 r  state_reg[3]_i_52/O
                         net (fo=1, routed)           0.000    12.419    state_reg[3]_i_52_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.771 r  state_reg_reg[3]_i_43/O[3]
                         net (fo=1, routed)           0.803    13.574    state_reg_reg[3]_i_43_n_4
    SLICE_X33Y35         LUT2 (Prop_lut2_I1_O)        0.307    13.881 r  state_reg[3]_i_31/O
                         net (fo=1, routed)           0.000    13.881    state_reg[3]_i_31_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.108 f  state_reg_reg[3]_i_12/O[1]
                         net (fo=1, routed)           0.812    14.920    state_reg_reg[3]_i_12_n_6
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.303    15.223 r  state_reg[3]_i_5/O
                         net (fo=1, routed)           0.644    15.867    state_reg[3]_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.991 f  state_reg[3]_i_2/O
                         net (fo=4, routed)           0.604    16.595    state_reg[3]_i_2_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.719    state_reg[0]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 line_buffer_3_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a8_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.133ns (69.220%)  route 0.059ns (30.780%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  line_buffer_3_reg[2][4]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  line_buffer_3_reg[2][4]/Q
                         net (fo=1, routed)           0.059     0.192    line_buffer_3_reg_n_0_[2][4]
    SLICE_X40Y16         FDRE                                         r  a8_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_1_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.133ns (53.979%)  route 0.113ns (46.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  line_buffer_1_reg[1][4]/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  line_buffer_1_reg[1][4]/Q
                         net (fo=1, routed)           0.113     0.246    line_buffer_1_reg_n_0_[1][4]
    SLICE_X42Y16         FDRE                                         r  a1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_1_reg[1][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.133ns (53.979%)  route 0.113ns (46.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  line_buffer_1_reg[1][7]/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  line_buffer_1_reg[1][7]/Q
                         net (fo=1, routed)           0.113     0.246    line_buffer_1_reg_n_0_[1][7]
    SLICE_X43Y17         FDRE                                         r  a1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_3_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a8_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.133ns (53.899%)  route 0.114ns (46.101%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE                         0.000     0.000 r  line_buffer_3_reg[2][7]/C
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  line_buffer_3_reg[2][7]/Q
                         net (fo=1, routed)           0.114     0.247    line_buffer_3_reg_n_0_[2][7]
    SLICE_X41Y17         FDRE                                         r  a8_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_2_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.133ns (52.924%)  route 0.118ns (47.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE                         0.000     0.000 r  line_buffer_2_reg[0][2]/C
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  line_buffer_2_reg[0][2]/Q
                         net (fo=1, routed)           0.118     0.251    line_buffer_2_reg_n_0_[0][2]
    SLICE_X45Y17         FDRE                                         r  a3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_1_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.146ns (57.897%)  route 0.106ns (42.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  line_buffer_1_reg[0][2]/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  line_buffer_1_reg[0][2]/Q
                         net (fo=1, routed)           0.106     0.252    line_buffer_1_reg[0][2]
    SLICE_X43Y17         FDRE                                         r  a0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_1_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.146ns (57.668%)  route 0.107ns (42.332%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  line_buffer_1_reg[1][3]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  line_buffer_1_reg[1][3]/Q
                         net (fo=1, routed)           0.107     0.253    line_buffer_1_reg_n_0_[1][3]
    SLICE_X43Y19         FDRE                                         r  a1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE                         0.000     0.000 r  bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y15         FDRE                                         r  bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_3_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  line_buffer_3_reg[1][5]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  line_buffer_3_reg[1][5]/Q
                         net (fo=1, routed)           0.116     0.262    line_buffer_3_reg_n_0_[1][5]
    SLICE_X42Y15         FDRE                                         r  a7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 line_buffer_1_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            a2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.146ns (55.646%)  route 0.116ns (44.354%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE                         0.000     0.000 r  line_buffer_1_reg[2][5]/C
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  line_buffer_1_reg[2][5]/Q
                         net (fo=1, routed)           0.116     0.262    line_buffer_1_reg_n_0_[2][5]
    SLICE_X43Y19         FDRE                                         r  a2_reg[5]/D
  -------------------------------------------------------------------    -------------------





