INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'ryan1' on host 'millerlaptop' (Windows NT_amd64 version 6.2) on Mon Dec 01 10:03:19 -0500 2025
INFO: [HLS 200-10] In directory 'C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs'
Sourcing Tcl script 'C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/HLS_Stencil_Final/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/HLS_Stencil_Final'.
INFO: [HLS 200-10] Adding design file '../../../../Downloads/stencil_try1.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../../../Downloads/stencil_tb_try1.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/ryan1/OneDrive/Desktop/ECE350_Workspace/ECE350Labs/HLS_Stencil_Final/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../../../../Downloads/stencil_try1.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.699 ; gain = 94.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.699 ; gain = 94.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 187.746 ; gain = 95.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:26) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 215.734 ; gain = 123.141
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'stencil2d' (../../../../Downloads/stencil_try1.cpp:26) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'stencil2d' (../../../../Downloads/stencil_try1.cpp:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 274.172 ; gain = 181.578
INFO: [HLS 200-472] Inferring partial write operation for 'surface_store' (../../../../Downloads/stencil_try1.cpp:41:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 289.332 ; gain = 196.738
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stencil2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.831 seconds; current allocated memory: 219.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 220.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stencil2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/surface' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/output_surface' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/target_time_s' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/dx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stencil2d/diffusivity' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stencil2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'stencil2d_surface_store' to 'stencil2d_surfacebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_dadddsub_64ns_64ns_64_6_full_dsp_1' to 'stencil2d_dadddsucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_dmul_64ns_64ns_64_6_max_dsp_1' to 'stencil2d_dmul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'stencil2d_ddiv_64ns_64ns_64_31_1' to 'stencil2d_ddiv_64eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'stencil2d_dadddsucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_ddiv_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'stencil2d_dmul_64dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stencil2d'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 222.462 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 106.51 MHz
INFO: [RTMG 210-278] Implementing memory 'stencil2d_surfacebkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 293.855 ; gain = 201.262
INFO: [VHDL 208-304] Generating VHDL RTL for stencil2d.
INFO: [VLOG 209-307] Generating Verilog RTL for stencil2d.
INFO: [HLS 200-112] Total elapsed time: 27.52 seconds; peak allocated memory: 222.462 MB.
