<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE plist PUBLIC "-//Apple//DTD PLIST 1.0//EN" "http://www.apple.com/DTDs/PropertyList-1.0.dtd">
<plist version="1.0">
<dict>
	<key>name</key>
	<string>kabylake</string>
	<key>system</key>
	<dict>
		<key>cpu</key>
		<dict>
			<key>aliases</key>
			<dict>
				<key>BRANCH_MISPRED_NONSPEC</key>
				<string>BR_MISP_RETIRED.ALL_BRANCHES</string>
				<key>CORE_ACTIVE_CYCLE</key>
				<string>CPU_CLK_UNHALTED.THREAD</string>
				<key>INST_ALL</key>
				<string>INST_RETIRED.ANY</string>
				<key>INST_BRANCH</key>
				<string>BR_INST_RETIRED.ALL_BRANCHES</string>
				<key>INST_BRANCH_COND</key>
				<string>BR_INST_RETIRED.CONDITIONAL</string>
				<key>INST_BRANCH_TAKEN</key>
				<string>BR_INST_RETIRED.NEAR_TAKEN</string>
				<key>L1D_CACHE_MISS_LD</key>
				<string>MEM_LOAD_RETIRED.L1_MISS</string>
				<key>ReferenceCycles</key>
				<string>CPU_CLK_UNHALTED.REF_TSC</string>
			</dict>
			<key>architecture</key>
			<string>x86_64</string>
			<key>config_counters</key>
			<integer>120</integer>
			<key>events</key>
			<dict>
				<key>ARITH.DIVIDER_ACTIVE</key>
				<dict>
					<key>description</key>
					<string>Cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.</string>
					<key>number</key>
					<integer>20</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BACLEARS.ANY</key>
				<dict>
					<key>description</key>
					<string>Counts the total number when the front end is resteered, mainly when the BPU cannot provide a correct prediction and this is corrected by other branch handling mechanisms at the front end.</string>
					<key>number</key>
					<integer>230</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BR_INST_RETIRED.ALL_BRANCHES</key>
				<dict>
					<key>description</key>
					<string>All (macro) branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>BR_INST_RETIRED.ALL_BRANCHES_PEBS</key>
				<dict>
					<key>description</key>
					<string>All (macro) branch instructions retired. </string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>BR_INST_RETIRED.CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Conditional branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BR_INST_RETIRED.FAR_BRANCH</key>
				<dict>
					<key>description</key>
					<string>Far branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_CALL</key>
				<dict>
					<key>description</key>
					<string>Direct and indirect near call instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_RETURN</key>
				<dict>
					<key>description</key>
					<string>Return instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>BR_INST_RETIRED.NEAR_TAKEN</key>
				<dict>
					<key>description</key>
					<string>Taken branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>BR_INST_RETIRED.NOT_TAKEN</key>
				<dict>
					<key>description</key>
					<string>Not taken branch instructions retired.</string>
					<key>number</key>
					<integer>196</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>BR_MISP_RETIRED.ALL_BRANCHES</key>
				<dict>
					<key>description</key>
					<string>All mispredicted macro branch instructions retired.</string>
					<key>number</key>
					<integer>197</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>BR_MISP_RETIRED.ALL_BRANCHES_PEBS</key>
				<dict>
					<key>description</key>
					<string>Mispredicted macro branch instructions retired. </string>
					<key>number</key>
					<integer>197</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>BR_MISP_RETIRED.CONDITIONAL</key>
				<dict>
					<key>description</key>
					<string>Mispredicted conditional branch instructions retired.</string>
					<key>number</key>
					<integer>197</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>BR_MISP_RETIRED.NEAR_TAKEN</key>
				<dict>
					<key>description</key>
					<string>number of near branch instructions retired that were mispredicted and taken.</string>
					<key>number</key>
					<integer>197</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>CPU_CLK_THREAD_UNHALTED.ONE_THREAD_ACTIVE</key>
				<dict>
					<key>description</key>
					<string>Count XClk pulses when this thread is unhalted and the other thread is halted.</string>
					<key>number</key>
					<integer>60</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>CPU_CLK_THREAD_UNHALTED.REF_XCLK</key>
				<dict>
					<key>description</key>
					<string>Reference cycles when the thread is unhalted (counts at 100 MHz rate)</string>
					<key>number</key>
					<integer>60</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>CPU_CLK_THREAD_UNHALTED.REF_XCLK_ANY</key>
				<dict>
					<key>description</key>
					<string>Reference cycles when the at least one thread on the physical core is unhalted (counts at 100 MHz rate)</string>
					<key>number</key>
					<integer>60</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>CPU_CLK_UNHALTED.REF_TSC</key>
				<dict>
					<key>counters_mask</key>
					<integer>2</integer>
					<key>description</key>
					<string>Reference cycles when the core is not in halt state.</string>
					<key>fixed_counter</key>
					<integer>1</integer>
					<key>umask</key>
					<integer>3</integer>
				</dict>
				<key>CPU_CLK_UNHALTED.THREAD</key>
				<dict>
					<key>counters_mask</key>
					<integer>2</integer>
					<key>description</key>
					<string>Core cycles when the thread is not in halt state</string>
					<key>fallback</key>
					<string>CPU_CLK_UNHALTED.THREAD_P</string>
					<key>fixed_counter</key>
					<integer>1</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>CPU_CLK_UNHALTED.THREAD_P</key>
				<dict>
					<key>description</key>
					<string>Thread cycles when thread is not in halt state</string>
					<key>number</key>
					<integer>60</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>CPU_CLK_UNHALTED.THREAD_P_ANY</key>
				<dict>
					<key>description</key>
					<string>Core cycles when at least one thread on the physical core is not in halt state</string>
					<key>number</key>
					<integer>60</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>CYCLE_ACTIVITY.CYCLES_L1D_MISS</key>
				<dict>
					<key>description</key>
					<string>Cycles while L1 cache miss demand load is outstanding.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>CYCLE_ACTIVITY.CYCLES_L2_MISS</key>
				<dict>
					<key>description</key>
					<string>Cycles while L2 cache miss demand load is outstanding.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>CYCLE_ACTIVITY.CYCLES_L3_MISS</key>
				<dict>
					<key>description</key>
					<string>Cycles while L3 cache miss demand load is outstanding.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>CYCLE_ACTIVITY.CYCLES_MEM_ANY</key>
				<dict>
					<key>description</key>
					<string>Cycles while memory subsystem has an outstanding load.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>CYCLE_ACTIVITY.STALLS_L1D_MISS</key>
				<dict>
					<key>description</key>
					<string>Execution stalls while L1 cache miss demand load is outstanding.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>12</integer>
				</dict>
				<key>CYCLE_ACTIVITY.STALLS_L2_MISS</key>
				<dict>
					<key>description</key>
					<string>Execution stalls while L2 cache miss demand load is outstanding.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>5</integer>
				</dict>
				<key>CYCLE_ACTIVITY.STALLS_L3_MISS</key>
				<dict>
					<key>description</key>
					<string>Execution stalls while L3 cache miss demand load is outstanding.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>6</integer>
				</dict>
				<key>CYCLE_ACTIVITY.STALLS_MEM_ANY</key>
				<dict>
					<key>description</key>
					<string>Execution stalls while memory subsystem has an outstanding load.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>20</integer>
				</dict>
				<key>CYCLE_ACTIVITY.STALLS_TOTAL</key>
				<dict>
					<key>description</key>
					<string>Total execution stalls.</string>
					<key>number</key>
					<integer>163</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>DSB2MITE_SWITCHES.PENALTY_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.</string>
					<key>number</key>
					<integer>171</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK</key>
				<dict>
					<key>description</key>
					<string>Load misses in all DTLB levels that cause page walks</string>
					<key>number</key>
					<integer>8</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.STLB_HIT</key>
				<dict>
					<key>description</key>
					<string>Loads that miss the DTLB and hit the STLB.</string>
					<key>number</key>
					<integer>8</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.WALK_ACTIVE</key>
				<dict>
					<key>description</key>
					<string>Cycles when at least one PMH is busy with a page walk for a load.</string>
					<key>number</key>
					<integer>8</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.WALK_COMPLETED</key>
				<dict>
					<key>description</key>
					<string>Load miss in all TLB levels causes a page walk that completes. (All page sizes)</string>
					<key>number</key>
					<integer>8</integer>
					<key>umask</key>
					<integer>14</integer>
				</dict>
				<key>DTLB_LOAD_MISSES.WALK_PENDING</key>
				<dict>
					<key>description</key>
					<string>Counts 1 per cycle for each PMH that is busy with a page walk for a load.</string>
					<key>number</key>
					<integer>8</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>DTLB_STORE_MISSES.MISS_CAUSES_A_WALK</key>
				<dict>
					<key>description</key>
					<string>Store misses in all DTLB levels that cause page walks</string>
					<key>number</key>
					<integer>73</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>DTLB_STORE_MISSES.STLB_HIT</key>
				<dict>
					<key>description</key>
					<string>Stores that miss the DTLB and hit the STLB.</string>
					<key>number</key>
					<integer>73</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>DTLB_STORE_MISSES.WALK_ACTIVE</key>
				<dict>
					<key>description</key>
					<string>Cycles when at least one PMH is busy with a page walk for a store.</string>
					<key>number</key>
					<integer>73</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>DTLB_STORE_MISSES.WALK_COMPLETED</key>
				<dict>
					<key>description</key>
					<string>Store misses in all TLB levels causes a page walk that completes. (All page sizes)</string>
					<key>number</key>
					<integer>73</integer>
					<key>umask</key>
					<integer>14</integer>
				</dict>
				<key>DTLB_STORE_MISSES.WALK_PENDING</key>
				<dict>
					<key>description</key>
					<string>Counts 1 per cycle for each PMH that is busy with a page walk for a store.</string>
					<key>number</key>
					<integer>73</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>EPT.WALK_PENDING</key>
				<dict>
					<key>description</key>
					<string>Counts 1 per cycle for each PMH that is busy with a EPT (Extended Page Table) walk for any request type.</string>
					<key>number</key>
					<integer>79</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>EXE_ACTIVITY.1_PORTS_UTIL</key>
				<dict>
					<key>description</key>
					<string>Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.</string>
					<key>number</key>
					<integer>166</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>EXE_ACTIVITY.2_PORTS_UTIL</key>
				<dict>
					<key>description</key>
					<string>Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.</string>
					<key>number</key>
					<integer>166</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>EXE_ACTIVITY.3_PORTS_UTIL</key>
				<dict>
					<key>description</key>
					<string>Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.</string>
					<key>number</key>
					<integer>166</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>EXE_ACTIVITY.4_PORTS_UTIL</key>
				<dict>
					<key>description</key>
					<string>Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.</string>
					<key>number</key>
					<integer>166</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>EXE_ACTIVITY.BOUND_ON_STORES</key>
				<dict>
					<key>description</key>
					<string>Cycles where the Store Buffer was full and no outstanding load.</string>
					<key>number</key>
					<integer>166</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>EXE_ACTIVITY.EXE_BOUND_0_PORTS</key>
				<dict>
					<key>description</key>
					<string>Cycles where no uops were executed, the Reservation Station was not empty, the Store Buffer was full and there was no outstanding load.</string>
					<key>number</key>
					<integer>166</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE</key>
				<dict>
					<key>description</key>
					<string>Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired.  Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.</string>
					<key>number</key>
					<integer>199</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE</key>
				<dict>
					<key>description</key>
					<string>Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired.  Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.  </string>
					<key>number</key>
					<integer>199</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE</key>
				<dict>
					<key>description</key>
					<string>Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired.  Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.</string>
					<key>number</key>
					<integer>199</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE</key>
				<dict>
					<key>description</key>
					<string>Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired.  Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB.  DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.</string>
					<key>number</key>
					<integer>199</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>FP_ARITH_INST_RETIRED.SCALAR_DOUBLE</key>
				<dict>
					<key>description</key>
					<string>Number of SSE/AVX computational scalar double precision floating-point instructions retired.  Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.</string>
					<key>number</key>
					<integer>199</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FP_ARITH_INST_RETIRED.SCALAR_SINGLE</key>
				<dict>
					<key>description</key>
					<string>Number of SSE/AVX computational scalar single precision floating-point instructions retired.  Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB.  FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.</string>
					<key>number</key>
					<integer>199</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>FP_ASSIST.ANY</key>
				<dict>
					<key>description</key>
					<string>Cycles with any input/output SSE or FP assist</string>
					<key>number</key>
					<integer>202</integer>
					<key>umask</key>
					<integer>30</integer>
				</dict>
				<key>FRONTEND_RETIRED.DSB_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired Instructions who experienced decode stream buffer (DSB - the decoded insturction-cache) miss.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.ITLB_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired Instructions who experienced iTLB true miss.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.L1I_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired Instructions who experienced Instruction L1 Cache true miss.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.L2_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired Instructions who experienced Instruction L2 Cache true miss.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_128</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_16</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_2</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 2 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_256</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_2</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end had at least 2 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_3</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end had at least 3 bubble-slots for a period of 2 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_32</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_4</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_512</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_64</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.LATENCY_GE_8</key>
				<dict>
					<key>description</key>
					<string>Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>FRONTEND_RETIRED.STLB_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired Instructions who experienced STLB (2nd level TLB) true miss.</string>
					<key>number</key>
					<integer>198</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution aborted due to any reasons (multiple categories may count as one). </string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_EVENTS</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution aborted due to unfriendly events (such as interrupts).</string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_MEM</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).</string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_MEMTYPE</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution aborted due to incompatible memory type</string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_TIMER</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution aborted due to hardware timer expiration.</string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>HLE_RETIRED.ABORTED_UNFRIENDLY</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution aborted due to HLE-unfriendly instructions and certain unfriendly events (such as AD assists etc.). </string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>HLE_RETIRED.COMMIT</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution successfully committed</string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>HLE_RETIRED.START</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE execution started.</string>
					<key>number</key>
					<integer>200</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>HW_INTERRUPTS.RECEIVED</key>
				<dict>
					<key>description</key>
					<string>Number of hardware interrupts received by the processor.</string>
					<key>number</key>
					<integer>203</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ICACHE_16B.IFDATA_STALL</key>
				<dict>
					<key>description</key>
					<string>Cycles where a code fetch is stalled due to L1 instruction cache miss.</string>
					<key>number</key>
					<integer>128</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>ICACHE_64B.IFTAG_HIT</key>
				<dict>
					<key>description</key>
					<string>Instruction fetch tag lookups that hit in the instruction cache (L1I). Counts at 64-byte cache-line granularity.</string>
					<key>number</key>
					<integer>131</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ICACHE_64B.IFTAG_MISS</key>
				<dict>
					<key>description</key>
					<string>Instruction fetch tag lookups that miss in the instruction cache (L1I). Counts at 64-byte cache-line granularity.</string>
					<key>number</key>
					<integer>131</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>ICACHE_64B.IFTAG_STALL</key>
				<dict>
					<key>description</key>
					<string>Cycles where a code fetch is stalled due to L1 instruction cache tag miss.</string>
					<key>number</key>
					<integer>131</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>IDQ.ALL_DSB_CYCLES_4_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles Decode Stream Buffer (DSB) is delivering 4 Uops</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>24</integer>
				</dict>
				<key>IDQ.ALL_DSB_CYCLES_ANY_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles Decode Stream Buffer (DSB) is delivering any Uop</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>24</integer>
				</dict>
				<key>IDQ.ALL_MITE_CYCLES_4_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles MITE is delivering 4 Uops</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>36</integer>
				</dict>
				<key>IDQ.ALL_MITE_CYCLES_ANY_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles MITE is delivering any Uop</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>36</integer>
				</dict>
				<key>IDQ.DSB_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>IDQ.DSB_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>IDQ.MITE_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>IDQ.MITE_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops delivered to Instruction Decode Queue (IDQ) from MITE path</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>IDQ.MS_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>48</integer>
				</dict>
				<key>IDQ.MS_DSB_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>IDQ.MS_MITE_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>IDQ.MS_SWITCHES</key>
				<dict>
					<key>description</key>
					<string>Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>48</integer>
				</dict>
				<key>IDQ.MS_UOPS</key>
				<dict>
					<key>description</key>
					<string>Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy</string>
					<key>number</key>
					<integer>121</integer>
					<key>umask</key>
					<integer>48</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CORE</key>
				<dict>
					<key>description</key>
					<string>Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled</string>
					<key>number</key>
					<integer>156</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled</string>
					<key>number</key>
					<integer>156</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK</key>
				<dict>
					<key>description</key>
					<string>Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.</string>
					<key>number</key>
					<integer>156</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled</string>
					<key>number</key>
					<integer>156</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles with less than 2 uops delivered by the front end.</string>
					<key>number</key>
					<integer>156</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE</key>
				<dict>
					<key>description</key>
					<string>Cycles with less than 3 uops delivered by the front end.</string>
					<key>number</key>
					<integer>156</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ILD_STALL.LCP</key>
				<dict>
					<key>description</key>
					<string>Stalls caused by changing prefix length of the instruction.</string>
					<key>number</key>
					<integer>135</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>INST_RETIRED.ANY</key>
				<dict>
					<key>counters_mask</key>
					<integer>1</integer>
					<key>description</key>
					<string>Instructions retired from execution.mem</string>
					<key>fallback</key>
					<string>INST_RETIRED.ANY_P</string>
					<key>fixed_counter</key>
					<integer>0</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>INST_RETIRED.ANY_P</key>
				<dict>
					<key>description</key>
					<string>Number of instructions retired. General Counter   - architectural event</string>
					<key>number</key>
					<integer>192</integer>
					<key>umask</key>
					<integer>0</integer>
				</dict>
				<key>INST_RETIRED.PREC_DIST</key>
				<dict>
					<key>counters_mask</key>
					<integer>16</integer>
					<key>description</key>
					<string>Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution</string>
					<key>number</key>
					<integer>192</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>INT_MISC.CLEAR_RESTEER_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles the issue-stage is waiting for front-end to fetch from resteered path following branch misprediction or machine clear events.</string>
					<key>number</key>
					<integer>13</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>INT_MISC.RECOVERY_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Core cycles the allocator was stalled due to recovery from earlier clear event for this thread (e.g. misprediction or memory nuke)</string>
					<key>number</key>
					<integer>13</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>INT_MISC.RECOVERY_CYCLES_ANY</key>
				<dict>
					<key>description</key>
					<string>Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)</string>
					<key>number</key>
					<integer>13</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ITLB.ITLB_FLUSH</key>
				<dict>
					<key>description</key>
					<string>Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.</string>
					<key>number</key>
					<integer>174</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ITLB_MISSES.MISS_CAUSES_A_WALK</key>
				<dict>
					<key>description</key>
					<string>Misses at all ITLB levels that cause page walks</string>
					<key>number</key>
					<integer>133</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>ITLB_MISSES.STLB_HIT</key>
				<dict>
					<key>description</key>
					<string>Intruction fetch requests that miss the ITLB and hit the STLB.</string>
					<key>number</key>
					<integer>133</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>ITLB_MISSES.WALK_COMPLETED</key>
				<dict>
					<key>description</key>
					<string>Code miss in all TLB levels causes a page walk that completes. (All page sizes)</string>
					<key>number</key>
					<integer>133</integer>
					<key>umask</key>
					<integer>14</integer>
				</dict>
				<key>ITLB_MISSES.WALK_PENDING</key>
				<dict>
					<key>description</key>
					<string>Counts 1 per cycle for each PMH that is busy with a page walk for an instruction fetch request.</string>
					<key>number</key>
					<integer>133</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>L1D.REPLACEMENT</key>
				<dict>
					<key>description</key>
					<string>L1D data line replacements</string>
					<key>number</key>
					<integer>81</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L1D_PEND_MISS.FB_FULL</key>
				<dict>
					<key>description</key>
					<string>Number of times a request needed a FB entry but there was no entry available for it. That is the FB unavailability was dominant reason for blocking the request. A request includes cacheable/uncacheable demands that is load, store or SW prefetch. HWP are e</string>
					<key>number</key>
					<integer>72</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>L1D_PEND_MISS.PENDING</key>
				<dict>
					<key>description</key>
					<string>L1D miss oustandings duration in cycles</string>
					<key>number</key>
					<integer>72</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L1D_PEND_MISS.PENDING_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles with L1D load Misses outstanding.</string>
					<key>number</key>
					<integer>72</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L1D_PEND_MISS.PENDING_CYCLES_ANY</key>
				<dict>
					<key>description</key>
					<string>Cycles with L1D load Misses outstanding from any thread on physical core</string>
					<key>number</key>
					<integer>72</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>L2_LINES_IN.ALL</key>
				<dict>
					<key>description</key>
					<string>L2 cache lines filling L2</string>
					<key>number</key>
					<integer>241</integer>
					<key>umask</key>
					<integer>7</integer>
				</dict>
				<key>L2_RQSTS.ALL_CODE_RD</key>
				<dict>
					<key>description</key>
					<string>L2 code requests</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>228</integer>
				</dict>
				<key>L2_RQSTS.ALL_DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>225</integer>
				</dict>
				<key>L2_RQSTS.ALL_DEMAND_MISS</key>
				<dict>
					<key>description</key>
					<string>Demand requests that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>39</integer>
				</dict>
				<key>L2_RQSTS.ALL_DEMAND_REFERENCES</key>
				<dict>
					<key>description</key>
					<string>Demand requests to L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>231</integer>
				</dict>
				<key>L2_RQSTS.ALL_PF</key>
				<dict>
					<key>description</key>
					<string>Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>248</integer>
				</dict>
				<key>L2_RQSTS.ALL_RFO</key>
				<dict>
					<key>description</key>
					<string>RFO requests to L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>226</integer>
				</dict>
				<key>L2_RQSTS.CODE_RD_HIT</key>
				<dict>
					<key>description</key>
					<string>L2 cache hits when fetching instructions, code reads.</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>68</integer>
				</dict>
				<key>L2_RQSTS.CODE_RD_MISS</key>
				<dict>
					<key>description</key>
					<string>L2 cache misses when fetching instructions</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>36</integer>
				</dict>
				<key>L2_RQSTS.DEMAND_DATA_RD_HIT</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests that hit L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>L2_RQSTS.DEMAND_DATA_RD_MISS</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read miss L2, no rejects</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>33</integer>
				</dict>
				<key>L2_RQSTS.MISS</key>
				<dict>
					<key>description</key>
					<string>All requests that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>63</integer>
				</dict>
				<key>L2_RQSTS.PF_HIT</key>
				<dict>
					<key>description</key>
					<string>Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that hit L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>216</integer>
				</dict>
				<key>L2_RQSTS.PF_MISS</key>
				<dict>
					<key>description</key>
					<string>Requests from the L1/L2/L3 hardware prefetchers or Load software prefetches that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>56</integer>
				</dict>
				<key>L2_RQSTS.REFERENCES</key>
				<dict>
					<key>description</key>
					<string>All L2 requests</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>255</integer>
				</dict>
				<key>L2_RQSTS.RFO_HIT</key>
				<dict>
					<key>description</key>
					<string>RFO requests that hit L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>66</integer>
				</dict>
				<key>L2_RQSTS.RFO_MISS</key>
				<dict>
					<key>description</key>
					<string>RFO requests that miss L2 cache</string>
					<key>number</key>
					<integer>36</integer>
					<key>umask</key>
					<integer>34</integer>
				</dict>
				<key>L2_TRANS.L2_WB</key>
				<dict>
					<key>description</key>
					<string>L2 writebacks that access L2 cache</string>
					<key>number</key>
					<integer>240</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>LD_BLOCKS.NO_SR</key>
				<dict>
					<key>description</key>
					<string>The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use</string>
					<key>number</key>
					<integer>3</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>LD_BLOCKS.STORE_FORWARD</key>
				<dict>
					<key>description</key>
					<string>loads blocked by overlapping with store buffer that cannot be forwarded .</string>
					<key>number</key>
					<integer>3</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>LD_BLOCKS_PARTIAL.ADDRESS_ALIAS</key>
				<dict>
					<key>description</key>
					<string>False dependencies in MOB due to partial compare on address.</string>
					<key>number</key>
					<integer>7</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>LOAD_HIT_PRE.SW_PF</key>
				<dict>
					<key>description</key>
					<string>Demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.</string>
					<key>number</key>
					<integer>76</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>LOCK_CYCLES.CACHE_LOCK_DURATION</key>
				<dict>
					<key>description</key>
					<string>Cycles when L1D is locked</string>
					<key>number</key>
					<integer>99</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>LONGEST_LAT_CACHE.MISS</key>
				<dict>
					<key>description</key>
					<string>Core-originated cacheable demand requests missed L3</string>
					<key>number</key>
					<integer>46</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>LONGEST_LAT_CACHE.REFERENCE</key>
				<dict>
					<key>description</key>
					<string>Core-originated cacheable demand requests that refer to L3</string>
					<key>number</key>
					<integer>46</integer>
					<key>umask</key>
					<integer>79</integer>
				</dict>
				<key>LSD.CYCLES_4_UOPS</key>
				<dict>
					<key>description</key>
					<string>Cycles 4 Uops delivered by the LSD, but didn't come from the decoder</string>
					<key>number</key>
					<integer>168</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>LSD.CYCLES_ACTIVE</key>
				<dict>
					<key>description</key>
					<string>Cycles Uops delivered by the LSD, but didn't come from the decoder</string>
					<key>number</key>
					<integer>168</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>LSD.UOPS</key>
				<dict>
					<key>description</key>
					<string>Number of Uops delivered by the LSD.</string>
					<key>number</key>
					<integer>168</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MACHINE_CLEARS.COUNT</key>
				<dict>
					<key>description</key>
					<string>Number of machine clears (nukes) of any type. </string>
					<key>number</key>
					<integer>195</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MACHINE_CLEARS.MEMORY_ORDERING</key>
				<dict>
					<key>description</key>
					<string>Counts the number of machine clears due to memory order conflicts.</string>
					<key>number</key>
					<integer>195</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MACHINE_CLEARS.SMC</key>
				<dict>
					<key>description</key>
					<string>Self-modifying code (SMC) detected.</string>
					<key>number</key>
					<integer>195</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_INST_RETIRED.ALL_LOADS</key>
				<dict>
					<key>description</key>
					<string>All retired load instructions.</string>
					<key>number</key>
					<integer>208</integer>
					<key>umask</key>
					<integer>129</integer>
				</dict>
				<key>MEM_INST_RETIRED.ALL_STORES</key>
				<dict>
					<key>description</key>
					<string>All retired store instructions.</string>
					<key>number</key>
					<integer>208</integer>
					<key>umask</key>
					<integer>130</integer>
				</dict>
				<key>MEM_INST_RETIRED.LOCK_LOADS</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions with locked access.</string>
					<key>number</key>
					<integer>208</integer>
					<key>umask</key>
					<integer>33</integer>
				</dict>
				<key>MEM_INST_RETIRED.SPLIT_LOADS</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions that split across a cacheline boundary.</string>
					<key>number</key>
					<integer>208</integer>
					<key>umask</key>
					<integer>65</integer>
				</dict>
				<key>MEM_INST_RETIRED.SPLIT_STORES</key>
				<dict>
					<key>description</key>
					<string>Retired store instructions that split across a cacheline boundary.</string>
					<key>number</key>
					<integer>208</integer>
					<key>umask</key>
					<integer>66</integer>
				</dict>
				<key>MEM_INST_RETIRED.STLB_MISS_LOADS</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions that miss the STLB.</string>
					<key>number</key>
					<integer>208</integer>
					<key>umask</key>
					<integer>17</integer>
				</dict>
				<key>MEM_INST_RETIRED.STLB_MISS_STORES</key>
				<dict>
					<key>description</key>
					<string>Retired store instructions that miss the STLB.</string>
					<key>number</key>
					<integer>208</integer>
					<key>umask</key>
					<integer>18</integer>
				</dict>
				<key>MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions which data sources were L3 and cross-core snoop hits in on-pkg core cache</string>
					<key>number</key>
					<integer>210</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions which data sources were HitM responses from shared L3</string>
					<key>number</key>
					<integer>210</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.</string>
					<key>number</key>
					<integer>210</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions which data sources were hits in L3 without snoops required</string>
					<key>number</key>
					<integer>210</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>MEM_LOAD_RETIRED.FB_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions which data sources were load missed L1 but hit FB due to preceding miss to the same cache line with data not ready</string>
					<key>number</key>
					<integer>209</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>MEM_LOAD_RETIRED.L1_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions with L1 cache hits as data sources</string>
					<key>number</key>
					<integer>209</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_LOAD_RETIRED.L1_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions missed L1 cache as data sources</string>
					<key>number</key>
					<integer>209</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>MEM_LOAD_RETIRED.L2_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions with L2 cache hits as data sources</string>
					<key>number</key>
					<integer>209</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>MEM_LOAD_RETIRED.L2_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions missed L2 cache as data sources</string>
					<key>number</key>
					<integer>209</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>MEM_LOAD_RETIRED.L3_HIT</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions with L3 cache hits as data sources</string>
					<key>number</key>
					<integer>209</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>MEM_LOAD_RETIRED.L3_MISS</key>
				<dict>
					<key>description</key>
					<string>Retired load instructions missed L3 cache as data sources</string>
					<key>number</key>
					<integer>209</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 128 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 16 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 256 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 32 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 4 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 512 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 64 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8</key>
				<dict>
					<key>description</key>
					<string>Counts loads when the latency from first dispatch to completion is greater than 8 cycles.</string>
					<key>number</key>
					<integer>205</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS.ALL_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand and prefetch data reads</string>
					<key>number</key>
					<integer>176</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OFFCORE_REQUESTS.ALL_REQUESTS</key>
				<dict>
					<key>description</key>
					<string>Any memory transaction that reached the SQ.</string>
					<key>number</key>
					<integer>176</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>OFFCORE_REQUESTS.DEMAND_CODE_RD</key>
				<dict>
					<key>description</key>
					<string>Cacheable and noncachaeble code read requests</string>
					<key>number</key>
					<integer>176</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>OFFCORE_REQUESTS.DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests sent to uncore</string>
					<key>number</key>
					<integer>176</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS.DEMAND_RFO</key>
				<dict>
					<key>description</key>
					<string>Demand RFO requests including regular RFOs, locks, ItoM</string>
					<key>number</key>
					<integer>176</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Demand Data Read requests who miss L3 cache</string>
					<key>number</key>
					<integer>176</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>OFFCORE_REQUESTS_BUFFER.SQ_FULL</key>
				<dict>
					<key>description</key>
					<string>Offcore requests buffer cannot take more entries for this thread core.</string>
					<key>number</key>
					<integer>178</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD</key>
				<dict>
					<key>description</key>
					<string>Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore.</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO</key>
				<dict>
					<key>description</key>
					<string>Cycles with offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore.</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle. </string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding Demand Data Read transactions in uncore queue.</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6</key>
				<dict>
					<key>description</key>
					<string>Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO</key>
				<dict>
					<key>description</key>
					<string>Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD</key>
				<dict>
					<key>description</key>
					<string>Counts number of Offcore outstanding Demand Data Read requests who miss L3 cache in the superQ every cycle.</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD_GE_6</key>
				<dict>
					<key>description</key>
					<string>Cycles with at least 6 Demand Data Read requests who miss L3 cache in the superQ</string>
					<key>number</key>
					<integer>96</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>OFFCORE_RESPONSE</key>
				<dict>
					<key>description</key>
					<string>Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction</string>
					<key>number</key>
					<integer>183</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>OTHER_ASSISTS.ANY</key>
				<dict>
					<key>description</key>
					<string>Number of times a microcode assist is invoked by HW other than FP-assist. Examples include AD (page Access Dirty) and AVX* related assists.</string>
					<key>number</key>
					<integer>193</integer>
					<key>umask</key>
					<integer>63</integer>
				</dict>
				<key>RESOURCE_STALLS.ANY</key>
				<dict>
					<key>description</key>
					<string>Resource-related stall cycles</string>
					<key>number</key>
					<integer>162</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>RESOURCE_STALLS.SB</key>
				<dict>
					<key>description</key>
					<string>Cycles stalled due to no store buffers available. (not including draining form sync).</string>
					<key>number</key>
					<integer>162</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>RS_EVENTS.EMPTY_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when Reservation Station (RS) is empty for the thread</string>
					<key>number</key>
					<integer>94</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>RS_EVENTS.EMPTY_END</key>
				<dict>
					<key>description</key>
					<string>Counts end of periods where the Reservation Station (RS) was empty. Could be useful to precisely locate Frontend Latency Bound issues.</string>
					<key>number</key>
					<integer>94</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution aborted due to any reasons (multiple categories may count as one). </string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_EVENTS</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)</string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_MEM</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)</string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_MEMTYPE</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution aborted due to incompatible memory type</string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_TIMER</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution aborted due to uncommon conditions.</string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>RTM_RETIRED.ABORTED_UNFRIENDLY</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution aborted due to HLE-unfriendly instructions</string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>RTM_RETIRED.COMMIT</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution successfully committed</string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>RTM_RETIRED.START</key>
				<dict>
					<key>description</key>
					<string>Number of times an RTM execution started.</string>
					<key>number</key>
					<integer>201</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TLB_FLUSH.DTLB_THREAD</key>
				<dict>
					<key>description</key>
					<string>DTLB flush attempts of the thread-specific entries</string>
					<key>number</key>
					<integer>189</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TLB_FLUSH.STLB_ANY</key>
				<dict>
					<key>description</key>
					<string>STLB flush attempts</string>
					<key>number</key>
					<integer>189</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>TX_EXEC.MISC1</key>
				<dict>
					<key>description</key>
					<string>Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.</string>
					<key>number</key>
					<integer>93</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TX_EXEC.MISC2</key>
				<dict>
					<key>description</key>
					<string>Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region</string>
					<key>number</key>
					<integer>93</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>TX_EXEC.MISC3</key>
				<dict>
					<key>description</key>
					<string>Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded</string>
					<key>number</key>
					<integer>93</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>TX_EXEC.MISC4</key>
				<dict>
					<key>description</key>
					<string>Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.</string>
					<key>number</key>
					<integer>93</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>TX_EXEC.MISC5</key>
				<dict>
					<key>description</key>
					<string>Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region</string>
					<key>number</key>
					<integer>93</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>TX_MEM.ABORT_CAPACITY</key>
				<dict>
					<key>description</key>
					<string>Number of times a transactional abort was signaled due to a data capacity limitation for transactional reads or writes.</string>
					<key>number</key>
					<integer>84</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>TX_MEM.ABORT_CONFLICT</key>
				<dict>
					<key>description</key>
					<string>Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address</string>
					<key>number</key>
					<integer>84</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer</string>
					<key>number</key>
					<integer>84</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.</string>
					<key>number</key>
					<integer>84</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT</key>
				<dict>
					<key>description</key>
					<string>Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.</string>
					<key>number</key>
					<integer>84</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK</key>
				<dict>
					<key>description</key>
					<string>Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer</string>
					<key>number</key>
					<integer>84</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>TX_MEM.HLE_ELISION_BUFFER_FULL</key>
				<dict>
					<key>description</key>
					<string>Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.</string>
					<key>number</key>
					<integer>84</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_0</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 0</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_1</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 1</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_2</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 2</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>4</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_3</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 3</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>8</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_4</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 4</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_5</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 5</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_6</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 6</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>64</integer>
				</dict>
				<key>UOPS_DISPATCHED_PORT.PORT_7</key>
				<dict>
					<key>description</key>
					<string>Cycles per thread when uops are executed in port 7</string>
					<key>number</key>
					<integer>161</integer>
					<key>umask</key>
					<integer>128</integer>
				</dict>
				<key>UOPS_EXECUTED.CORE</key>
				<dict>
					<key>description</key>
					<string>Number of uops executed on the core.</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED.CORE_CYCLES_GE_1</key>
				<dict>
					<key>description</key>
					<string>Cycles at least 1 micro-op is executed from any thread on physical core</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED.CORE_CYCLES_GE_2</key>
				<dict>
					<key>description</key>
					<string>Cycles at least 2 micro-op is executed from any thread on physical core</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED.CORE_CYCLES_GE_3</key>
				<dict>
					<key>description</key>
					<string>Cycles at least 3 micro-op is executed from any thread on physical core</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED.CORE_CYCLES_GE_4</key>
				<dict>
					<key>description</key>
					<string>Cycles at least 4 micro-op is executed from any thread on physical core</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED.CORE_CYCLES_NONE</key>
				<dict>
					<key>description</key>
					<string>Cycles with no micro-ops executed from any thread on physical core</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_EXECUTED.CYCLES_GE_1_UOP_EXEC</key>
				<dict>
					<key>description</key>
					<string>Cycles where at least 1 uop was executed per-thread</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED.CYCLES_GE_2_UOPS_EXEC</key>
				<dict>
					<key>description</key>
					<string>Cycles where at least 2 uops were executed per-thread</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED.CYCLES_GE_3_UOPS_EXEC</key>
				<dict>
					<key>description</key>
					<string>Cycles where at least 3 uops were executed per-thread</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED.CYCLES_GE_4_UOPS_EXEC</key>
				<dict>
					<key>description</key>
					<string>Cycles where at least 4 uops were executed per-thread</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED.STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Counts number of cycles no uops were dispatched to be executed on this thread.</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED.THREAD</key>
				<dict>
					<key>description</key>
					<string>Counts the number of uops to be executed per-thread each cycle.</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_EXECUTED.X87</key>
				<dict>
					<key>description</key>
					<string>Counts the number of x87 uops dispatched.</string>
					<key>number</key>
					<integer>177</integer>
					<key>umask</key>
					<integer>16</integer>
				</dict>
				<key>UOPS_ISSUED.ANY</key>
				<dict>
					<key>description</key>
					<string>Uops that Resource Allocation Table (RAT) issues to Reservation Station (RS)</string>
					<key>number</key>
					<integer>14</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_ISSUED.SLOW_LEA</key>
				<dict>
					<key>description</key>
					<string>Number of slow LEA uops being allocated. A uop is generally considered SlowLea if it has 3 sources (e.g. 2 sources + immediate) regardless if as a result of LEA instruction or not.</string>
					<key>number</key>
					<integer>14</integer>
					<key>umask</key>
					<integer>32</integer>
				</dict>
				<key>UOPS_ISSUED.STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles when Resource Allocation Table (RAT) does not issue Uops to Reservation Station (RS) for the thread</string>
					<key>number</key>
					<integer>14</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_ISSUED.VECTOR_WIDTH_MISMATCH</key>
				<dict>
					<key>description</key>
					<string>Uops inserted at issue-stage in order to preserve upper bits of vector registers.</string>
					<key>number</key>
					<integer>14</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_RETIRED.RETIRE_SLOTS</key>
				<dict>
					<key>description</key>
					<string>Retirement slots used.</string>
					<key>number</key>
					<integer>194</integer>
					<key>umask</key>
					<integer>2</integer>
				</dict>
				<key>UOPS_RETIRED.STALL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles without actually retired uops.</string>
					<key>number</key>
					<integer>194</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
				<key>UOPS_RETIRED.TOTAL_CYCLES</key>
				<dict>
					<key>description</key>
					<string>Cycles with less than 10 actually retired uops.</string>
					<key>number</key>
					<integer>194</integer>
					<key>umask</key>
					<integer>1</integer>
				</dict>
			</dict>
			<key>fixed_counters</key>
			<integer>7</integer>
			<key>marketing_name</key>
			<string>Intel Kaby Lake</string>
		</dict>
	</dict>
	<key>version</key>
	<array>
		<integer>1</integer>
		<integer>0</integer>
	</array>
</dict>
</plist>
