<profile>

<ReportVersion>
<Version>2018.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg400-1</Part>
<TopModelName>WienerDeblur</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>10.890</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>undef</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>undef</Worst-caseLatency>
<Interval-min>undef</Interval-min>
<Interval-max>undef</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>255</TripCount>
<Latency>254</Latency>
<IterationLatency>1</IterationLatency>
</Loop1>
<Loop2>
<TripCount>255</TripCount>
<Latency>65534</Latency>
<IterationLatency>257</IterationLatency>
<Loop2.1>
<TripCount>256</TripCount>
<Latency>255</Latency>
<IterationLatency>1</IterationLatency>
</Loop2.1>
</Loop2>
<Loop3>
<TripCount>
<range>
<min>0</min>
<max>518400</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>2073600</max>
</range>
</Latency>
<PipelineII>4</PipelineII>
<PipelineDepth>5</PipelineDepth>
</Loop3>
<Loop4>
<TripCount>
<range>
<min>1</min>
<max>1080</max>
</range>
</TripCount>
<Latency>
<range>
<min>10</min>
<max>16590960</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>10</min>
<max>15362</max>
</range>
</IterationLatency>
<Loop4.1>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>8</min>
<max>15360</max>
</range>
</Latency>
<IterationLatency>8</IterationLatency>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>
<range>
<min>1</min>
<max>1080</max>
</range>
</TripCount>
<Latency>
<range>
<min>4735</min>
<max>25839000</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4735</min>
<max>23925</max>
</range>
</IterationLatency>
<Loop5.1>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>5760</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</Loop5.1>
<Loop5.2>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>7</min>
<max>13440</max>
</range>
</Latency>
<IterationLatency>7</IterationLatency>
</Loop5.2>
</Loop5>
<Loop6>
<TripCount>256</TripCount>
<Latency>1864960</Latency>
<IterationLatency>7285</IterationLatency>
<Loop6.1>
<TripCount>256</TripCount>
<Latency>768</Latency>
<IterationLatency>3</IterationLatency>
</Loop6.1>
<Loop6.2>
<TripCount>256</TripCount>
<Latency>1792</Latency>
<IterationLatency>7</IterationLatency>
</Loop6.2>
</Loop6>
<Loop7>
<TripCount>256</TripCount>
<Latency>
<range>
<min>1406976</min>
<max>2880768</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5496</min>
<max>11253</max>
</range>
</IterationLatency>
<Loop7.1>
<TripCount>256</TripCount>
<Latency>768</Latency>
<IterationLatency>3</IterationLatency>
</Loop7.1>
<Loop7.2>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>5760</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</Loop7.2>
</Loop7>
<Loop8>
<TripCount>256</TripCount>
<Latency>
<range>
<min>1408000</min>
<max>3341568</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5500</min>
<max>13053</max>
</range>
</IterationLatency>
<Loop8.1>
<TripCount>256</TripCount>
<Latency>768</Latency>
<IterationLatency>3</IterationLatency>
</Loop8.1>
<Loop8.2>
<TripCount>
<range>
<min>1</min>
<max>1080</max>
</range>
</TripCount>
<Latency>
<range>
<min>7</min>
<max>7560</max>
</range>
</Latency>
<IterationLatency>7</IterationLatency>
</Loop8.2>
</Loop8>
<Loop9>
<TripCount>
<range>
<min>1</min>
<max>1080</max>
</range>
</TripCount>
<Latency>
<range>
<min>4731</min>
<max>17544600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4731</min>
<max>16245</max>
</range>
</IterationLatency>
<Loop9.1>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>5760</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</Loop9.1>
<Loop9.2>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>5760</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</Loop9.2>
</Loop9>
<Loop10>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>4731</min>
<max>21513600</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4731</min>
<max>11205</max>
</range>
</IterationLatency>
<Loop10.1>
<TripCount>
<range>
<min>1</min>
<max>1080</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>3240</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</Loop10.1>
<Loop10.2>
<TripCount>
<range>
<min>1</min>
<max>1080</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>3240</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</Loop10.2>
</Loop10>
<Loop11>
<TripCount>
<range>
<min>1</min>
<max>1080</max>
</range>
</TripCount>
<Latency>
<range>
<min>5</min>
<max>6222960</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5</min>
<max>5762</max>
</range>
</IterationLatency>
<Loop11.1>
<TripCount>
<range>
<min>1</min>
<max>1920</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>5760</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</Loop11.1>
</Loop11>
<Loop12>
<TripCount>undef</TripCount>
<Latency>undef</Latency>
<PipelineII>4</PipelineII>
<PipelineDepth>6</PipelineDepth>
</Loop12>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>3268</BRAM_18K>
<DSP48E>233</DSP48E>
<FF>85673</FF>
<LUT>146473</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_CONTROL_BUS_AWVALID</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_AWREADY</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_AWADDR</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WVALID</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WREADY</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WDATA</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_WSTRB</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_ARVALID</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_ARREADY</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_ARADDR</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RVALID</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RREADY</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RDATA</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_RRESP</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_BVALID</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_BREADY</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CONTROL_BUS_BRESP</name>
<Object>CONTROL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>WienerDeblur</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>WienerDeblur</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>WienerDeblur</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>AXI_LITE_clk</name>
<Object>WienerDeblur</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n_AXI_LITE_clk</name>
<Object>WienerDeblur</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_TDATA</name>
<Object>INPUT_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_TVALID</name>
<Object>INPUT_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_TREADY</name>
<Object>INPUT_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_TLAST</name>
<Object>INPUT_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>in_stream_TUSER</name>
<Object>INPUT_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TDATA</name>
<Object>OUTPUT_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TREADY</name>
<Object>OUTPUT_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TVALID</name>
<Object>OUTPUT_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TLAST</name>
<Object>OUTPUT_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_stream_TUSER</name>
<Object>OUTPUT_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
