Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 13 17:20:44 2025
| Host         : SWIFT-X-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 227 register/latch pins with no clock driven by root clock pin: clk_6p25M_gen/slow_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: linear_inst/solver_inst/solution_type_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: linear_inst/solver_inst/solution_type_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: linear_inst/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: linear_inst/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: oled_inst/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 864 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.312        0.000                      0                  498        0.159        0.000                      0                  498        4.500        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.312        0.000                      0                  498        0.159        0.000                      0                  498        4.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 deb_Down/pulse_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Down/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.148ns (26.314%)  route 3.215ns (73.686%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.558     5.079    deb_Down/CLK
    SLICE_X12Y18         FDSE                                         r  deb_Down/pulse_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDSE (Prop_fdse_C_Q)         0.518     5.597 r  deb_Down/pulse_counter_reg[0]/Q
                         net (fo=7, routed)           0.815     6.412    deb_Down/pulse_counter_reg__0[0]
    SLICE_X12Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  deb_Down/pulse_counter[7]_i_3__1/O
                         net (fo=4, routed)           0.877     7.413    deb_Down/pulse_counter[7]_i_3__1_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.152     7.565 r  deb_Down/pb_out_i_2__1/O
                         net (fo=1, routed)           0.999     8.564    deb_Down/pb_out_i_2__1_n_0
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.354     8.918 r  deb_Down/pb_out_i_1__1/O
                         net (fo=1, routed)           0.524     9.442    deb_Down/pb_out_i_1__1_n_0
    SLICE_X13Y16         FDRE                                         r  deb_Down/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.443    14.784    deb_Down/CLK
    SLICE_X13Y16         FDRE                                         r  deb_Down/pb_out_reg/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)       -0.269    14.754    deb_Down/pb_out_reg
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 deb_Reset/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/pulse_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.196ns (30.548%)  route 2.719ns (69.452%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.639     5.160    deb_Reset/CLK
    SLICE_X1Y1           FDRE                                         r  deb_Reset/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  deb_Reset/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.980     6.559    deb_Reset/debounce_counter_reg__0[1]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.325     6.884 f  deb_Reset/debounce_counter[6]_i_2/O
                         net (fo=2, routed)           0.300     7.184    deb_Reset/debounce_counter[6]_i_2_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I3_O)        0.328     7.512 r  deb_Reset/debounce_counter[7]_i_4/O
                         net (fo=4, routed)           0.432     7.944    deb_Reset/debounce_counter[7]_i_4_n_0
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     8.068 r  deb_Reset/debounce_counter[7]_i_1/O
                         net (fo=16, routed)          1.008     9.075    deb_Reset/debounce_counter
    SLICE_X8Y2           FDSE                                         r  deb_Reset/pulse_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.451    14.792    deb_Reset/CLK
    SLICE_X8Y2           FDSE                                         r  deb_Reset/pulse_counter_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           FDSE (Setup_fdse_C_S)       -0.524    14.493    deb_Reset/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 deb_Reset/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/pulse_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.196ns (30.548%)  route 2.719ns (69.452%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.639     5.160    deb_Reset/CLK
    SLICE_X1Y1           FDRE                                         r  deb_Reset/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  deb_Reset/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.980     6.559    deb_Reset/debounce_counter_reg__0[1]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.325     6.884 f  deb_Reset/debounce_counter[6]_i_2/O
                         net (fo=2, routed)           0.300     7.184    deb_Reset/debounce_counter[6]_i_2_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I3_O)        0.328     7.512 r  deb_Reset/debounce_counter[7]_i_4/O
                         net (fo=4, routed)           0.432     7.944    deb_Reset/debounce_counter[7]_i_4_n_0
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     8.068 r  deb_Reset/debounce_counter[7]_i_1/O
                         net (fo=16, routed)          1.008     9.075    deb_Reset/debounce_counter
    SLICE_X8Y2           FDRE                                         r  deb_Reset/pulse_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.451    14.792    deb_Reset/CLK
    SLICE_X8Y2           FDRE                                         r  deb_Reset/pulse_counter_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.524    14.493    deb_Reset/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 deb_Reset/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/pulse_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.196ns (30.548%)  route 2.719ns (69.452%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.639     5.160    deb_Reset/CLK
    SLICE_X1Y1           FDRE                                         r  deb_Reset/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  deb_Reset/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.980     6.559    deb_Reset/debounce_counter_reg__0[1]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.325     6.884 f  deb_Reset/debounce_counter[6]_i_2/O
                         net (fo=2, routed)           0.300     7.184    deb_Reset/debounce_counter[6]_i_2_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I3_O)        0.328     7.512 r  deb_Reset/debounce_counter[7]_i_4/O
                         net (fo=4, routed)           0.432     7.944    deb_Reset/debounce_counter[7]_i_4_n_0
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     8.068 r  deb_Reset/debounce_counter[7]_i_1/O
                         net (fo=16, routed)          1.008     9.075    deb_Reset/debounce_counter
    SLICE_X8Y2           FDSE                                         r  deb_Reset/pulse_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.451    14.792    deb_Reset/CLK
    SLICE_X8Y2           FDSE                                         r  deb_Reset/pulse_counter_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           FDSE (Setup_fdse_C_S)       -0.524    14.493    deb_Reset/pulse_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 deb_Reset/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/pulse_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.196ns (30.548%)  route 2.719ns (69.452%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.639     5.160    deb_Reset/CLK
    SLICE_X1Y1           FDRE                                         r  deb_Reset/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  deb_Reset/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.980     6.559    deb_Reset/debounce_counter_reg__0[1]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.325     6.884 f  deb_Reset/debounce_counter[6]_i_2/O
                         net (fo=2, routed)           0.300     7.184    deb_Reset/debounce_counter[6]_i_2_n_0
    SLICE_X1Y0           LUT6 (Prop_lut6_I3_O)        0.328     7.512 r  deb_Reset/debounce_counter[7]_i_4/O
                         net (fo=4, routed)           0.432     7.944    deb_Reset/debounce_counter[7]_i_4_n_0
    SLICE_X1Y1           LUT5 (Prop_lut5_I0_O)        0.124     8.068 r  deb_Reset/debounce_counter[7]_i_1/O
                         net (fo=16, routed)          1.008     9.075    deb_Reset/debounce_counter
    SLICE_X8Y2           FDRE                                         r  deb_Reset/pulse_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.451    14.792    deb_Reset/CLK
    SLICE_X8Y2           FDRE                                         r  deb_Reset/pulse_counter_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           FDRE (Setup_fdre_C_R)       -0.524    14.493    deb_Reset/pulse_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 deb_Up/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Up/pulse_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.247ns (32.985%)  route 2.534ns (67.015%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.627     5.148    deb_Up/CLK
    SLICE_X2Y18          FDRE                                         r  deb_Up/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  deb_Up/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.828     6.454    deb_Up/debounce_counter_reg__0__0[1]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.317     6.771 f  deb_Up/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.484     7.254    deb_Up/debounce_counter[6]_i_2__0_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.582 r  deb_Up/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.616     8.199    deb_Up/debounce_counter[7]_i_4__0_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  deb_Up/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.606     8.929    deb_Up/debounce_counter
    SLICE_X4Y21          FDSE                                         r  deb_Up/pulse_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.846    deb_Up/CLK
    SLICE_X4Y21          FDSE                                         r  deb_Up/pulse_counter_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDSE (Setup_fdse_C_S)       -0.429    14.642    deb_Up/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 deb_Up/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Up/pulse_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.247ns (32.985%)  route 2.534ns (67.015%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.627     5.148    deb_Up/CLK
    SLICE_X2Y18          FDRE                                         r  deb_Up/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  deb_Up/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.828     6.454    deb_Up/debounce_counter_reg__0__0[1]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.317     6.771 f  deb_Up/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.484     7.254    deb_Up/debounce_counter[6]_i_2__0_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.582 r  deb_Up/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.616     8.199    deb_Up/debounce_counter[7]_i_4__0_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  deb_Up/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.606     8.929    deb_Up/debounce_counter
    SLICE_X4Y21          FDRE                                         r  deb_Up/pulse_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.846    deb_Up/CLK
    SLICE_X4Y21          FDRE                                         r  deb_Up/pulse_counter_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.642    deb_Up/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 deb_Up/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Up/pulse_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.247ns (32.985%)  route 2.534ns (67.015%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.627     5.148    deb_Up/CLK
    SLICE_X2Y18          FDRE                                         r  deb_Up/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  deb_Up/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.828     6.454    deb_Up/debounce_counter_reg__0__0[1]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.317     6.771 f  deb_Up/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.484     7.254    deb_Up/debounce_counter[6]_i_2__0_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.582 r  deb_Up/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.616     8.199    deb_Up/debounce_counter[7]_i_4__0_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  deb_Up/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.606     8.929    deb_Up/debounce_counter
    SLICE_X4Y21          FDSE                                         r  deb_Up/pulse_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.846    deb_Up/CLK
    SLICE_X4Y21          FDSE                                         r  deb_Up/pulse_counter_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDSE (Setup_fdse_C_S)       -0.429    14.642    deb_Up/pulse_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 deb_Up/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Up/pulse_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.247ns (32.985%)  route 2.534ns (67.015%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.627     5.148    deb_Up/CLK
    SLICE_X2Y18          FDRE                                         r  deb_Up/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  deb_Up/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.828     6.454    deb_Up/debounce_counter_reg__0__0[1]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.317     6.771 f  deb_Up/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.484     7.254    deb_Up/debounce_counter[6]_i_2__0_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.582 r  deb_Up/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.616     8.199    deb_Up/debounce_counter[7]_i_4__0_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  deb_Up/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.606     8.929    deb_Up/debounce_counter
    SLICE_X4Y21          FDRE                                         r  deb_Up/pulse_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.846    deb_Up/CLK
    SLICE_X4Y21          FDRE                                         r  deb_Up/pulse_counter_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.642    deb_Up/pulse_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 deb_Up/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Up/pulse_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.247ns (32.985%)  route 2.534ns (67.015%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.627     5.148    deb_Up/CLK
    SLICE_X2Y18          FDRE                                         r  deb_Up/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.478     5.626 f  deb_Up/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.828     6.454    deb_Up/debounce_counter_reg__0__0[1]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.317     6.771 f  deb_Up/debounce_counter[6]_i_2__0/O
                         net (fo=2, routed)           0.484     7.254    deb_Up/debounce_counter[6]_i_2__0_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.582 r  deb_Up/debounce_counter[7]_i_4__0/O
                         net (fo=4, routed)           0.616     8.199    deb_Up/debounce_counter[7]_i_4__0_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124     8.323 r  deb_Up/debounce_counter[7]_i_1__0/O
                         net (fo=16, routed)          0.606     8.929    deb_Up/debounce_counter
    SLICE_X4Y21          FDRE                                         r  deb_Up/pulse_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.505    14.846    deb_Up/CLK
    SLICE_X4Y21          FDRE                                         r  deb_Up/pulse_counter_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDRE (Setup_fdre_C_R)       -0.429    14.642    deb_Up/pulse_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 deb_Down/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Down/debounce_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.443    deb_Down/CLK
    SLICE_X15Y17         FDSE                                         r  deb_Down/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDSE (Prop_fdse_C_Q)         0.141     1.584 r  deb_Down/debounce_counter_reg[3]/Q
                         net (fo=5, routed)           0.114     1.698    deb_Down/debounce_counter_reg__0[3]
    SLICE_X14Y17         LUT5 (Prop_lut5_I2_O)        0.048     1.746 r  deb_Down/debounce_counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.746    deb_Down/debounce_counter0__0[4]
    SLICE_X14Y17         FDRE                                         r  deb_Down/debounce_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.955    deb_Down/CLK
    SLICE_X14Y17         FDRE                                         r  deb_Down/debounce_counter_reg[4]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.131     1.587    deb_Down/debounce_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 deb_Down/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Down/debounce_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.443    deb_Down/CLK
    SLICE_X14Y17         FDRE                                         r  deb_Down/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  deb_Down/debounce_counter_reg[2]/Q
                         net (fo=6, routed)           0.094     1.701    deb_Down/debounce_counter_reg__0[2]
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  deb_Down/debounce_counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.746    deb_Down/debounce_counter0__0[6]
    SLICE_X15Y17         FDSE                                         r  deb_Down/debounce_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.955    deb_Down/CLK
    SLICE_X15Y17         FDSE                                         r  deb_Down/debounce_counter_reg[6]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X15Y17         FDSE (Hold_fdse_C_D)         0.092     1.548    deb_Down/debounce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 deb_Reset/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/debounce_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.596     1.479    deb_Reset/CLK
    SLICE_X0Y0           FDSE                                         r  deb_Reset/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDSE (Prop_fdse_C_Q)         0.141     1.620 r  deb_Reset/debounce_counter_reg[3]/Q
                         net (fo=5, routed)           0.131     1.751    deb_Reset/debounce_counter_reg__0[3]
    SLICE_X1Y0           LUT5 (Prop_lut5_I2_O)        0.048     1.799 r  deb_Reset/debounce_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    deb_Reset/debounce_counter0__0[4]
    SLICE_X1Y0           FDRE                                         r  deb_Reset/debounce_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.867     1.994    deb_Reset/CLK
    SLICE_X1Y0           FDRE                                         r  deb_Reset/debounce_counter_reg[4]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.107     1.599    deb_Reset/debounce_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 deb_Left/sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Left/tick_1ms_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.602%)  route 0.121ns (39.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.589     1.472    deb_Left/CLK
    SLICE_X0Y17          FDRE                                         r  deb_Left/sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  deb_Left/sample_counter_reg[10]/Q
                         net (fo=2, routed)           0.121     1.734    deb_Left/sample_counter_reg[10]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.045     1.779 r  deb_Left/tick_1ms_i_1__2/O
                         net (fo=18, routed)          0.000     1.779    deb_Left/clear
    SLICE_X1Y18          FDRE                                         r  deb_Left/tick_1ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.857     1.984    deb_Left/CLK
    SLICE_X1Y18          FDRE                                         r  deb_Left/tick_1ms_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.091     1.576    deb_Left/tick_1ms_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 deb_Reset/pulse_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/pulse_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.594     1.477    deb_Reset/CLK
    SLICE_X7Y2           FDRE                                         r  deb_Reset/pulse_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  deb_Reset/pulse_counter_reg[5]/Q
                         net (fo=5, routed)           0.162     1.780    deb_Reset/pulse_counter_reg__0[5]
    SLICE_X6Y2           LUT5 (Prop_lut5_I4_O)        0.046     1.826 r  deb_Reset/pulse_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.826    deb_Reset/pulse_counter0[7]
    SLICE_X6Y2           FDRE                                         r  deb_Reset/pulse_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.865     1.992    deb_Reset/CLK
    SLICE_X6Y2           FDRE                                         r  deb_Reset/pulse_counter_reg[7]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.133     1.623    deb_Reset/pulse_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 deb_Reset/debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/pb_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.596     1.479    deb_Reset/CLK
    SLICE_X1Y1           FDSE                                         r  deb_Reset/debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDSE (Prop_fdse_C_Q)         0.141     1.620 f  deb_Reset/debounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.154     1.774    deb_Reset/debounce_counter_reg__0[7]
    SLICE_X2Y1           LUT5 (Prop_lut5_I3_O)        0.045     1.819 r  deb_Reset/pb_state_i_1/O
                         net (fo=1, routed)           0.000     1.819    deb_Reset/pb_state_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  deb_Reset/pb_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.867     1.994    deb_Reset/CLK
    SLICE_X2Y1           FDRE                                         r  deb_Reset/pb_state_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.120     1.615    deb_Reset/pb_state_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 deb_Up/pb_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Up/pb_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.469    deb_Up/CLK
    SLICE_X3Y20          FDRE                                         r  deb_Up/pb_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128     1.597 r  deb_Up/pb_sync_1_reg/Q
                         net (fo=2, routed)           0.069     1.666    deb_Up/pb_sync_1
    SLICE_X3Y20          LUT5 (Prop_lut5_I4_O)        0.099     1.765 r  deb_Up/pb_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.765    deb_Up/pb_state_i_1__0_n_0
    SLICE_X3Y20          FDRE                                         r  deb_Up/pb_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.855     1.982    deb_Up/CLK
    SLICE_X3Y20          FDRE                                         r  deb_Up/pb_state_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.091     1.560    deb_Up/pb_state_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 deb_Down/debounce_counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Down/pb_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.210%)  route 0.132ns (38.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.443    deb_Down/CLK
    SLICE_X14Y17         FDSE                                         r  deb_Down/debounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  deb_Down/debounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.132     1.740    deb_Down/debounce_counter_reg__0[7]
    SLICE_X12Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.785 r  deb_Down/pb_state_i_1__1/O
                         net (fo=1, routed)           0.000     1.785    deb_Down/pb_state_i_1__1_n_0
    SLICE_X12Y17         FDRE                                         r  deb_Down/pb_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.955    deb_Down/CLK
    SLICE_X12Y17         FDRE                                         r  deb_Down/pb_state_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.120     1.577    deb_Down/pb_state_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 deb_Down/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Down/debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.443    deb_Down/CLK
    SLICE_X14Y17         FDRE                                         r  deb_Down/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  deb_Down/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.115     1.723    deb_Down/debounce_counter_reg__0[0]
    SLICE_X15Y17         LUT4 (Prop_lut4_I1_O)        0.048     1.771 r  deb_Down/debounce_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.771    deb_Down/debounce_counter0__0[3]
    SLICE_X15Y17         FDSE                                         r  deb_Down/debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.955    deb_Down/CLK
    SLICE_X15Y17         FDSE                                         r  deb_Down/debounce_counter_reg[3]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X15Y17         FDSE (Hold_fdse_C_D)         0.105     1.561    deb_Down/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 deb_Reset/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_Reset/debounce_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.596     1.479    deb_Reset/CLK
    SLICE_X0Y0           FDSE                                         r  deb_Reset/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDSE (Prop_fdse_C_Q)         0.141     1.620 r  deb_Reset/debounce_counter_reg[3]/Q
                         net (fo=5, routed)           0.132     1.752    deb_Reset/debounce_counter_reg__0[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  deb_Reset/debounce_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    deb_Reset/debounce_counter0__0[5]
    SLICE_X1Y0           FDRE                                         r  deb_Reset/debounce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.867     1.994    deb_Reset/CLK
    SLICE_X1Y0           FDRE                                         r  deb_Reset/debounce_counter_reg[5]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.092     1.584    deb_Reset/debounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    FSM_sequential_current_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    clear_menu_selection_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   clk_6p25M_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   clk_6p25M_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   clk_6p25M_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43   clk_6p25M_gen/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_6p25M_gen/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_6p25M_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_6p25M_gen/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_6p25M_gen/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_6p25M_gen/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_6p25M_gen/COUNT_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   deb_Down/pb_out_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   deb_Down/pulse_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   deb_Down/pulse_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   deb_Down/pulse_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   deb_Down/pulse_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   deb_Down/pulse_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   deb_Down/pulse_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   deb_Down/pulse_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   deb_Down/pulse_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   deb_Down/sample_counter_reg[0]/C



