// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

write( "i_r:", intr );
write( "i_n:", in );
write( "o_r:", ore );
write( "o_n:", on );

do allocate( inr, inn, inp, inw, innz, inz, oor, oon );
while write( "in_n:", &in_n );
while read( "l_i:", inr, inn, inp, inw, innz, inz );
while write( "inp_n:", &inp_n );
write( "inz_n:", &inz_n );

for( i=0; i<in_n; i++ )
  {
  setconnect( in, inr*i, inw*i, inz, inz+inp_n );
  forendmodule
