{
  "Top": "imgproc",
  "RtlTop": "imgproc",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "ffg1761",
    "Speed": "-3"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "imgproc",
    "Version": "1.0",
    "DisplayName": "Imgproc",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/image_core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Array2D2Mat.vhd",
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_Mat_exit20_pro.vhd",
      "impl\/vhdl\/Block_Mat_exit2022_p.vhd",
      "impl\/vhdl\/Block_Mat_exit2027_p.vhd",
      "impl\/vhdl\/Block_Mat_exit2030_p.vhd",
      "impl\/vhdl\/fifo_w2_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/imgproc_arr0_val.vhd",
      "impl\/vhdl\/imgproc_arr0_val_memcore.vhd",
      "impl\/vhdl\/imgproc_arr1_val.vhd",
      "impl\/vhdl\/imgproc_arr1_val_memcore.vhd",
      "impl\/vhdl\/imgproc_fadd_32nscud.vhd",
      "impl\/vhdl\/imgproc_fmul_32nsdEe.vhd",
      "impl\/vhdl\/imgproc_fpext_32nfYi.vhd",
      "impl\/vhdl\/imgproc_mux_42_32bkb.vhd",
      "impl\/vhdl\/imgproc_sdiv_34nsg8j.vhd",
      "impl\/vhdl\/imgproc_sitofp_32eOg.vhd",
      "impl\/vhdl\/Mat2Array2D.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/Resize.vhd",
      "impl\/vhdl\/start_for_Block_Mhbi.vhd",
      "impl\/vhdl\/start_for_Block_Mibs.vhd",
      "impl\/vhdl\/start_for_Mat2AXIjbC.vhd",
      "impl\/vhdl\/imgproc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Array2D2Mat.v",
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_Mat_exit20_pro.v",
      "impl\/verilog\/Block_Mat_exit2022_p.v",
      "impl\/verilog\/Block_Mat_exit2027_p.v",
      "impl\/verilog\/Block_Mat_exit2030_p.v",
      "impl\/verilog\/fifo_w2_d2_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/imgproc_arr0_val.v",
      "impl\/verilog\/imgproc_arr0_val_memcore.v",
      "impl\/verilog\/imgproc_arr1_val.v",
      "impl\/verilog\/imgproc_arr1_val_memcore.v",
      "impl\/verilog\/imgproc_fadd_32nscud.v",
      "impl\/verilog\/imgproc_fmul_32nsdEe.v",
      "impl\/verilog\/imgproc_fpext_32nfYi.v",
      "impl\/verilog\/imgproc_mux_42_32bkb.v",
      "impl\/verilog\/imgproc_sdiv_34nsg8j.v",
      "impl\/verilog\/imgproc_sitofp_32eOg.v",
      "impl\/verilog\/Mat2Array2D.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/Resize.v",
      "impl\/verilog\/start_for_Block_Mhbi.v",
      "impl\/verilog\/start_for_Block_Mibs.v",
      "impl\/verilog\/start_for_Mat2AXIjbC.v",
      "impl\/verilog\/imgproc.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/imgproc_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/imgproc_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/imgproc_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/imgproc_ap_sitofp_0_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "imgproc_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name imgproc_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "imgproc_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name imgproc_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "imgproc_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name imgproc_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "imgproc_ap_sitofp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name imgproc_ap_sitofp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "M_AXIS": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "M_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "S_AXIS": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "S_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "1"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "S_AXIS M_AXIS",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "cols0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "cols1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "rows0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "rows1": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "S_AXIS_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "M_AXIS_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "rows0": {
      "dir": "in",
      "width": "32"
    },
    "cols0": {
      "dir": "in",
      "width": "32"
    },
    "rows1": {
      "dir": "out",
      "width": "32"
    },
    "cols1": {
      "dir": "out",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "S_AXIS_V_data_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_keep_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_strb_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_user_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_last_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_id_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "S_AXIS_V_dest_V": {
      "interfaceRef": "S_AXIS",
      "dir": "in"
    },
    "M_AXIS_V_data_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "M_AXIS_V_keep_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "M_AXIS_V_strb_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "M_AXIS_V_user_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "M_AXIS_V_last_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "M_AXIS_V_id_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "M_AXIS_V_dest_V": {
      "interfaceRef": "M_AXIS",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "rows0": {
      "interfaceRef": "rows0",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cols0": {
      "interfaceRef": "cols0",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "rows1": {
      "interfaceRef": "rows1",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_none",
      "firstOutLatency": "0"
    },
    "cols1": {
      "interfaceRef": "cols1",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_none",
      "firstOutLatency": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "imgproc",
      "Instances": [
        {
          "ModuleName": "Resize",
          "InstanceName": "Resize_U0"
        },
        {
          "ModuleName": "Block_Mat_exit2022_p",
          "InstanceName": "Block_Mat_exit2022_p_U0",
          "Instances": [{
              "ModuleName": "Mat2Array2D",
              "InstanceName": "grp_Mat2Array2D_fu_58"
            }]
        },
        {
          "ModuleName": "Array2D2Mat",
          "InstanceName": "Array2D2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Block_Mat_exit20_pro",
          "InstanceName": "Block_Mat_exit20_pro_U0"
        },
        {
          "ModuleName": "Block_Mat_exit2030_p",
          "InstanceName": "Block_Mat_exit2030_p_U0"
        },
        {
          "ModuleName": "Block_Mat_exit2027_p",
          "InstanceName": "Block_Mat_exit2027_p_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit20_pro": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.838"
        },
        "Area": {
          "FF": "2",
          "LUT": "68",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "67594",
          "PipelineIIMin": "3",
          "PipelineIIMax": "67594",
          "PipelineII": "3 ~ 67594",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "67591",
            "Latency": "0 ~ 67591",
            "PipelineII": "",
            "PipelineDepthMin": "7",
            "PipelineDepthMax": "263",
            "PipelineDepth": "7 ~ 263",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "257",
                "Latency": "1 ~ 257",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "1",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          }
        ],
        "Area": {
          "FF": "249",
          "LUT": "529",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2Array2D": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.819"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "259",
            "PipelineDepth": "3 ~ 259",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "256",
                "Latency": "0 ~ 256",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "482",
          "LUT": "853",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_Mat_exit2022_p": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.819"
        },
        "Area": {
          "FF": "550",
          "LUT": "926",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Resize": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "",
          "LatencyWorst": "132391",
          "PipelineIIMin": "39",
          "PipelineIIMax": "132391",
          "PipelineII": "39 ~ 132391",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.709"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "66304",
            "Latency": "0 ~ 66304",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "259",
            "PipelineDepth": "3 ~ 259",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "256",
                "Latency": "0 ~ 256",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "132352",
            "Latency": "0 ~ 132352",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "517",
            "PipelineDepth": "3 ~ 517",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "514",
                "Latency": "0 ~ 514",
                "PipelineII": "2",
                "PipelineDepth": "5"
              }]
          }
        ],
        "Area": {
          "DSP48E": "40",
          "FF": "2915",
          "LUT": "5484",
          "BRAM_18K": "0"
        }
      },
      "Block_Mat_exit2027_p": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Area": {
          "FF": "66",
          "LUT": "47",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_Mat_exit2030_p": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.520"
        },
        "Area": {
          "FF": "98",
          "LUT": "56",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Array2D2Mat": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "66564",
          "PipelineIIMin": "1",
          "PipelineIIMax": "66564",
          "PipelineII": "1 ~ 66564",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.098"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "66563",
            "Latency": "0 ~ 66563",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "259",
            "PipelineDepth": "3 ~ 259",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "256",
                "Latency": "0 ~ 256",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "249",
          "LUT": "803",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "66821",
          "PipelineIIMin": "1",
          "PipelineIIMax": "66821",
          "PipelineII": "1 ~ 66821",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.838"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "66820",
            "Latency": "0 ~ 66820",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "260",
            "PipelineDepth": "3 ~ 260",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "257",
                "Latency": "0 ~ 257",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "249",
          "LUT": "469",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "imgproc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.709"
        },
        "Area": {
          "BRAM_18K": "64",
          "DSP48E": "40",
          "FF": "4485",
          "LUT": "9300"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-11-23 08:52:23 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
