
*** Running vivado
    with args -log top_artya7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_artya7.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_artya7.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.207 ; gain = 93.992 ; free physical = 2437 ; free virtual = 8745
Command: synth_design -top top_artya7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22963
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'ADDR_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:367]
WARNING: [Synth 8-11067] parameter 'BUS_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:368]
WARNING: [Synth 8-11067] parameter 'BUS_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:369]
WARNING: [Synth 8-11067] parameter 'BUS_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:370]
WARNING: [Synth 8-11067] parameter 'IC_SIZE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:371]
WARNING: [Synth 8-11067] parameter 'IC_NUM_WAYS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:372]
WARNING: [Synth 8-11067] parameter 'IC_LINE_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:373]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:374]
WARNING: [Synth 8-11067] parameter 'IC_LINE_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:375]
WARNING: [Synth 8-11067] parameter 'IC_NUM_LINES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:376]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:377]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BEATS_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:378]
WARNING: [Synth 8-11067] parameter 'IC_INDEX_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:379]
WARNING: [Synth 8-11067] parameter 'IC_INDEX_HI' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:380]
WARNING: [Synth 8-11067] parameter 'IC_TAG_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:381]
WARNING: [Synth 8-11067] parameter 'IC_OUTPUT_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:382]
WARNING: [Synth 8-11067] parameter 'SCRAMBLE_KEY_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:384]
WARNING: [Synth 8-11067] parameter 'SCRAMBLE_NONCE_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:385]
WARNING: [Synth 8-11067] parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:388]
WARNING: [Synth 8-11067] parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:389]
WARNING: [Synth 8-11067] parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:392]
WARNING: [Synth 8-11067] parameter 'PMP_I2' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:393]
WARNING: [Synth 8-11067] parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:394]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:594]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:595]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:598]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:599]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:600]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:601]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:602]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:603]
WARNING: [Synth 8-11067] parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:606]
WARNING: [Synth 8-11067] parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:609]
WARNING: [Synth 8-11067] parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:610]
WARNING: [Synth 8-11067] parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:611]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:612]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:613]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:616]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:617]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:618]
WARNING: [Synth 8-11067] parameter 'LfsrWidth' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:644]
WARNING: [Synth 8-11067] parameter 'RndCnstLfsrSeedDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:647]
WARNING: [Synth 8-11067] parameter 'RndCnstLfsrPermDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:648]
WARNING: [Synth 8-11067] parameter 'RndCnstIbexKeyDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:651]
WARNING: [Synth 8-11067] parameter 'RndCnstIbexNonceDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:653]
WARNING: [Synth 8-11067] parameter 'IbexMuBiOn' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:664]
WARNING: [Synth 8-11067] parameter 'IbexMuBiOff' declared inside package 'ibex_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_pkg.sv:665]
WARNING: [Synth 8-11065] parameter 'SPI_SIZE' becomes localparam in 'ibex_demo_system' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:66]
WARNING: [Synth 8-11065] parameter 'SPI_START' becomes localparam in 'ibex_demo_system' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:67]
WARNING: [Synth 8-11065] parameter 'SPI_MASK' becomes localparam in 'ibex_demo_system' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:68]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_SIZE' becomes localparam in 'ibex_demo_system' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:70]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_START' becomes localparam in 'ibex_demo_system' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:71]
WARNING: [Synth 8-11065] parameter 'SIM_CTRL_MASK' becomes localparam in 'ibex_demo_system' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:72]
WARNING: [Synth 8-11067] parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_ram_1p_pkg.sv:18]
WARNING: [Synth 8-11067] parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:81]
WARNING: [Synth 8-11067] parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:82]
WARNING: [Synth 8-11067] parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:90]
WARNING: [Synth 8-11067] parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:91]
WARNING: [Synth 8-11067] parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:99]
WARNING: [Synth 8-11067] parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:100]
WARNING: [Synth 8-11067] parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:108]
WARNING: [Synth 8-11067] parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:109]
WARNING: [Synth 8-11067] parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:117]
WARNING: [Synth 8-11067] parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:118]
WARNING: [Synth 8-11067] parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:126]
WARNING: [Synth 8-11067] parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:127]
WARNING: [Synth 8-11067] parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:135]
WARNING: [Synth 8-11067] parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:136]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:144]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:145]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:153]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:154]
WARNING: [Synth 8-11067] parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:162]
WARNING: [Synth 8-11067] parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:163]
WARNING: [Synth 8-11067] parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:171]
WARNING: [Synth 8-11067] parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:172]
WARNING: [Synth 8-11067] parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:180]
WARNING: [Synth 8-11067] parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:181]
WARNING: [Synth 8-11067] parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:189]
WARNING: [Synth 8-11067] parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:190]
WARNING: [Synth 8-11067] parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:198]
WARNING: [Synth 8-11067] parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:199]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:207]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:208]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:216]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:217]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:225]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:226]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:234]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_secded_pkg.sv:235]
WARNING: [Synth 8-11065] parameter 'Impl' becomes localparam in 'prim_and2' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_and2.sv:28]
WARNING: [Synth 8-11065] parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_buf.sv:27]
WARNING: [Synth 8-11067] parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:33]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:38]
WARNING: [Synth 8-11067] parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:44]
WARNING: [Synth 8-11067] parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:58]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:61]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:62]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:63]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:64]
WARNING: [Synth 8-11067] parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:141]
WARNING: [Synth 8-11067] parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:146]
WARNING: [Synth 8-11067] parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:153]
WARNING: [Synth 8-11067] parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:162]
WARNING: [Synth 8-11067] parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:172]
WARNING: [Synth 8-11067] parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_cipher_pkg.sv:189]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11065] parameter 'Impl' becomes localparam in 'prim_clock_gating' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_clock_gating.sv:30]
WARNING: [Synth 8-11065] parameter 'Impl' becomes localparam in 'prim_clock_mux2' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_clock_mux2.sv:29]
WARNING: [Synth 8-11065] parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_flop.sv:30]
WARNING: [Synth 8-11065] parameter 'Impl' becomes localparam in 'prim_ram_1p' with formal parameter declaration list [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_ram_1p.sv:39]
WARNING: [Synth 8-6901] identifier 'state_q' is used before its declaration [/home/nakasu/demo/ibex-demo-nexysa7/source/spi_host.sv:35]
WARNING: [Synth 8-6901] identifier 'SEND' is used before its declaration [/home/nakasu/demo/ibex-demo-nexysa7/source/spi_host.sv:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2430.059 ; gain = 372.652 ; free physical = 1617 ; free virtual = 7929
Synthesis current peak Physical Memory [PSS] (MB): peak = 1801.047; parent = 1613.467; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3439.844; parent = 2437.000; children = 1002.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_artya7' [/home/nakasu/demo/ibex-demo-nexysa7/source/top_artya7.sv:6]
INFO: [Synth 8-6157] synthesizing module 'ibex_demo_system' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:14]
	Parameter GpiWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter GpoWidth bound to: 32'sb00000000000000000000000000001000 
	Parameter PwmWidth bound to: 32'sb00000000000000000000000000001100 
	Parameter SRAMInitFile bound to: blank.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_top.sv:15]
	Parameter NrHarts bound to: 32'sb00000000000000000000000000000001 
	Parameter IdcodeValue bound to: 32'b00010001000000000001110011011111 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_csrs.sv:289]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_csrs.sv:363]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync.sv:9]
	Parameter Width bound to: 32'b00000000000000000000000000100010 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync_cnt' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync_cnt.sv:9]
	Parameter Depth bound to: 32'sb00000000000000000000000000000010 
	Parameter Width bound to: 32'sb00000000000000000000000000000010 
	Parameter Secure bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync_cnt' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync_cnt.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_sba.sv:75]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_sba.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/nakasu/demo/ibex-demo-nexysa7/source/debug_rom.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_mem.sv:145]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_mem.sv:145]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_mem.sv:249]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_mem.sv:289]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_mem.sv:372]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_mem.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_jtag.sv:19]
	Parameter IdcodeValue bound to: 32'b00010001000000000001110011011111 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_jtag.sv:157]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_jtag.sv:183]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_jtag.sv:214]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_bscane_tap.sv:14]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 32'b00010001000000000001110011011111 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (0#1) [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (0#1) [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:883]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_bscane_tap.sv:14]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_flop.sv:17]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_flop.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_flop_2sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_mux2' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_clock_mux2.sv:17]
	Parameter NoFpgaBufG bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_mux2' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_clock_mux2.sv:7]
	Parameter NoFpgaBufG bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_mux2' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_clock_mux2.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_mux2' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_clock_mux2.sv:17]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async_simple' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_async_simple.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000101001 
	Parameter EnRzHs bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_sync_reqack.sv:34]
	Parameter EnRstChks bound to: 1'b0 
	Parameter EnRzHs bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_sync_reqack.sv:79]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_sync_reqack.sv:79]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_sync_reqack.sv:130]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_sync_reqack.sv:130]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_sync_reqack.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async_simple' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_async_simple.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async_simple__parameterized0' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_async_simple.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000000100010 
	Parameter EnRzHs bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async_simple__parameterized0' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_async_simple.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_jtag.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'bus' [/home/nakasu/demo/ibex-demo-nexysa7/source/bus.sv:17]
	Parameter NrDevices bound to: 32'sb00000000000000000000000000001000 
	Parameter NrHosts bound to: 32'sb00000000000000000000000000000010 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter AddressWidth bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'bus' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/bus.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_top' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_top.sv:15]
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001010 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter RegFile bound to: 1 - type: integer 
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter DmHaltAddr bound to: 32'b00011010000100010000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00011010000100010000100000010000 
INFO: [Synth 8-6157] synthesizing module 'ibex_register_file_fpga' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_register_file_fpga.sv:14]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter WrenCheck bound to: 1'b0 
	Parameter RdataMuxCheck bound to: 1'b0 
	Parameter WordZeroVal bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_register_file_fpga' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_register_file_fpga.sv:14]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_clock_gating.sv:17]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_clock_gating' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_clock_gating.sv:10]
	Parameter NoFpgaGate bound to: 1'b0 
	Parameter FpgaBufGlobal bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_clock_gating' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_clock_gating.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_clock_gating.sv:17]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_buf.sv:17]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_buf.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_buf.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_buf.sv:17]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_buf.sv:17]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf__parameterized0' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_buf.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf__parameterized0' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_buf.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_buf.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_core' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_core.sv:16]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001010 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter ResetAll bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: -1403831308 - type: integer 
	Parameter RndCnstLfsrPerm bound to: 160'b0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101 
	Parameter SecureIbex bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter RegFileECC bound to: 1'b0 
	Parameter RegFileDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter MemECC bound to: 1'b0 
	Parameter MemDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmHaltAddr bound to: 32'b00011010000100010000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00011010000100010000100000010000 
INFO: [Synth 8-6157] synthesizing module 'ibex_if_stage' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_if_stage.sv:16]
	Parameter DmHaltAddr bound to: 32'b00011010000100010000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00011010000100010000100000010000 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter ResetAll bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: -1403831308 - type: integer 
	Parameter RndCnstLfsrPerm bound to: 160'b0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter MemECC bound to: 1'b0 
	Parameter MemDataWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'ibex_prefetch_buffer' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_prefetch_buffer.sv:12]
	Parameter ResetAll bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_fetch_fifo' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_fetch_fifo.sv:15]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter ResetAll bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_fetch_fifo' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_fetch_fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_prefetch_buffer' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_if_stage.sv:192]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_if_stage.sv:192]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_if_stage.sv:208]
INFO: [Synth 8-6157] synthesizing module 'ibex_compressed_decoder' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:86]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:124]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'ibex_compressed_decoder' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_if_stage' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_if_stage.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_id_stage' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:20]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter MemECC bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:371]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:313]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:313]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:420]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:420]
INFO: [Synth 8-6157] synthesizing module 'ibex_decoder' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:237]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:306]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:323]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:354]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:354]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:363]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:379]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:404]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:456]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:566]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:594]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:630]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:690]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:742]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:823]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:823]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:993]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:1141]
INFO: [Synth 8-6155] done synthesizing module 'ibex_decoder' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_decoder.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_controller' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_controller.sv:13]
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter MemECC bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_controller.sv:494]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_controller.sv:757]
INFO: [Synth 8-6155] done synthesizing module 'ibex_controller' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_controller.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:804]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:804]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:806]
INFO: [Synth 8-6155] done synthesizing module 'ibex_id_stage' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_id_stage.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ibex_ex_block' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_multdiv_fast' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_multdiv_fast.sv:17]
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_multdiv_fast.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_multdiv_fast.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'ibex_multdiv_fast' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_multdiv_fast.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_alu' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:9]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:60]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:85]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:97]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:160]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:305]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:372]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:392]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:1322]
INFO: [Synth 8-6155] done synthesizing module 'ibex_alu' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_ex_block' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_load_store_unit' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:17]
	Parameter MemECC bound to: 1'b0 
	Parameter MemDataWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:119]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:119]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:122]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:122]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:130]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:130]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:142]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:156]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:156]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:176]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:176]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:229]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:229]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:244]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:244]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:283]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:283]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:322]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:322]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:383]
INFO: [Synth 8-6155] done synthesizing module 'ibex_load_store_unit' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_load_store_unit.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_wb_stage' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_wb_stage.sv:17]
	Parameter ResetAll bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_wb_stage' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_wb_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_cs_registers' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:12]
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000010 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000001010 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_counter' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000000101000 
	Parameter ProvideValUpd bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter__parameterized0' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000000101000 
	Parameter ProvideValUpd bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter__parameterized0' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized0' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized0' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:330]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:605]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:711]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:714]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:822]
INFO: [Synth 8-226] default block is never used [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:822]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized1' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized1' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized2' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000010010 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 18'b000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized2' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized3' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000111 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 7'b0000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized3' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized4' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized4' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized5' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized5' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized6' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized6' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter__parameterized1' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter__parameterized1' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter__parameterized2' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter ProvideValUpd bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter__parameterized2' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized7' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized7' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_csr.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'ibex_cs_registers' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ibex_core' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_core.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_top' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_top.sv:15]
WARNING: [Synth 8-689] width (32) of port connection 'test_en_i' does not match port width (1) of module 'ibex_top' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:249]
WARNING: [Synth 8-689] width (32) of port connection 'ram_cfg_i' does not match port width (10) of module 'ibex_top' [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:251]
INFO: [Synth 8-6157] synthesizing module 'ram_2p' [/home/nakasu/demo/ibex-demo-nexysa7/source/ram_2p.sv:11]
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter MemInitFile bound to: blank.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_ram_2p' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_ram_2p.sv:14]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: blank.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_ram_2p' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_ram_2p.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: blank.vmem - type: string 
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_util_memload.svh:62]
INFO: [Synth 8-251] Initializing memory  from file 'blank.vmem'. [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_util_memload.svh:65]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'blank.vmem'; please make sure the file is added to project and has read permission, ignoring [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_util_memload.svh:66]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_ram_2p' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_ram_2p.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_ram_2p' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_ram_2p.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'ram_2p' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ram_2p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/nakasu/demo/ibex-demo-nexysa7/source/gpio.sv:5]
	Parameter GpiWidth bound to: 32'b00000000000000000000000000001000 
	Parameter GpoWidth bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/nakasu/demo/ibex-demo-nexysa7/source/debounce.sv:12]
	Parameter ClkCount bound to: 32'b00000000000000000000000111110100 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/debounce.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/gpio.sv:5]
INFO: [Synth 8-6157] synthesizing module 'pwm_wrapper' [/home/nakasu/demo/ibex-demo-nexysa7/source/pwm_wrapper.sv:6]
	Parameter PwmWidth bound to: 32'sb00000000000000000000000000001100 
	Parameter PwmCtrSize bound to: 32'sb00000000000000000000000000001000 
	Parameter BusAddrWidth bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/nakasu/demo/ibex-demo-nexysa7/source/pwm.sv:5]
	Parameter CtrSize bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/pwm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'pwm_wrapper' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/pwm_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/nakasu/demo/ibex-demo-nexysa7/source/uart.sv:5]
	Parameter ClockFrequency bound to: 32'b00000010111110101111000010000000 
	Parameter BaudRate bound to: 32'b00000000000000011100001000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync.sv:9]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000010000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync_cnt__parameterized0' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync_cnt.sv:9]
	Parameter Depth bound to: 32'sb00000000000000000000000010000000 
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter Secure bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync_cnt__parameterized0' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync_cnt.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/uart.sv:5]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [/home/nakasu/demo/ibex-demo-nexysa7/source/spi_top.sv:5]
	Parameter ClockFrequency bound to: 32'b00000010111110101111000010000000 
	Parameter CPOL bound to: 1'b0 
	Parameter CPHA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync.sv:9]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000001111111 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync_cnt__parameterized1' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync_cnt.sv:9]
	Parameter Depth bound to: 32'sb00000000000000000000000001111111 
	Parameter Width bound to: 32'sb00000000000000000000000000001000 
	Parameter Secure bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync_cnt__parameterized1' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync_cnt.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'spi_host' [/home/nakasu/demo/ibex-demo-nexysa7/source/spi_host.sv:5]
	Parameter ClockFrequency bound to: 32'b00000010111110101111000010000000 
	Parameter BaudRate bound to: 32'b00000000101111101011110000100000 
	Parameter CPOL bound to: 1'b0 
	Parameter CPHA bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spi_host' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/spi_host.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/spi_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/nakasu/demo/ibex-demo-nexysa7/source/timer.sv:9]
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AddressWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nakasu/demo/ibex-demo-nexysa7/source/timer.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/timer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_demo_system' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:14]
INFO: [Synth 8-6157] synthesizing module 'clkgen_xil7series' [/home/nakasu/demo/ibex-demo-nexysa7/source/clkgen_xil7series.sv:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 24 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clkgen_xil7series' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/clkgen_xil7series.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top_artya7' (0#1) [/home/nakasu/demo/ibex-demo-nexysa7/source/top_artya7.sv:6]
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/nakasu/demo/ibex-demo-nexysa7/source/dm_csrs.sv:198]
WARNING: [Synth 8-3848] Net td_o in module/entity dmi_jtag_tap does not have driver. [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_bscane_tap.sv:30]
WARNING: [Synth 8-3848] Net tdo_oe_o in module/entity dmi_jtag_tap does not have driver. [/home/nakasu/demo/ibex-demo-nexysa7/source/dmi_bscane_tap.sv:31]
WARNING: [Synth 8-3848] Net oh_raddr_a_err in module/entity ibex_register_file_fpga does not have driver. [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_register_file_fpga.sv:54]
WARNING: [Synth 8-3848] Net oh_raddr_b_err in module/entity ibex_register_file_fpga does not have driver. [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_register_file_fpga.sv:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'counter_load_reg' and it is trimmed from '64' to '40' bits. [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'counter_load_reg' and it is trimmed from '64' to '40' bits. [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_counter.sv:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmcounter_incr_reg' and it is trimmed from '32' to '13' bits. [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_cs_registers.sv:1287]
WARNING: [Synth 8-7137] Register gen_cpha.recieved_byte_d_reg in module spi_host has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nakasu/demo/ibex-demo-nexysa7/source/spi_host.sv:127]
WARNING: [Synth 8-3848] Net device_rvalid[6] in module/entity ibex_demo_system does not have driver. [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:119]
WARNING: [Synth 8-3848] Net device_rdata[6] in module/entity ibex_demo_system does not have driver. [/home/nakasu/demo/ibex-demo-nexysa7/source/ibex_demo_system.sv:120]
WARNING: [Synth 8-7129] Port timer_addr_i[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[15] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[14] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[13] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[12] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[11] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[10] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[31] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[30] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[29] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[28] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[27] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[26] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[25] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[24] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[23] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[22] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[21] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[20] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[19] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[18] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[17] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[16] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[15] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[14] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[13] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[12] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[3] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[2] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[1] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[31] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[30] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[29] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[28] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[27] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[26] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[25] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[24] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[23] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[22] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[21] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[20] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[19] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[18] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[17] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[16] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[15] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[14] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[13] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[12] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[11] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[10] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[9] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[8] in module spi_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[24] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[23] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[22] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[21] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[20] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[19] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[18] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[17] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[16] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[15] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[14] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[13] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_addr_i[12] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[3] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[2] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_be_i[1] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[31] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[30] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[29] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[28] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[27] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[26] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[25] in module uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_wdata_i[24] in module uart is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2596.965 ; gain = 539.559 ; free physical = 1635 ; free virtual = 7952
Synthesis current peak Physical Memory [PSS] (MB): peak = 1801.047; parent = 1613.467; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3599.812; parent = 2596.969; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2611.809 ; gain = 554.402 ; free physical = 1634 ; free virtual = 7950
Synthesis current peak Physical Memory [PSS] (MB): peak = 1801.047; parent = 1613.467; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.656; parent = 2611.812; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2611.809 ; gain = 554.402 ; free physical = 1634 ; free virtual = 7950
Synthesis current peak Physical Memory [PSS] (MB): peak = 1801.047; parent = 1613.467; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3614.656; parent = 2611.812; children = 1002.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2617.746 ; gain = 0.000 ; free physical = 1624 ; free virtual = 7940
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nakasu/demo/ibex-demo-nexysa7/constrs/pins_nexysa7.xdc]
Finished Parsing XDC File [/home/nakasu/demo/ibex-demo-nexysa7/constrs/pins_nexysa7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nakasu/demo/ibex-demo-nexysa7/constrs/pins_nexysa7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_artya7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_artya7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2765.559 ; gain = 0.000 ; free physical = 1511 ; free virtual = 7828
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2765.559 ; gain = 0.000 ; free physical = 1511 ; free virtual = 7828
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.559 ; gain = 708.152 ; free physical = 1633 ; free virtual = 7951
Synthesis current peak Physical Memory [PSS] (MB): peak = 1801.047; parent = 1613.467; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3736.391; parent = 2733.547; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.559 ; gain = 708.152 ; free physical = 1633 ; free virtual = 7951
Synthesis current peak Physical Memory [PSS] (MB): peak = 1801.047; parent = 1613.467; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3736.391; parent = 2733.547; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.559 ; gain = 708.152 ; free physical = 1633 ; free virtual = 7950
Synthesis current peak Physical Memory [PSS] (MB): peak = 1801.047; parent = 1613.467; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3736.391; parent = 2733.547; children = 1002.844
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dmi_jtag'
INFO: [Synth 8-802] inferred FSM for state register 'md_state_q_reg' in module 'ibex_multdiv_fast'
INFO: [Synth 8-802] inferred FSM for state register 'ls_fsm_cs_reg' in module 'ibex_load_store_unit'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_q_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'gen_cpha.state_q_reg' in module 'spi_host'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
WARNING: [Synth 8-327] inferring latch for variable 'en_latch_reg' [/home/nakasu/demo/ibex-demo-nexysa7/source/prim_generic_clock_gating.sv:23]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MD_IDLE |                              000 |                              000
                MD_ABS_A |                              001 |                              001
                MD_ABS_B |                              010 |                              010
                 MD_COMP |                              011 |                              011
                 MD_LAST |                              100 |                              100
          MD_CHANGE_SIGN |                              101 |                              101
               MD_FINISH |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'md_state_q_reg' using encoding 'sequential' in module 'ibex_multdiv_fast'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
WAIT_RVALID_MIS_GNTS_DONE |                              011 |                              100
                WAIT_GNT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ls_fsm_cs_reg' using encoding 'sequential' in module 'ibex_load_store_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    PROC |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_q_reg' using encoding 'sequential' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                    SEND |                             0100 |                               10
                    STOP |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_cpha.state_q_reg' using encoding 'one-hot' in module 'spi_host'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2765.559 ; gain = 708.152 ; free physical = 1609 ; free virtual = 7929
Synthesis current peak Physical Memory [PSS] (MB): peak = 1813.982; parent = 1626.882; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3736.391; parent = 2733.547; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   40 Bit       Adders := 10    
	   2 Input   34 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 18    
	   3 Input    8 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 7     
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 10    
	               34 Bit    Registers := 5     
	               32 Bit    Registers := 36    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 436   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 113   
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 51    
	   7 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   5 Input   64 Bit        Muxes := 1     
	  21 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   41 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 10    
	   2 Input   40 Bit        Muxes := 20    
	   2 Input   34 Bit        Muxes := 11    
	   4 Input   34 Bit        Muxes := 2     
	   7 Input   33 Bit        Muxes := 1     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 121   
	  10 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 18    
	   5 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 3     
	  11 Input   32 Bit        Muxes := 1     
	  24 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	  16 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 3     
	  16 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	  32 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 11    
	   2 Input    8 Bit        Muxes := 75    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 1     
	  54 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	  11 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	  57 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	   6 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 47    
	   5 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 7     
	   8 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 54    
	  10 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 3     
	  12 Input    2 Bit        Muxes := 5     
	  14 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 7     
	  11 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 733   
	   7 Input    1 Bit        Muxes := 33    
	   6 Input    1 Bit        Muxes := 17    
	  10 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 50    
	   3 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 21    
	  53 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 21    
	   9 Input    1 Bit        Muxes := 1     
	  58 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mac_res_signed, operation Mode is: C+A*B.
DSP Report: operator mac_res_signed is absorbed into DSP mac_res_signed.
DSP Report: operator mac_res_signed0 is absorbed into DSP mac_res_signed.
WARNING: [Synth 8-6841] Block RAM (u_ram/gen_generic.u_impl_generic/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "u_ibex_demo_systemi_0/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36 . Memory (MB): peak = 2765.559 ; gain = 708.152 ; free physical = 1526 ; free virtual = 7867
Synthesis current peak Physical Memory [PSS] (MB): peak = 1960.419; parent = 1773.490; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3736.391; parent = 2733.547; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_ibex_demo_systemi_0/u_ram | u_ram/gen_generic.u_impl_generic/mem_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------+------------------------------------------+-----------+----------------------+--------------+
|Module Name                 | RTL Object                               | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------+------------------------------------------+-----------+----------------------+--------------+
|u_ibex_demo_systemi_0/u_top | gen_regfile_fpga.register_file_i/mem_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+----------------------------+------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast | C+A*B       | 17     | 17     | 34     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 2765.559 ; gain = 708.152 ; free physical = 1403 ; free virtual = 7745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2000.038; parent = 1813.109; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3736.391; parent = 2733.547; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 2765.559 ; gain = 708.152 ; free physical = 1318 ; free virtual = 7660
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3752.398; parent = 2749.555; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                 | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|u_ibex_demo_systemi_0/u_ram | u_ram/gen_generic.u_impl_generic/mem_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
+----------------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+----------------------------+------------------------------------------+-----------+----------------------+--------------+
|Module Name                 | RTL Object                               | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------+------------------------------------------+-----------+----------------------+--------------+
|u_ibex_demo_systemi_0/u_top | gen_regfile_fpga.register_file_i/mem_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+----------------------------+------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1373 ; free virtual = 7715
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1373 ; free virtual = 7714
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1373 ; free virtual = 7714
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:04 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1371 ; free virtual = 7713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:04 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1371 ; free virtual = 7713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1371 ; free virtual = 7713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1371 ; free virtual = 7713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast | C+A*B       | 30     | 18     | 48     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BSCANE2   |     2|
|2     |BUFG      |     4|
|3     |CARRY4    |   235|
|4     |DSP48E1   |     1|
|5     |LUT1      |    16|
|6     |LUT2      |   568|
|7     |LUT3      |  1143|
|8     |LUT4      |  1159|
|9     |LUT5      |  1049|
|10    |LUT6      |  3871|
|11    |MUXF7     |   305|
|12    |MUXF8     |   126|
|13    |PLLE2_ADV |     1|
|14    |RAM32M    |    10|
|15    |RAM32X1D  |     4|
|16    |RAMB36E1  |    16|
|17    |FDCE      |  2404|
|18    |FDPE      |    11|
|19    |FDRE      |  3703|
|20    |LD        |     1|
|21    |IBUF      |    11|
|22    |OBUF      |    23|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 2879.559 ; gain = 822.152 ; free physical = 1371 ; free virtual = 7713
Synthesis current peak Physical Memory [PSS] (MB): peak = 2084.507; parent = 1897.578; children = 187.580
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3882.406; parent = 2879.562; children = 1002.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 2879.559 ; gain = 668.402 ; free physical = 1436 ; free virtual = 7778
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 2879.566 ; gain = 822.152 ; free physical = 1436 ; free virtual = 7778
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2879.566 ; gain = 0.000 ; free physical = 1538 ; free virtual = 7882
INFO: [Netlist 29-17] Analyzing 699 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2903.570 ; gain = 0.000 ; free physical = 1481 ; free virtual = 7826
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: 85653bcd
INFO: [Common 17-83] Releasing license: Synthesis
322 Infos, 231 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:02:13 . Memory (MB): peak = 2903.570 ; gain = 1195.363 ; free physical = 1712 ; free virtual = 8056
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/nakasu/demo/ibex-demo-nexysa7/ibex-demo-nexysa7/ibex-demo-nexysa7.runs/synth_1/top_artya7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_artya7_utilization_synth.rpt -pb top_artya7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 13:29:31 2024...
