\BOOKMARK [0][]{title.0}{Title Page}{}% 1
\BOOKMARK [0][]{Abstract.0}{Abstract}{}% 2
\BOOKMARK [0][]{toc.0}{Table of Contents}{}% 3
\BOOKMARK [0][]{section*.3}{List of Tables}{}% 4
\BOOKMARK [0][]{section*.5}{List of Figures}{}% 5
\BOOKMARK [0][]{chapter.1}{1 Introduction}{}% 6
\BOOKMARK [1][-]{section.1.1}{1.1 Multipath in Aeronautical Telemetry}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.2}{1.2 Preamble Assisted Equalization Project}{chapter.1}% 8
\BOOKMARK [0][]{chapter.2}{2 PAQ Equations}{}% 9
\BOOKMARK [1][-]{section.2.1}{2.1 Estimators}{chapter.2}% 10
\BOOKMARK [2][-]{subsection.2.1.1}{2.1.1 Preamble Detection}{section.2.1}% 11
\BOOKMARK [2][-]{subsection.2.1.2}{2.1.2 Frequency Offset Compensation}{section.2.1}% 12
\BOOKMARK [2][-]{subsection.2.1.3}{2.1.3 Channel Estimation}{section.2.1}% 13
\BOOKMARK [2][-]{subsection.2.1.4}{2.1.4 Noise Variance Estimation}{section.2.1}% 14
\BOOKMARK [2][-]{subsection.2.1.5}{2.1.5 Symbol-by-Symbol Detector}{section.2.1}% 15
\BOOKMARK [1][-]{section.2.2}{2.2 Equalizers}{chapter.2}% 16
\BOOKMARK [2][-]{subsection.2.2.1}{2.2.1 Zero-Forcing and Minimum Mean Square Error Equalizers}{section.2.2}% 17
\BOOKMARK [2][-]{subsection.2.2.2}{2.2.2 The Constant Modulus Algorithm}{section.2.2}% 18
\BOOKMARK [2][-]{subsection.2.2.3}{2.2.3 The Frequency Domain Equalizers}{section.2.2}% 19
\BOOKMARK [0][]{chapter.3}{3 Signal Processing in GPUs}{}% 20
\BOOKMARK [1][-]{section.3.1}{3.1 Simple GPU code example}{chapter.3}% 21
\BOOKMARK [1][-]{section.3.2}{3.2 GPU kernel using threads and thread blocks}{chapter.3}% 22
\BOOKMARK [1][-]{section.3.3}{3.3 GPU Execution and Memory}{chapter.3}% 23
\BOOKMARK [1][-]{section.3.4}{3.4 Thread Optimization}{chapter.3}% 24
\BOOKMARK [1][-]{section.3.5}{3.5 CPU GPU Pipelining}{chapter.3}% 25
\BOOKMARK [1][-]{section.3.6}{3.6 GPU Convolution}{chapter.3}% 26
\BOOKMARK [1][-]{section.3.7}{3.7 CPU and GPU Single Batch Convolution}{chapter.3}% 27
\BOOKMARK [1][-]{section.3.8}{3.8 Batched Convolution}{chapter.3}% 28
\BOOKMARK [0][]{chapter.4}{4 Equalizer GPU Implementation}{}% 29
\BOOKMARK [1][-]{section.4.1}{4.1 Zero-Forcing and MMSE GPU Implementation}{chapter.4}% 30
\BOOKMARK [1][-]{section.4.2}{4.2 Constant Modulus Algorithm GPU Implementation}{chapter.4}% 31
\BOOKMARK [1][-]{section.4.3}{4.3 Frequency Domain Equalizer One and Two GPU Implementation}{chapter.4}% 32
\BOOKMARK [0][]{chapter.5}{5 Final Summary}{}% 33
\BOOKMARK [0][]{section*.13}{Bibliography}{}% 34
