library ieee;
use ieee.Std_logic_1164.all;

entity DFlipFlop is 
   
	port(q   : out std_logic;    
        clk : in std_logic;   
        d   : in  std_logic);
	
end DFlipFlop;

architecture behavioral of DFlipFlop is  
begin
  
 process(clk)
 begin 
 
    if(rising_edge(clk)) then
	     q <= d; 
    end if;    
	 
 end process;
 
end behavioral;