// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ma_unitdatax_request (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        source_addr_mac_address0,
        source_addr_mac_ce0,
        source_addr_mac_q0,
        source_addr_mac_address1,
        source_addr_mac_ce1,
        source_addr_mac_q1,
        data_address0,
        data_ce0,
        data_q0,
        up,
        s_class,
        c_identifier_operating_class,
        c_identifier_channel_number,
        d_rate,
        tx_power_lvl,
        medium_state,
        available_spaces_bk_i,
        available_spaces_bk_o,
        available_spaces_bk_o_ap_vld,
        write_pointer_bk_i,
        write_pointer_bk_o,
        write_pointer_bk_o_ap_vld,
        available_spaces_be_i,
        available_spaces_be_o,
        available_spaces_be_o_ap_vld,
        write_pointer_be_i,
        write_pointer_be_o,
        write_pointer_be_o_ap_vld,
        available_spaces_vi_i,
        available_spaces_vi_o,
        available_spaces_vi_o_ap_vld,
        write_pointer_vi_i,
        write_pointer_vi_o,
        write_pointer_vi_o_ap_vld,
        available_spaces_vo_i,
        available_spaces_vo_o,
        available_spaces_vo_o_ap_vld,
        write_pointer_vo_i,
        write_pointer_vo_o,
        write_pointer_vo_o_ap_vld,
        edca_queues_address0,
        edca_queues_ce0,
        edca_queues_we0,
        edca_queues_d0,
        edca_queues_q0,
        read_pointer_bk_i,
        read_pointer_bk_o,
        read_pointer_bk_o_ap_vld,
        read_pointer_be_i,
        read_pointer_be_o,
        read_pointer_be_o_ap_vld,
        read_pointer_vi_i,
        read_pointer_vi_o,
        read_pointer_vi_o_ap_vld,
        read_pointer_vo_i,
        read_pointer_vo_o,
        read_pointer_vo_o_ap_vld,
        CW_bk,
        rand_state_i,
        rand_state_o,
        rand_state_o_ap_vld,
        bk_backoff_counter,
        bk_backoff_counter_ap_vld,
        CW_be,
        be_backoff_counter,
        be_backoff_counter_ap_vld,
        CW_vi,
        vi_backoff_counter,
        vi_backoff_counter_ap_vld,
        vo_backoff_counter,
        vo_backoff_counter_ap_vld
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] source_addr_mac_address0;
output   source_addr_mac_ce0;
input  [7:0] source_addr_mac_q0;
output  [2:0] source_addr_mac_address1;
output   source_addr_mac_ce1;
input  [7:0] source_addr_mac_q1;
output  [6:0] data_address0;
output   data_ce0;
input  [7:0] data_q0;
input  [3:0] up;
input  [0:0] s_class;
input  [7:0] c_identifier_operating_class;
input  [7:0] c_identifier_channel_number;
input  [6:0] d_rate;
input  [3:0] tx_power_lvl;
input  [0:0] medium_state;
input  [2:0] available_spaces_bk_i;
output  [2:0] available_spaces_bk_o;
output   available_spaces_bk_o_ap_vld;
input  [1:0] write_pointer_bk_i;
output  [1:0] write_pointer_bk_o;
output   write_pointer_bk_o_ap_vld;
input  [2:0] available_spaces_be_i;
output  [2:0] available_spaces_be_o;
output   available_spaces_be_o_ap_vld;
input  [1:0] write_pointer_be_i;
output  [1:0] write_pointer_be_o;
output   write_pointer_be_o_ap_vld;
input  [2:0] available_spaces_vi_i;
output  [2:0] available_spaces_vi_o;
output   available_spaces_vi_o_ap_vld;
input  [1:0] write_pointer_vi_i;
output  [1:0] write_pointer_vi_o;
output   write_pointer_vi_o_ap_vld;
input  [2:0] available_spaces_vo_i;
output  [2:0] available_spaces_vo_o;
output   available_spaces_vo_o_ap_vld;
input  [1:0] write_pointer_vo_i;
output  [1:0] write_pointer_vo_o;
output   write_pointer_vo_o_ap_vld;
output  [10:0] edca_queues_address0;
output   edca_queues_ce0;
output   edca_queues_we0;
output  [7:0] edca_queues_d0;
input  [7:0] edca_queues_q0;
input  [1:0] read_pointer_bk_i;
output  [1:0] read_pointer_bk_o;
output   read_pointer_bk_o_ap_vld;
input  [1:0] read_pointer_be_i;
output  [1:0] read_pointer_be_o;
output   read_pointer_be_o_ap_vld;
input  [1:0] read_pointer_vi_i;
output  [1:0] read_pointer_vi_o;
output   read_pointer_vi_o_ap_vld;
input  [1:0] read_pointer_vo_i;
output  [1:0] read_pointer_vo_o;
output   read_pointer_vo_o_ap_vld;
input  [9:0] CW_bk;
input  [31:0] rand_state_i;
output  [31:0] rand_state_o;
output   rand_state_o_ap_vld;
output  [9:0] bk_backoff_counter;
output   bk_backoff_counter_ap_vld;
input  [9:0] CW_be;
output  [9:0] be_backoff_counter;
output   be_backoff_counter_ap_vld;
input  [9:0] CW_vi;
output  [9:0] vi_backoff_counter;
output   vi_backoff_counter_ap_vld;
output  [9:0] vo_backoff_counter;
output   vo_backoff_counter_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_ce0;
reg[2:0] available_spaces_bk_o;
reg available_spaces_bk_o_ap_vld;
reg[1:0] write_pointer_bk_o;
reg write_pointer_bk_o_ap_vld;
reg[2:0] available_spaces_be_o;
reg available_spaces_be_o_ap_vld;
reg[1:0] write_pointer_be_o;
reg write_pointer_be_o_ap_vld;
reg[2:0] available_spaces_vi_o;
reg available_spaces_vi_o_ap_vld;
reg[1:0] write_pointer_vi_o;
reg write_pointer_vi_o_ap_vld;
reg[2:0] available_spaces_vo_o;
reg available_spaces_vo_o_ap_vld;
reg[1:0] write_pointer_vo_o;
reg write_pointer_vo_o_ap_vld;
reg edca_queues_ce0;
reg edca_queues_we0;
reg[1:0] read_pointer_bk_o;
reg read_pointer_bk_o_ap_vld;
reg[1:0] read_pointer_be_o;
reg read_pointer_be_o_ap_vld;
reg[1:0] read_pointer_vi_o;
reg read_pointer_vi_o_ap_vld;
reg[1:0] read_pointer_vo_o;
reg read_pointer_vo_o_ap_vld;
reg[31:0] rand_state_o;
reg rand_state_o_ap_vld;
reg bk_backoff_counter_ap_vld;
reg be_backoff_counter_ap_vld;
reg vi_backoff_counter_ap_vld;
reg vo_backoff_counter_ap_vld;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [11:0] seq_number;
wire   [0:0] s_class_read_read_fu_202_p2;
wire   [0:0] tmp_fu_353_p3;
reg   [0:0] tmp_reg_641;
wire   [0:0] and_ln23_fu_373_p2;
reg   [0:0] and_ln23_reg_645;
wire   [0:0] empty_15_fu_403_p2;
reg   [0:0] empty_15_reg_649;
wire   [0:0] empty_30_fu_493_p2;
reg   [0:0] empty_30_reg_653;
wire   [6:0] i_fu_505_p2;
reg   [6:0] i_reg_660;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln36_fu_511_p1;
reg   [63:0] zext_ln36_reg_665;
wire   [0:0] icmp_ln35_fu_499_p2;
reg   [11:0] seq_number_load_reg_675;
wire   [0:0] icmp_ln41_fu_536_p2;
reg   [0:0] icmp_ln41_reg_681;
wire    ap_CS_fsm_state6;
wire    grp_compose_mac_frame_fu_303_ap_ready;
wire    grp_compose_mac_frame_fu_303_ap_done;
wire   [0:0] empty_34_fu_552_p2;
reg   [0:0] empty_34_reg_685;
wire   [0:0] icmp_ln67_fu_561_p2;
reg   [0:0] icmp_ln67_reg_689;
wire   [0:0] icmp_ln80_fu_582_p2;
reg   [0:0] icmp_ln80_reg_693;
wire   [0:0] grp_fu_336_p2;
reg   [0:0] icmp_ln82_reg_697;
wire    ap_CS_fsm_state8;
wire    grp_enqueue_dequeue_fram_fu_257_ap_ready;
wire    grp_enqueue_dequeue_fram_fu_257_ap_done;
wire   [0:0] grp_read_fu_214_p2;
reg   [0:0] medium_state_read_3_reg_701;
reg   [0:0] icmp_ln69_reg_705;
wire    ap_CS_fsm_state11;
reg   [0:0] medium_state_read_2_reg_709;
reg   [0:0] icmp_ln56_reg_718;
wire    ap_CS_fsm_state13;
reg   [0:0] medium_state_read_1_reg_722;
reg   [0:0] icmp_ln43_reg_731;
wire    ap_CS_fsm_state15;
reg   [0:0] medium_state_read_reg_735;
reg   [6:0] llc_data_address0;
reg    llc_data_ce0;
reg    llc_data_we0;
wire   [7:0] llc_data_q0;
reg   [6:0] mac_data_address0;
reg    mac_data_ce0;
reg    mac_data_we0;
reg   [7:0] mac_data_d0;
wire   [7:0] mac_data_q0;
reg    mac_data_ce1;
reg    mac_data_we1;
wire   [7:0] mac_data_q1;
wire    grp_enqueue_dequeue_fram_fu_257_ap_start;
wire    grp_enqueue_dequeue_fram_fu_257_ap_idle;
reg   [1:0] grp_enqueue_dequeue_fram_fu_257_ac;
wire   [6:0] grp_enqueue_dequeue_fram_fu_257_inout_frame_address0;
wire    grp_enqueue_dequeue_fram_fu_257_inout_frame_ce0;
wire    grp_enqueue_dequeue_fram_fu_257_inout_frame_we0;
wire   [7:0] grp_enqueue_dequeue_fram_fu_257_inout_frame_d0;
wire   [2:0] grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o;
wire    grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o_ap_vld;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o;
wire    grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o_ap_vld;
wire   [2:0] grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o;
wire    grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o_ap_vld;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o;
wire    grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o_ap_vld;
wire   [2:0] grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o;
wire    grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o_ap_vld;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o;
wire    grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o_ap_vld;
wire   [2:0] grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o;
wire    grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o_ap_vld;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o;
wire    grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o_ap_vld;
wire   [10:0] grp_enqueue_dequeue_fram_fu_257_edca_queues_address0;
wire    grp_enqueue_dequeue_fram_fu_257_edca_queues_ce0;
wire    grp_enqueue_dequeue_fram_fu_257_edca_queues_we0;
wire   [7:0] grp_enqueue_dequeue_fram_fu_257_edca_queues_d0;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o;
wire    grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o_ap_vld;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o;
wire    grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o_ap_vld;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o;
wire    grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o_ap_vld;
wire   [1:0] grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o;
wire    grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o_ap_vld;
wire   [3:0] grp_enqueue_dequeue_fram_fu_257_ap_return;
wire    grp_random_int_gen_fu_295_ap_start;
wire    grp_random_int_gen_fu_295_ap_done;
wire    grp_random_int_gen_fu_295_ap_idle;
wire    grp_random_int_gen_fu_295_ap_ready;
reg   [9:0] grp_random_int_gen_fu_295_max_val;
wire   [31:0] grp_random_int_gen_fu_295_rand_state_o;
wire    grp_random_int_gen_fu_295_rand_state_o_ap_vld;
wire   [9:0] grp_random_int_gen_fu_295_ap_return;
wire    grp_compose_mac_frame_fu_303_ap_start;
wire    grp_compose_mac_frame_fu_303_ap_idle;
wire   [2:0] grp_compose_mac_frame_fu_303_source_addr_mac_address0;
wire    grp_compose_mac_frame_fu_303_source_addr_mac_ce0;
wire   [2:0] grp_compose_mac_frame_fu_303_source_addr_mac_address1;
wire    grp_compose_mac_frame_fu_303_source_addr_mac_ce1;
wire   [6:0] grp_compose_mac_frame_fu_303_data_address0;
wire    grp_compose_mac_frame_fu_303_data_ce0;
wire   [6:0] grp_compose_mac_frame_fu_303_mac_frame_address0;
wire    grp_compose_mac_frame_fu_303_mac_frame_ce0;
wire    grp_compose_mac_frame_fu_303_mac_frame_we0;
wire   [7:0] grp_compose_mac_frame_fu_303_mac_frame_d0;
wire   [6:0] grp_compose_mac_frame_fu_303_mac_frame_address1;
wire    grp_compose_mac_frame_fu_303_mac_frame_ce1;
wire    grp_compose_mac_frame_fu_303_mac_frame_we1;
wire   [7:0] grp_compose_mac_frame_fu_303_mac_frame_d1;
reg    grp_ma_unitdatax_status_s_fu_313_ap_start;
wire    grp_ma_unitdatax_status_s_fu_313_ap_done;
wire    grp_ma_unitdatax_status_s_fu_313_ap_idle;
wire    grp_ma_unitdatax_status_s_fu_313_ap_ready;
reg   [2:0] grp_ma_unitdatax_status_s_fu_313_trans_sts;
reg   [6:0] i_0_reg_246;
wire    ap_CS_fsm_state5;
reg    grp_enqueue_dequeue_fram_fu_257_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
reg    grp_random_int_gen_fu_295_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_compose_mac_frame_fu_303_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    ap_predicate_op99_call_state9;
reg    ap_predicate_op108_call_state9;
reg    ap_predicate_op117_call_state9;
reg    ap_predicate_op126_call_state9;
reg    ap_block_state9_on_subcall_done;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [11:0] grp_fu_342_p2;
wire   [0:0] icmp_ln23_fu_361_p2;
wire   [0:0] icmp_ln23_1_fu_367_p2;
wire   [0:0] empty_12_fu_385_p2;
wire   [0:0] empty_fu_379_p2;
wire   [0:0] empty_14_fu_397_p2;
wire   [0:0] empty_13_fu_391_p2;
wire   [0:0] empty_17_fu_415_p2;
wire   [0:0] empty_16_fu_409_p2;
wire   [0:0] empty_19_fu_427_p2;
wire   [0:0] empty_18_fu_421_p2;
wire   [0:0] empty_21_fu_439_p2;
wire   [0:0] empty_20_fu_433_p2;
wire   [0:0] empty_23_fu_451_p2;
wire   [0:0] empty_22_fu_445_p2;
wire   [0:0] empty_25_fu_463_p2;
wire   [0:0] empty_24_fu_457_p2;
wire   [0:0] empty_27_fu_475_p2;
wire   [0:0] empty_26_fu_469_p2;
wire   [0:0] empty_29_fu_487_p2;
wire   [0:0] empty_28_fu_481_p2;
wire   [3:0] add_ln41_fu_521_p2;
wire   [2:0] tmp_5_fu_526_p4;
wire   [0:0] empty_33_fu_547_p2;
wire   [0:0] empty_32_fu_542_p2;
wire   [2:0] trunc_ln67_fu_558_p1;
wire   [3:0] add_ln80_fu_567_p2;
wire   [2:0] tmp_6_fu_572_p4;
reg   [16:0] ap_NS_fsm;
reg    ap_condition_936;
reg    ap_condition_941;
reg    ap_condition_946;
reg    ap_condition_950;
reg    ap_condition_931;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 seq_number = 12'd0;
#0 grp_enqueue_dequeue_fram_fu_257_ap_start_reg = 1'b0;
#0 grp_random_int_gen_fu_295_ap_start_reg = 1'b0;
#0 grp_compose_mac_frame_fu_303_ap_start_reg = 1'b0;
end

ma_unitdatax_requdEe #(
    .DataWidth( 8 ),
    .AddressRange( 70 ),
    .AddressWidth( 7 ))
llc_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(llc_data_address0),
    .ce0(llc_data_ce0),
    .we0(llc_data_we0),
    .d0(data_q0),
    .q0(llc_data_q0)
);

ma_unitdatax_requeOg #(
    .DataWidth( 8 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
mac_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mac_data_address0),
    .ce0(mac_data_ce0),
    .we0(mac_data_we0),
    .d0(mac_data_d0),
    .q0(mac_data_q0),
    .address1(grp_compose_mac_frame_fu_303_mac_frame_address1),
    .ce1(mac_data_ce1),
    .we1(mac_data_we1),
    .d1(grp_compose_mac_frame_fu_303_mac_frame_d1),
    .q1(mac_data_q1)
);

enqueue_dequeue_fram grp_enqueue_dequeue_fram_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_enqueue_dequeue_fram_fu_257_ap_start),
    .ap_done(grp_enqueue_dequeue_fram_fu_257_ap_done),
    .ap_idle(grp_enqueue_dequeue_fram_fu_257_ap_idle),
    .ap_ready(grp_enqueue_dequeue_fram_fu_257_ap_ready),
    .operation(1'd0),
    .ac(grp_enqueue_dequeue_fram_fu_257_ac),
    .inout_frame_address0(grp_enqueue_dequeue_fram_fu_257_inout_frame_address0),
    .inout_frame_ce0(grp_enqueue_dequeue_fram_fu_257_inout_frame_ce0),
    .inout_frame_we0(grp_enqueue_dequeue_fram_fu_257_inout_frame_we0),
    .inout_frame_d0(grp_enqueue_dequeue_fram_fu_257_inout_frame_d0),
    .inout_frame_q0(mac_data_q0),
    .available_spaces_bk_i(available_spaces_bk_i),
    .available_spaces_bk_o(grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o),
    .available_spaces_bk_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o_ap_vld),
    .write_pointer_bk_i(write_pointer_bk_i),
    .write_pointer_bk_o(grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o),
    .write_pointer_bk_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o_ap_vld),
    .available_spaces_be_i(available_spaces_be_i),
    .available_spaces_be_o(grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o),
    .available_spaces_be_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o_ap_vld),
    .write_pointer_be_i(write_pointer_be_i),
    .write_pointer_be_o(grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o),
    .write_pointer_be_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o_ap_vld),
    .available_spaces_vi_i(available_spaces_vi_i),
    .available_spaces_vi_o(grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o),
    .available_spaces_vi_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o_ap_vld),
    .write_pointer_vi_i(write_pointer_vi_i),
    .write_pointer_vi_o(grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o),
    .write_pointer_vi_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o_ap_vld),
    .available_spaces_vo_i(available_spaces_vo_i),
    .available_spaces_vo_o(grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o),
    .available_spaces_vo_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o_ap_vld),
    .write_pointer_vo_i(write_pointer_vo_i),
    .write_pointer_vo_o(grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o),
    .write_pointer_vo_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o_ap_vld),
    .edca_queues_address0(grp_enqueue_dequeue_fram_fu_257_edca_queues_address0),
    .edca_queues_ce0(grp_enqueue_dequeue_fram_fu_257_edca_queues_ce0),
    .edca_queues_we0(grp_enqueue_dequeue_fram_fu_257_edca_queues_we0),
    .edca_queues_d0(grp_enqueue_dequeue_fram_fu_257_edca_queues_d0),
    .edca_queues_q0(edca_queues_q0),
    .read_pointer_bk_i(read_pointer_bk_i),
    .read_pointer_bk_o(grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o),
    .read_pointer_bk_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o_ap_vld),
    .read_pointer_be_i(read_pointer_be_i),
    .read_pointer_be_o(grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o),
    .read_pointer_be_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o_ap_vld),
    .read_pointer_vi_i(read_pointer_vi_i),
    .read_pointer_vi_o(grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o),
    .read_pointer_vi_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o_ap_vld),
    .read_pointer_vo_i(read_pointer_vo_i),
    .read_pointer_vo_o(grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o),
    .read_pointer_vo_o_ap_vld(grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o_ap_vld),
    .ap_return(grp_enqueue_dequeue_fram_fu_257_ap_return)
);

random_int_gen grp_random_int_gen_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_random_int_gen_fu_295_ap_start),
    .ap_done(grp_random_int_gen_fu_295_ap_done),
    .ap_idle(grp_random_int_gen_fu_295_ap_idle),
    .ap_ready(grp_random_int_gen_fu_295_ap_ready),
    .max_val(grp_random_int_gen_fu_295_max_val),
    .rand_state_i(rand_state_i),
    .rand_state_o(grp_random_int_gen_fu_295_rand_state_o),
    .rand_state_o_ap_vld(grp_random_int_gen_fu_295_rand_state_o_ap_vld),
    .ap_return(grp_random_int_gen_fu_295_ap_return)
);

compose_mac_frame grp_compose_mac_frame_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_compose_mac_frame_fu_303_ap_start),
    .ap_done(grp_compose_mac_frame_fu_303_ap_done),
    .ap_idle(grp_compose_mac_frame_fu_303_ap_idle),
    .ap_ready(grp_compose_mac_frame_fu_303_ap_ready),
    .source_addr_mac_address0(grp_compose_mac_frame_fu_303_source_addr_mac_address0),
    .source_addr_mac_ce0(grp_compose_mac_frame_fu_303_source_addr_mac_ce0),
    .source_addr_mac_q0(source_addr_mac_q0),
    .source_addr_mac_address1(grp_compose_mac_frame_fu_303_source_addr_mac_address1),
    .source_addr_mac_ce1(grp_compose_mac_frame_fu_303_source_addr_mac_ce1),
    .source_addr_mac_q1(source_addr_mac_q1),
    .seqnumber(seq_number_load_reg_675),
    .up(up),
    .data_address0(grp_compose_mac_frame_fu_303_data_address0),
    .data_ce0(grp_compose_mac_frame_fu_303_data_ce0),
    .data_q0(llc_data_q0),
    .mac_frame_address0(grp_compose_mac_frame_fu_303_mac_frame_address0),
    .mac_frame_ce0(grp_compose_mac_frame_fu_303_mac_frame_ce0),
    .mac_frame_we0(grp_compose_mac_frame_fu_303_mac_frame_we0),
    .mac_frame_d0(grp_compose_mac_frame_fu_303_mac_frame_d0),
    .mac_frame_address1(grp_compose_mac_frame_fu_303_mac_frame_address1),
    .mac_frame_ce1(grp_compose_mac_frame_fu_303_mac_frame_ce1),
    .mac_frame_we1(grp_compose_mac_frame_fu_303_mac_frame_we1),
    .mac_frame_d1(grp_compose_mac_frame_fu_303_mac_frame_d1),
    .mac_frame_q1(mac_data_q1)
);

ma_unitdatax_status_s grp_ma_unitdatax_status_s_fu_313(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ma_unitdatax_status_s_fu_313_ap_start),
    .ap_done(grp_ma_unitdatax_status_s_fu_313_ap_done),
    .ap_idle(grp_ma_unitdatax_status_s_fu_313_ap_idle),
    .ap_ready(grp_ma_unitdatax_status_s_fu_313_ap_ready),
    .trans_sts(grp_ma_unitdatax_status_s_fu_313_trans_sts)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_compose_mac_frame_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln35_fu_499_p2 == 1'd1))) begin
            grp_compose_mac_frame_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_compose_mac_frame_fu_303_ap_ready == 1'b1)) begin
            grp_compose_mac_frame_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_enqueue_dequeue_fram_fu_257_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
            grp_enqueue_dequeue_fram_fu_257_ap_start_reg <= 1'b1;
        end else if ((grp_enqueue_dequeue_fram_fu_257_ap_ready == 1'b1)) begin
            grp_enqueue_dequeue_fram_fu_257_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_random_int_gen_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state15) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1) & (grp_read_fu_214_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state13) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1) & (grp_read_fu_214_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state11) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1) & (grp_read_fu_214_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state8) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1) & (grp_read_fu_214_p2 == 1'd0)))) begin
            grp_random_int_gen_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_random_int_gen_fu_295_ap_ready == 1'b1)) begin
            grp_random_int_gen_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (empty_15_fu_403_p2 == 1'd1) & (empty_30_fu_493_p2 == 1'd0) & (1'd1 == and_ln23_fu_373_p2) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1))) begin
        i_0_reg_246 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_0_reg_246 <= i_reg_660;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1))) begin
        and_ln23_reg_645 <= and_ln23_fu_373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == and_ln23_fu_373_p2) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1))) begin
        empty_15_reg_649 <= empty_15_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (empty_15_fu_403_p2 == 1'd1) & (1'd1 == and_ln23_fu_373_p2) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1))) begin
        empty_30_reg_653 <= empty_30_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (icmp_ln41_fu_536_p2 == 1'd0))) begin
        empty_34_reg_685 <= empty_34_fu_552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_660 <= i_fu_505_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1))) begin
        icmp_ln41_reg_681 <= icmp_ln41_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
        icmp_ln43_reg_731 <= grp_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
        icmp_ln56_reg_718 <= grp_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (empty_34_fu_552_p2 == 1'd0) & (icmp_ln41_fu_536_p2 == 1'd0))) begin
        icmp_ln67_reg_689 <= icmp_ln67_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
        icmp_ln69_reg_705 <= grp_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (icmp_ln67_fu_561_p2 == 1'd0) & (empty_34_fu_552_p2 == 1'd0) & (icmp_ln41_fu_536_p2 == 1'd0))) begin
        icmp_ln80_reg_693 <= icmp_ln80_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
        icmp_ln82_reg_697 <= grp_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1))) begin
        medium_state_read_1_reg_722 <= medium_state;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1))) begin
        medium_state_read_2_reg_709 <= medium_state;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1))) begin
        medium_state_read_3_reg_701 <= medium_state;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1) & (grp_fu_336_p2 == 1'd1))) begin
        medium_state_read_reg_735 <= medium_state;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)))) begin
        seq_number <= grp_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln35_fu_499_p2 == 1'd1))) begin
        seq_number_load_reg_675 <= seq_number;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_reg_641 <= up[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln35_fu_499_p2 == 1'd0))) begin
        zext_ln36_reg_665[6 : 0] <= zext_ln36_fu_511_p1[6 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        available_spaces_be_o = grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o;
    end else begin
        available_spaces_be_o = available_spaces_be_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        available_spaces_be_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_available_spaces_be_o_ap_vld;
    end else begin
        available_spaces_be_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        available_spaces_bk_o = grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o;
    end else begin
        available_spaces_bk_o = available_spaces_bk_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        available_spaces_bk_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_available_spaces_bk_o_ap_vld;
    end else begin
        available_spaces_bk_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        available_spaces_vi_o = grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o;
    end else begin
        available_spaces_vi_o = available_spaces_vi_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        available_spaces_vi_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_available_spaces_vi_o_ap_vld;
    end else begin
        available_spaces_vi_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        available_spaces_vo_o = grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o;
    end else begin
        available_spaces_vo_o = available_spaces_vo_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        available_spaces_vo_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_available_spaces_vo_o_ap_vld;
    end else begin
        available_spaces_vo_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_1_reg_722 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1))) begin
        be_backoff_counter_ap_vld = 1'b1;
    end else begin
        be_backoff_counter_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_reg_735 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1))) begin
        bk_backoff_counter_ap_vld = 1'b1;
    end else begin
        bk_backoff_counter_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        edca_queues_ce0 = grp_enqueue_dequeue_fram_fu_257_edca_queues_ce0;
    end else begin
        edca_queues_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        edca_queues_we0 = grp_enqueue_dequeue_fram_fu_257_edca_queues_we0;
    end else begin
        edca_queues_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_enqueue_dequeue_fram_fu_257_ac = 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_enqueue_dequeue_fram_fu_257_ac = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_enqueue_dequeue_fram_fu_257_ac = 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_enqueue_dequeue_fram_fu_257_ac = 2'd3;
    end else begin
        grp_enqueue_dequeue_fram_fu_257_ac = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln43_reg_731 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln56_reg_718 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln69_reg_705 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln82_reg_697 == 1'd0) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)))) begin
        grp_ma_unitdatax_status_s_fu_313_ap_start = 1'b1;
    end else begin
        grp_ma_unitdatax_status_s_fu_313_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_ma_unitdatax_status_s_fu_313_trans_sts = 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_ma_unitdatax_status_s_fu_313_trans_sts = 3'd4;
    end else if ((((1'b1 == ap_CS_fsm_state9) & (icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)))) begin
        grp_ma_unitdatax_status_s_fu_313_trans_sts = 3'd0;
    end else if ((((1'b1 == ap_CS_fsm_state9) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln43_reg_731 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln56_reg_718 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln69_reg_705 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (icmp_ln82_reg_697 == 1'd0) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)))) begin
        grp_ma_unitdatax_status_s_fu_313_trans_sts = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_ma_unitdatax_status_s_fu_313_trans_sts = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_ma_unitdatax_status_s_fu_313_trans_sts = 3'd2;
    end else begin
        grp_ma_unitdatax_status_s_fu_313_trans_sts = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_931)) begin
        if ((1'b1 == ap_condition_950)) begin
            grp_random_int_gen_fu_295_max_val = CW_bk;
        end else if ((1'b1 == ap_condition_946)) begin
            grp_random_int_gen_fu_295_max_val = CW_be;
        end else if ((1'b1 == ap_condition_941)) begin
            grp_random_int_gen_fu_295_max_val = CW_vi;
        end else if ((1'b1 == ap_condition_936)) begin
            grp_random_int_gen_fu_295_max_val = 10'd15;
        end else begin
            grp_random_int_gen_fu_295_max_val = 'bx;
        end
    end else begin
        grp_random_int_gen_fu_295_max_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llc_data_address0 = zext_ln36_reg_665;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        llc_data_address0 = grp_compose_mac_frame_fu_303_data_address0;
    end else begin
        llc_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llc_data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        llc_data_ce0 = grp_compose_mac_frame_fu_303_data_ce0;
    end else begin
        llc_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        llc_data_we0 = 1'b1;
    end else begin
        llc_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mac_data_address0 = grp_compose_mac_frame_fu_303_mac_frame_address0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        mac_data_address0 = grp_enqueue_dequeue_fram_fu_257_inout_frame_address0;
    end else begin
        mac_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mac_data_ce0 = grp_compose_mac_frame_fu_303_mac_frame_ce0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        mac_data_ce0 = grp_enqueue_dequeue_fram_fu_257_inout_frame_ce0;
    end else begin
        mac_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mac_data_ce1 = grp_compose_mac_frame_fu_303_mac_frame_ce1;
    end else begin
        mac_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mac_data_d0 = grp_compose_mac_frame_fu_303_mac_frame_d0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        mac_data_d0 = grp_enqueue_dequeue_fram_fu_257_inout_frame_d0;
    end else begin
        mac_data_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mac_data_we0 = grp_compose_mac_frame_fu_303_mac_frame_we0;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        mac_data_we0 = grp_enqueue_dequeue_fram_fu_257_inout_frame_we0;
    end else begin
        mac_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mac_data_we1 = grp_compose_mac_frame_fu_303_mac_frame_we1;
    end else begin
        mac_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (grp_random_int_gen_fu_295_rand_state_o_ap_vld == 1'b1) & (icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_reg_735 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (grp_random_int_gen_fu_295_rand_state_o_ap_vld == 1'b1) & (icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_1_reg_722 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (grp_random_int_gen_fu_295_rand_state_o_ap_vld == 1'b1) & (icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_2_reg_709 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (grp_random_int_gen_fu_295_rand_state_o_ap_vld == 1'b1) & (icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_3_reg_701 == 1'd0) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)))) begin
        rand_state_o = grp_random_int_gen_fu_295_rand_state_o;
    end else begin
        rand_state_o = rand_state_i;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_reg_735 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_1_reg_722 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_2_reg_709 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_3_reg_701 == 1'd0) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1)))) begin
        rand_state_o_ap_vld = grp_random_int_gen_fu_295_rand_state_o_ap_vld;
    end else begin
        rand_state_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        read_pointer_be_o = grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o;
    end else begin
        read_pointer_be_o = read_pointer_be_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        read_pointer_be_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_read_pointer_be_o_ap_vld;
    end else begin
        read_pointer_be_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        read_pointer_bk_o = grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o;
    end else begin
        read_pointer_bk_o = read_pointer_bk_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        read_pointer_bk_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_read_pointer_bk_o_ap_vld;
    end else begin
        read_pointer_bk_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        read_pointer_vi_o = grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o;
    end else begin
        read_pointer_vi_o = read_pointer_vi_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        read_pointer_vi_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_read_pointer_vi_o_ap_vld;
    end else begin
        read_pointer_vi_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        read_pointer_vo_o = grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o;
    end else begin
        read_pointer_vo_o = read_pointer_vo_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        read_pointer_vo_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_read_pointer_vo_o_ap_vld;
    end else begin
        read_pointer_vo_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_2_reg_709 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1))) begin
        vi_backoff_counter_ap_vld = 1'b1;
    end else begin
        vi_backoff_counter_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_3_reg_701 == 1'd0) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1))) begin
        vo_backoff_counter_ap_vld = 1'b1;
    end else begin
        vo_backoff_counter_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        write_pointer_be_o = grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o;
    end else begin
        write_pointer_be_o = write_pointer_be_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        write_pointer_be_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_write_pointer_be_o_ap_vld;
    end else begin
        write_pointer_be_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        write_pointer_bk_o = grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o;
    end else begin
        write_pointer_bk_o = write_pointer_bk_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        write_pointer_bk_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_write_pointer_bk_o_ap_vld;
    end else begin
        write_pointer_bk_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        write_pointer_vi_o = grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o;
    end else begin
        write_pointer_vi_o = write_pointer_vi_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        write_pointer_vi_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_write_pointer_vi_o_ap_vld;
    end else begin
        write_pointer_vi_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        write_pointer_vo_o = grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o;
    end else begin
        write_pointer_vo_o = write_pointer_vo_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8))) begin
        write_pointer_vo_o_ap_vld = grp_enqueue_dequeue_fram_fu_257_write_pointer_vo_o_ap_vld;
    end else begin
        write_pointer_vo_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (empty_15_fu_403_p2 == 1'd1) & (empty_30_fu_493_p2 == 1'd0) & (1'd1 == and_ln23_fu_373_p2) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((empty_15_fu_403_p2 == 1'd0) & (1'd1 == and_ln23_fu_373_p2) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1)) | ((empty_30_fu_493_p2 == 1'd1) & (1'd1 == and_ln23_fu_373_p2) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == and_ln23_fu_373_p2) & (tmp_fu_353_p3 == 1'd0) & (s_class == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_353_p3 == 1'd0) & (s_class_read_read_fu_202_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_fu_353_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln35_fu_499_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (icmp_ln80_fu_582_p2 == 1'd0) & (icmp_ln67_fu_561_p2 == 1'd0) & (empty_34_fu_552_p2 == 1'd0) & (icmp_ln41_fu_536_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (icmp_ln80_fu_582_p2 == 1'd1) & (icmp_ln67_fu_561_p2 == 1'd0) & (empty_34_fu_552_p2 == 1'd0) & (icmp_ln41_fu_536_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (icmp_ln67_fu_561_p2 == 1'd1) & (empty_34_fu_552_p2 == 1'd0) & (icmp_ln41_fu_536_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (empty_34_fu_552_p2 == 1'd1) & (icmp_ln41_fu_536_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((1'b1 == ap_CS_fsm_state6) & (grp_compose_mac_frame_fu_303_ap_done == 1'b1) & (icmp_ln41_fu_536_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9_on_subcall_done) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_enqueue_dequeue_fram_fu_257_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln41_fu_521_p2 = ($signed(up) + $signed(4'd15));

assign add_ln80_fu_567_p2 = ($signed(up) + $signed(4'd10));

assign and_ln23_fu_373_p2 = (icmp_ln23_fu_361_p2 & icmp_ln23_1_fu_367_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9_on_subcall_done = (((grp_random_int_gen_fu_295_ap_done == 1'b0) & (ap_predicate_op126_call_state9 == 1'b1)) | ((grp_random_int_gen_fu_295_ap_done == 1'b0) & (ap_predicate_op117_call_state9 == 1'b1)) | ((grp_random_int_gen_fu_295_ap_done == 1'b0) & (ap_predicate_op108_call_state9 == 1'b1)) | ((grp_random_int_gen_fu_295_ap_done == 1'b0) & (ap_predicate_op99_call_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_931 = ((1'b1 == ap_CS_fsm_state9) & (empty_15_reg_649 == 1'd1) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1));
end

always @ (*) begin
    ap_condition_936 = ((icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (medium_state_read_3_reg_701 == 1'd0) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0));
end

always @ (*) begin
    ap_condition_941 = ((icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (medium_state_read_2_reg_709 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0));
end

always @ (*) begin
    ap_condition_946 = ((icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (medium_state_read_1_reg_722 == 1'd0) & (icmp_ln41_reg_681 == 1'd0));
end

always @ (*) begin
    ap_condition_950 = ((icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (medium_state_read_reg_735 == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_call_state9 = ((icmp_ln69_reg_705 == 1'd1) & (icmp_ln67_reg_689 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_2_reg_709 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1));
end

always @ (*) begin
    ap_predicate_op117_call_state9 = ((icmp_ln56_reg_718 == 1'd1) & (empty_34_reg_685 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_1_reg_722 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1));
end

always @ (*) begin
    ap_predicate_op126_call_state9 = ((icmp_ln43_reg_731 == 1'd1) & (icmp_ln41_reg_681 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_reg_735 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1));
end

always @ (*) begin
    ap_predicate_op99_call_state9 = ((icmp_ln82_reg_697 == 1'd1) & (icmp_ln80_reg_693 == 1'd1) & (empty_15_reg_649 == 1'd1) & (medium_state_read_3_reg_701 == 1'd0) & (icmp_ln67_reg_689 == 1'd0) & (empty_34_reg_685 == 1'd0) & (icmp_ln41_reg_681 == 1'd0) & (empty_30_reg_653 == 1'd0) & (1'd1 == and_ln23_reg_645) & (tmp_reg_641 == 1'd0) & (s_class == 1'd1));
end

assign be_backoff_counter = grp_random_int_gen_fu_295_ap_return;

assign bk_backoff_counter = grp_random_int_gen_fu_295_ap_return;

assign data_address0 = zext_ln36_fu_511_p1;

assign edca_queues_address0 = grp_enqueue_dequeue_fram_fu_257_edca_queues_address0;

assign edca_queues_d0 = grp_enqueue_dequeue_fram_fu_257_edca_queues_d0;

assign empty_12_fu_385_p2 = ((d_rate == 7'd12) ? 1'b1 : 1'b0);

assign empty_13_fu_391_p2 = (empty_fu_379_p2 | empty_12_fu_385_p2);

assign empty_14_fu_397_p2 = ((d_rate == 7'd6) ? 1'b1 : 1'b0);

assign empty_15_fu_403_p2 = (empty_14_fu_397_p2 | empty_13_fu_391_p2);

assign empty_16_fu_409_p2 = ((tx_power_lvl == 4'd15) ? 1'b1 : 1'b0);

assign empty_17_fu_415_p2 = ((tx_power_lvl == 4'd14) ? 1'b1 : 1'b0);

assign empty_18_fu_421_p2 = (empty_17_fu_415_p2 | empty_16_fu_409_p2);

assign empty_19_fu_427_p2 = ((tx_power_lvl == 4'd13) ? 1'b1 : 1'b0);

assign empty_20_fu_433_p2 = (empty_19_fu_427_p2 | empty_18_fu_421_p2);

assign empty_21_fu_439_p2 = ((tx_power_lvl == 4'd12) ? 1'b1 : 1'b0);

assign empty_22_fu_445_p2 = (empty_21_fu_439_p2 | empty_20_fu_433_p2);

assign empty_23_fu_451_p2 = ((tx_power_lvl == 4'd11) ? 1'b1 : 1'b0);

assign empty_24_fu_457_p2 = (empty_23_fu_451_p2 | empty_22_fu_445_p2);

assign empty_25_fu_463_p2 = ((tx_power_lvl == 4'd10) ? 1'b1 : 1'b0);

assign empty_26_fu_469_p2 = (empty_25_fu_463_p2 | empty_24_fu_457_p2);

assign empty_27_fu_475_p2 = ((tx_power_lvl == 4'd9) ? 1'b1 : 1'b0);

assign empty_28_fu_481_p2 = (empty_27_fu_475_p2 | empty_26_fu_469_p2);

assign empty_29_fu_487_p2 = ((tx_power_lvl == 4'd0) ? 1'b1 : 1'b0);

assign empty_30_fu_493_p2 = (empty_29_fu_487_p2 | empty_28_fu_481_p2);

assign empty_32_fu_542_p2 = ((up == 4'd3) ? 1'b1 : 1'b0);

assign empty_33_fu_547_p2 = ((up == 4'd0) ? 1'b1 : 1'b0);

assign empty_34_fu_552_p2 = (empty_33_fu_547_p2 | empty_32_fu_542_p2);

assign empty_fu_379_p2 = ((d_rate == 7'd24) ? 1'b1 : 1'b0);

assign grp_compose_mac_frame_fu_303_ap_start = grp_compose_mac_frame_fu_303_ap_start_reg;

assign grp_enqueue_dequeue_fram_fu_257_ap_start = grp_enqueue_dequeue_fram_fu_257_ap_start_reg;

assign grp_fu_336_p2 = ((grp_enqueue_dequeue_fram_fu_257_ap_return == 4'd14) ? 1'b1 : 1'b0);

assign grp_fu_342_p2 = (seq_number_load_reg_675 + 12'd1);

assign grp_random_int_gen_fu_295_ap_start = grp_random_int_gen_fu_295_ap_start_reg;

assign grp_read_fu_214_p2 = medium_state;

assign i_fu_505_p2 = (i_0_reg_246 + 7'd1);

assign icmp_ln23_1_fu_367_p2 = ((c_identifier_channel_number == 8'd178) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_361_p2 = ((c_identifier_operating_class == 8'd17) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_499_p2 = ((i_0_reg_246 == 7'd70) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_536_p2 = ((tmp_5_fu_526_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_561_p2 = (($signed(trunc_ln67_fu_558_p1) < $signed(3'd6)) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_582_p2 = ((tmp_6_fu_572_p4 == 3'd0) ? 1'b1 : 1'b0);

assign s_class_read_read_fu_202_p2 = s_class;

assign source_addr_mac_address0 = grp_compose_mac_frame_fu_303_source_addr_mac_address0;

assign source_addr_mac_address1 = grp_compose_mac_frame_fu_303_source_addr_mac_address1;

assign source_addr_mac_ce0 = grp_compose_mac_frame_fu_303_source_addr_mac_ce0;

assign source_addr_mac_ce1 = grp_compose_mac_frame_fu_303_source_addr_mac_ce1;

assign tmp_5_fu_526_p4 = {{add_ln41_fu_521_p2[3:1]}};

assign tmp_6_fu_572_p4 = {{add_ln80_fu_567_p2[3:1]}};

assign tmp_fu_353_p3 = up[32'd3];

assign trunc_ln67_fu_558_p1 = up[2:0];

assign vi_backoff_counter = grp_random_int_gen_fu_295_ap_return;

assign vo_backoff_counter = grp_random_int_gen_fu_295_ap_return;

assign zext_ln36_fu_511_p1 = i_0_reg_246;

always @ (posedge ap_clk) begin
    zext_ln36_reg_665[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //ma_unitdatax_request
