/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: emi_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.1
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for emi module.
void emi_iomux_config(void)
{
    // Config emi.DRAM_A[0] to pad DRAM_A0(M19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[1] to pad DRAM_A1(L21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[10] to pad DRAM_A10(K19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[11] to pad DRAM_A11(L22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[12] to pad DRAM_A12(L20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[13] to pad DRAM_A13(L23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[14] to pad DRAM_A14(N18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[15] to pad DRAM_A15(M18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[2] to pad DRAM_A2(M20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[3] to pad DRAM_A3(N20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[4] to pad DRAM_A4(K20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[5] to pad DRAM_A5(N21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[6] to pad DRAM_A6(M22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[7] to pad DRAM_A7(N22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[8] to pad DRAM_A8(N23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_A[9] to pad DRAM_A9(M21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_CAS to pad DRAM_CAS(L18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS(0x53FA8574)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_DSE(DSE_240OHM));

    // Config emi.DRAM_CS[0] to pad DRAM_CS0(K18)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_CS[1] to pad DRAM_CS1(P19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[0] to pad DRAM_D0(H20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[1] to pad DRAM_D1(G21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[10] to pad DRAM_D10(E22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[11] to pad DRAM_D11(D20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[12] to pad DRAM_D12(E23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[13] to pad DRAM_D13(C23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[14] to pad DRAM_D14(F23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[15] to pad DRAM_D15(C22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[16] to pad DRAM_D16(U20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[17] to pad DRAM_D17(T21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[18] to pad DRAM_D18(U21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[19] to pad DRAM_D19(R21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[2] to pad DRAM_D2(J21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[20] to pad DRAM_D20(U23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[21] to pad DRAM_D21(R22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[22] to pad DRAM_D22(U22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[23] to pad DRAM_D23(R23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[24] to pad DRAM_D24(Y20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[25] to pad DRAM_D25(W21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[26] to pad DRAM_D26(Y21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[27] to pad DRAM_D27(W22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[28] to pad DRAM_D28(AA23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[29] to pad DRAM_D29(V23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[3] to pad DRAM_D3(G20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[30] to pad DRAM_D30(AA22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[31] to pad DRAM_D31(W23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[4] to pad DRAM_D4(J23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[5] to pad DRAM_D5(G23)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[6] to pad DRAM_D6(J22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[7] to pad DRAM_D7(G22)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[8] to pad DRAM_D8(E21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_D[9] to pad DRAM_D9(D21)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRHYS(0x53FA8710)
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for group: DDRHYS (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //             DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //             DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_SDQS0
    //             DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3).
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS(HYS_DISABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRMODE(0x53FA8714)
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Select one out of next values for group: DDRMODE (Pads: DRAM_D0 DRAM_D1 DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14
    //                   DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21 DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26
    //                   DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5 DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9).
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //     DDR_INPUT_DIFF (1) - Differential input mode
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT(DDR_INPUT_CMOS));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_DQM[0] to pad DRAM_DQM0(H21)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0(0x53FA8584)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE(DSE_240OHM));

    // Config emi.DRAM_DQM[1] to pad DRAM_DQM1(E20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1(0x53FA8594)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE(DSE_240OHM));

    // Config emi.DRAM_DQM[2] to pad DRAM_DQM2(T20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2(0x53FA8560)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE(DSE_240OHM));

    // Config emi.DRAM_DQM[3] to pad DRAM_DQM3(W20)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3(0x53FA8554)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: NA/240 NA 240 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE(DSE_240OHM));

    // Config emi.DRAM_ODT[0] to pad DRAM_SDODT0(J18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_WR(0x000800C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0(0x53FA8580)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDODT0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDODT0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDODT0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_ODT(ODT_OFF) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT0_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_ODT[1] to pad DRAM_SDODT1(R18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_WR(0x000800C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1(0x53FA8564)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDODT1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDODT1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDODT1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDODT1_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_RAS to pad DRAM_RAS(J19)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_WR(0x00080020);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS(0x53FA8588)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: NA/120 NA 120 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_DSE(DSE_240OHM));

    // Config emi.DRAM_RESET to pad DRAM_RESET(P18)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_WR(0x000800C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET(0x53FA856C)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for pad: DRAM_RESET.
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_RESET.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_RESET.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_RESET.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDBA[0] to pad DRAM_SDBA0(R19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_SDBA[1] to pad DRAM_SDBA1(P20)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_SDBA[2] to pad DRAM_SDBA2(N19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.DRAM_SDCKE[0] to pad DRAM_SDCKE0(H19)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_WR(0x000000C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0(0x53FA858C)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination Field Reset: ODT_OFF
    //                 Read Only Field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Drive Strength Field Reset: DSE_DISABLED
    //                 Read Only Field
    //                 NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDCKE0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDCKE0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDCKE0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE(DSE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDCKE[1] to pad DRAM_SDCKE1(T19)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_WR(0x000000C0);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1(0x53FA855C)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Drive Strength Field Reset: DSE_DISABLED
    //                 Read Only Field
    //                 NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_CTLDS
    //     DSE_DISABLED (0) - Output driver disabled.
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: DRAM_SDCKE1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDCKE1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDCKE1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE(DSE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDCLK0 to pad DRAM_SDCLK_0(K23)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_WR(0x00080220);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0(0x53FA8578)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_DIFF
    //                   Read Only Field
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_PUE(PUE_KEEP) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_0_PUS(PUS_100KOHM_PU));

    // Config emi.DRAM_SDCLK1 to pad DRAM_SDCLK_1(P22)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_WR(0x00080220);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1(0x53FA8570)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_DIFF
    //                   Read Only Field
    //     DDR_INPUT_DIFF (1) - Differential input mode
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPKE
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_KEEP
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRPK
    //     PUE_KEEP (0) - Keeper
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK_1_DSE(DSE_240OHM));

    // Config emi.DRAM_SDQS[0] to pad DRAM_SDQS0(H23)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0(0x53FA857C)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS0.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDQS[1] to pad DRAM_SDQS1(D23)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1(0x53FA8590)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS1.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDQS[2] to pad DRAM_SDQS2(T22)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2(0x53FA8568)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination field Reset: ODT_OFF
    //                 Read-only field
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: 50/40 NA 40 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS2.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDQS[3] to pad DRAM_SDQS3(Y22)
    // HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_WR(0x00080040);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3(0x53FA8558)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Read Only Field
    //                     NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
    //     DDR_SEL_RES0 (0) - Reserved
    //   ODT [24:22] - On Die Termination Field Reset: ODT_OFF
    //                 Read-only field.
    //     ODT_OFF (0) - Off
    //   DSE [21:19] - Refer to . Reset: DSE_240OHM
    //                 Drive Strength Field
    //                 NOTE: NA/ 48 NA 48 NA [Ohm]
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    //     DSE_60OHM (4) - 60 Ohm
    //     DSE_48OHM (5) - 48 Ohm
    //     DSE_40OHM (6) - 40 Ohm
    //     DSE_34OHM (7) - 34 Ohm
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DDR_INPUT [9] - DDR / CMOS Input Mode Field Reset: DDR_INPUT_CMOS
    //                   Read Only Field
    //                   NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
    //     DDR_INPUT_CMOS (0) - CMOS input type
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Read Only Field
    //             NOTE: Can be configured using Group Control Register (GCR): IOMUXC_SW_PAD_CTL_GRP_DDRHYS
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_DISABLED
    //             Select one out of next values for pad: DRAM_SDQS3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: DRAM_SDQS3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PD
    //               Select one out of next values for pad: DRAM_SDQS3.
    //     PUS_100KOHM_PD (0) - 100K Ohm Pull Down
    //     PUS_47KOHM_PU (1) - 47K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    HW_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_DSE(DSE_240OHM) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PKE(PKE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_PUS(PUS_100KOHM_PD));

    // Config emi.DRAM_SDWE to pad DRAM_SDWE(L19)
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(0x00000080);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(0x00000040);
    // HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(0x00000000);
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPKE(0x53FA86FC)
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for group: DDRPKE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE(PKE_ENABLED));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDRPK(0x53FA8708)
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for group: DDRPK (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //             DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //             DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //             DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //             DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //             DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDWE).
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    HW_IOMUXC_SW_PAD_CTL_GRP_DDRPK_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE(PUE_PULL));
    // Pad Group Control Register:
    // IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE(0x53FA8724)
    //   DDR_SEL [26:25] - ddr_sel Field Reset: DDR_SEL_RES0
    //                     Select one out of next values for group: DDR_TYPE (Pads: DRAM_A0 DRAM_A1 DRAM_A10 DRAM_A11 DRAM_A12 DRAM_A13 DRAM_A14
    //                     DRAM_A15 DRAM_A2 DRAM_A3 DRAM_A4 DRAM_A5 DRAM_A6 DRAM_A7 DRAM_A8 DRAM_A9 DRAM_CAS DRAM_CS0 DRAM_CS1 DRAM_D0 DRAM_D1
    //                     DRAM_D10 DRAM_D11 DRAM_D12 DRAM_D13 DRAM_D14 DRAM_D15 DRAM_D16 DRAM_D17 DRAM_D18 DRAM_D19 DRAM_D2 DRAM_D20 DRAM_D21
    //                     DRAM_D22 DRAM_D23 DRAM_D24 DRAM_D25 DRAM_D26 DRAM_D27 DRAM_D28 DRAM_D29 DRAM_D3 DRAM_D30 DRAM_D31 DRAM_D4 DRAM_D5
    //                     DRAM_D6 DRAM_D7 DRAM_D8 DRAM_D9 DRAM_DQM0 DRAM_DQM1 DRAM_DQM2 DRAM_DQM3 DRAM_RAS DRAM_SDBA0 DRAM_SDBA1 DRAM_SDBA2
    //                     DRAM_SDCKE0 DRAM_SDCKE1 DRAM_SDCLK_0 DRAM_SDCLK_1 DRAM_SDODT0 DRAM_SDODT1 DRAM_SDQS0 DRAM_SDQS1 DRAM_SDQS2 DRAM_SDQS3
    //                     DRAM_SDWE).
    //                     NOTE: 2-bit control signal to select ZQ resistor for driver calibration: 
    //     DDR_SEL_RES0 (0) - Reserved
    //     DDR_SEL_RES1 (1) - Reserved
    //     DDR_SEL_LPDDR2 (2) - LPDDR2 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.2V)
    //     DDR_SEL_DDR3 (3) - DDR3 mode (240 Ohm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm drive strngths at 1.5V)
    HW_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_WR(
            BF_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL(DDR_SEL_RES0));

    // Config emi.NAND_WEIM_DA[0] to pad EIM_DA0(Y8)
    // NANDF_D0 and EIM_DA0
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA0(0x53FA819C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA0.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA0.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[0] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[0] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[9] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[9] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG2[5] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA0(0x53FA84EC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA0.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA0.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[1] to pad EIM_DA1(AC4)
    // NANDF_D1 and EIM_DA1
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA1(0x53FA81A0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA1.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA1.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[1] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[1] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[8] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[8] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG2[4] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA1(0x53FA84F0)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA1.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA1.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[10] to pad EIM_DA10(AB7)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA10(0x53FA81C4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA10.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA10.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[10] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[10] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN15 of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_DATA_EN of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_IND_SENS1_DATA_EN_SELECT_INPUT for mode ALT4.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG3[1] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA10(0x53FA8514)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA10.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA10.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA10.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA10.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA10.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA10.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[11] to pad EIM_DA11(AC6)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA11(0x53FA81C8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA11.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 4 iomux modes to be used for pad: EIM_DA11.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[11] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[11] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN2 of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_HSYNC of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_IND_SENS1_HSYNC_SELECT_INPUT for mode ALT4.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA11(0x53FA8518)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA11.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA11.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA11.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA11.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA11.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA11.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[12] to pad EIM_DA12(V10)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA12(0x53FA81CC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA12.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 4 iomux modes to be used for pad: EIM_DA12.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[12] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[12] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN3 of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_VSYNC of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_IND_SENS1_VSYNC_SELECT_INPUT for mode ALT4.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA12(0x53FA851C)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA12.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA12.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA12.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA12.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA12.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA12.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[13] to pad EIM_DA13(AC7)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA13(0x53FA81D0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA13.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 4 iomux modes to be used for pad: EIM_DA13.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[13] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[13] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_D0_CS of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DI1_EXT_CLK of instance: ccm.
    //                NOTE: - Config Register IOMUXC_CCM_IPP_DI1_CLK_SELECT_INPUT for mode ALT4.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA13(0x53FA8520)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA13.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA13.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA13.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA13.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA13.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA13.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[14] to pad EIM_DA14(Y10)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA14(0x53FA81D4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA14.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 4 iomux modes to be used for pad: EIM_DA14.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[14] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[14] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_D1_CS of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DI0_EXT_CLK of instance: ccm.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA14(0x53FA8524)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA14.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA14.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA14.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA14.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA14.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA14.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[15] to pad EIM_DA15(AA9)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA15(0x53FA81D8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA15.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 4 iomux modes to be used for pad: EIM_DA15.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[15] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[15] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN1 of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DI1_PIN4 of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA15(0x53FA8528)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA15.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA15.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA15.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA15.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA15.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA15.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[2] to pad EIM_DA2(AA7)
    // NANDF_D2 and EIM_DA2
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA2(0x53FA81A4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA2.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA2.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[2] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[2] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[7] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[7] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG2[3] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA2(0x53FA84F4)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA2.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA2.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA2.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA2.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA2.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA2.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[3] to pad EIM_DA3(W9)
    // NANDF_D3 and EIM_DA3
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA3(0x53FA81A8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA3.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA3.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[3] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[3] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[6] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[6] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG2[2] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA3(0x53FA84F8)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA3.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA3.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA3.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA3.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA3.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA3.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[4] to pad EIM_DA4(AB6)
    // NANDF_D4 and EIM_DA4
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA4(0x53FA81AC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA4.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA4.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[4] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[4] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[5] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[5] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG3[7] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA4(0x53FA84FC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA4.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA4.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA4.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA4.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA4.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA4.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[5] to pad EIM_DA5(V9)
    // NANDF_D5 and EIM_DA5
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA5(0x53FA81B0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA5.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA5.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[5] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[5] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[4] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[4] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG3[6] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA5(0x53FA8500)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA5.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA5.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA5.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA5.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA5.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA5.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[6] to pad EIM_DA6(Y9)
    // NANDF_D6 and EIM_DA6
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA6(0x53FA81B4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA6.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA6.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[6] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[6] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[3] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[3] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG3[5] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA6(0x53FA8504)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA6.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA6.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA6.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA6.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA6.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA6.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[7] to pad EIM_DA7(AC5)
    // NANDF_D7 and EIM_DA7
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA7(0x53FA81B8)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA7.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA7.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[7] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[7] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[2] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[2] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG3[4] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA7(0x53FA8508)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA7.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA7.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA7.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA7.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA7.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA7.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[8] to pad EIM_DA8(AA8)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA8(0x53FA81BC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA8.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA8.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[8] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[8] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[1] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[1] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG3[3] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA8(0x53FA850C)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA8.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA8.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA8.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA8.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA8.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA8.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8_DSE(DSE_120OHM));

    // Config emi.NAND_WEIM_DA[9] to pad EIM_DA9(W10)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_DA9(0x53FA81C0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_DA9.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_DA9.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NAND_WEIM_DA[9] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[9] of instance: gpio3.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[0] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[0] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG3[2] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_DA9(0x53FA8510)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_DA9.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_DA9.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_DA9.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_DA9.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_DA9.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_DA9.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9_DSE(DSE_120OHM));

    // Config emi.NANDF_ALE to pad NANDF_ALE(Y11)
    // NANDF_ALE
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE(0x53FA822C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_ALE.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 3 iomux modes to be used for pad: NANDF_ALE.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_ALE of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[8] of instance: gpio6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: VSTATUS[1] of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_ALE_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE(0x53FA85A4)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_ALE.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_ALE.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_ALE.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_ALE.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_ALE.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_ALE.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_ALE_DSE(DSE_120OHM));

    // Config emi.NANDF_CLE to pad NANDF_CLE(AA10)
    // NANDF_CLE
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE(0x53FA8228)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_CLE.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 3 iomux modes to be used for pad: NANDF_CLE.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_CLE of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[7] of instance: gpio6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: VSTATUS[0] of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_CLE_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE(0x53FA85A0)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_CLE.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_CLE.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_CLE.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_CLE.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_CLE.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_CLE.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CLE_DSE(DSE_120OHM));

    // Config emi.NANDF_CS[0] to pad NANDF_CS0(W12)
    // NANDF_CS0
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0(0x53FA8238)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_CS0.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 3 iomux modes to be used for pad: NANDF_CS0.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_CS[0] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[11] of instance: gpio6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: VSTATUS[4] of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS0_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0(0x53FA85B0)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_CS0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_CS0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_CS0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_CS0.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_CS0.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_CS0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS0_DSE(DSE_120OHM));

    // Config emi.NANDF_CS[1] to pad NANDF_CS1(V13)
    // NANDF_CS1
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1(0x53FA823C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_CS1.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 4 iomux modes to be used for pad: NANDF_CS1.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_CS[1] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[14] of instance: gpio6.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: MLBCLK of instance: mlb.
    //                NOTE: - Config Register IOMUXC_MLB_MLBCLK_IN_SELECT_INPUT for mode ALT6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: VSTATUS[5] of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_CS1_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1(0x53FA85B4)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_CS1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_CS1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_CS1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_CS1.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_CS1.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_CS1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_CS1_DSE(DSE_120OHM));

    // Config emi.NANDF_RB[0] to pad NANDF_RB0(U11)
    // NANDF_RB0
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0(0x53FA8234)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_RB0.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 3 iomux modes to be used for pad: NANDF_RB0.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_RB[0] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[10] of instance: gpio6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: VSTATUS[3] of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_RB0_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0(0x53FA85AC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_RB0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_RB0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_RB0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_RB0.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_RB0.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_RB0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RB0_DSE(DSE_120OHM));

    // Config emi.NANDF_RE_B to pad NANDF_RE_B(AC8)
    // NANDF_RE_B
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_RE_B_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_RE_B(0x53FA81E0)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_RE_B.
    //   MUX_MODE [0] - MUX Mode Select Field Reset: ALT1
    //                  Select 1 of 2 iomux modes to be used for pad: NANDF_RE_B.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_RE_B of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[13] of instance: gpio6.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_RE_B_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_RE_B_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_RE_B_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B(0x53FA8530)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_RE_B.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_RE_B.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_RE_B.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_RE_B.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_RE_B.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_RE_B.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_RE_B_DSE(DSE_120OHM));

    // Config emi.NANDF_WE_B to pad NANDF_WE_B(AB8)
    // NANDF_WE_B
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_WE_B_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_WE_B(0x53FA81DC)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_WE_B.
    //   MUX_MODE [0] - MUX Mode Select Field Reset: ALT1
    //                  Select 1 of 2 iomux modes to be used for pad: NANDF_WE_B.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_WE_B of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[12] of instance: gpio6.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_WE_B_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_WE_B_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_WE_B_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B(0x53FA852C)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_WE_B.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_WE_B.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_WE_B.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_WE_B.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_WE_B.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_WE_B.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WE_B_DSE(DSE_120OHM));

    // Config emi.NANDF_WP_B to pad NANDF_WP_B(AC9)
    // NANDF_WP_B
    // HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B(0x53FA8230)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad NANDF_WP_B.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 3 iomux modes to be used for pad: NANDF_WP_B.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: NANDF_WP_B of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[9] of instance: gpio6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: VSTATUS[2] of instance: usbphy1.
    HW_IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_NANDF_WP_B_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B(0x53FA85A8)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: NANDF_WP_B.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: NANDF_WP_B.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: NANDF_WP_B.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: NANDF_WP_B.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: NANDF_WP_B.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: NANDF_WP_B.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_NANDF_WP_B_DSE(DSE_120OHM));

    // Config emi.WEIM_A[16] to pad EIM_A16(AA5)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A16_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A16(0x53FA817C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A16.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_A16.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[16] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[22] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI1_DISP_CLK of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_PIXCLK of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[1] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A16_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A16_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A16_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A16(0x53FA84C8)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_A16.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A16.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A16.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A16.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A16.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A16.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A16_DSE(DSE_120OHM));

    // Config emi.WEIM_A[17] to pad EIM_A17(V7)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A17_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A17(0x53FA8178)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A17.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_A17.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[17] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[21] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DISP1_DAT[12] of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_D[12] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[2] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A17_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A17_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A17_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A17(0x53FA84C4)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_A17.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A17.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A17.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A17.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A17.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A17.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A17_DSE(DSE_120OHM));

    // Config emi.WEIM_A[18] to pad EIM_A18(AB3)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A18_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A18(0x53FA8174)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A18.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_A18.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[18] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[20] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DISP1_DAT[13] of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_D[13] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[3] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A18_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A18_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A18_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A18(0x53FA84C0)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_A18.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A18.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A18.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A18.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A18.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A18.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A18_DSE(DSE_120OHM));

    // Config emi.WEIM_A[19] to pad EIM_A19(W7)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A19_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A19(0x53FA8170)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A19.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_A19.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[19] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[19] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DISP1_DAT[14] of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_D[14] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[4] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A19_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A19_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A19_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A19(0x53FA84BC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_A19.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A19.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A19.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A19.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A19.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A19.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A19_DSE(DSE_120OHM));

    // Config emi.WEIM_A[20] to pad EIM_A20(Y6)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A20_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A20(0x53FA816C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A20.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_A20.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[20] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[18] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DISP1_DAT[15] of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_D[15] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[5] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A20_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A20_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A20_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A20(0x53FA84B8)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_A20.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A20.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A20.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A20.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A20.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A20.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A20_DSE(DSE_120OHM));

    // Config emi.WEIM_A[21] to pad EIM_A21(AA4)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A21_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A21(0x53FA8168)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A21.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_A21.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[21] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[17] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DISP1_DAT[16] of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_D[16] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[6] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A21_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A21_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A21_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A21(0x53FA84B4)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_A21.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A21.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A21.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A21.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A21.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A21.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A21_DSE(DSE_120OHM));

    // Config emi.WEIM_A[22] to pad EIM_A22(AA3)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A22_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A22(0x53FA8164)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A22.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_A22.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[22] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[16] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DISP1_DAT[17] of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_D[17] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[7] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A22_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A22_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A22_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A22(0x53FA84B0)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_A22.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A22.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A22.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A22.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A22.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A22.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A22_DSE(DSE_120OHM));

    // Config emi.WEIM_A[23] to pad EIM_A23(V6)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A23_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_A23(0x53FA8160)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_A23.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 6 iomux modes to be used for pad: EIM_A23.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_A[23] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[6] of instance: gpio6.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DISP1_DAT[18] of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI1_D[18] of instance: ipu.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: SISG[3] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: ENDSESSION of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_A23_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A23_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_A23_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_A23(0x53FA84AC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_A23.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_A23.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_A23.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_A23.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_A23.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_A23.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_A23_DSE(DSE_120OHM));

    // Config emi.WEIM_BCLK to pad EIM_BCLK(W11)
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_WR(0x000000E4);
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK(0x53FA8538)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_BCLK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_BCLK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_BCLK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Read Only Field
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Read Only Field
    //     ODE_DISABLED (0) - Open Drain Disabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_BCLK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK_DSE(DSE_120OHM));

    // Config emi.WEIM_CS[0] to pad EIM_CS0(W8)
    // NOR_CE_B and EIM_CS0
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_CS0(0x53FA8180)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_CS0.
    //   MUX_MODE [1:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 4 iomux modes to be used for pad: EIM_CS0.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_CS[0] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[23] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SCLK of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN5 of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_CS0(0x53FA84CC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_CS0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_CS0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_CS0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_CS0.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_CS0.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_CS0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_DSE(DSE_120OHM));

    // Config emi.WEIM_CS[1] to pad EIM_CS1(Y7)
    // EIM_CS1_B
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_CS1(0x53FA8184)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_CS1.
    //   MUX_MODE [1:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 4 iomux modes to be used for pad: EIM_CS1.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_CS[1] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[24] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MOSI of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN6 of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_CS1(0x53FA84D0)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_CS1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_CS1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_CS1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_CS1.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_CS1.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_CS1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1_DSE(DSE_120OHM));

    // Config emi.WEIM_D[16] to pad EIM_D16(U6)
    // eCSPI1_SCLK and EIM_D16
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D16_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D16(0x53FA8118)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D16.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 6 iomux modes to be used for pad: EIM_D16.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[16] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[16] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI0_PIN5 of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB1_SER_CLK of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SCLK of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: SDA of instance: i2c2.
    //                NOTE: - Config Register IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT for mode ALT5.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D16_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D16_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D16_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D16(0x53FA8460)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D16.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D16.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D16.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D16.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D16.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D16.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D16_DSE(DSE_120OHM));

    // Config emi.WEIM_D[17] to pad EIM_D17(U5)
    // eCSPI1_MISO and EIM_D17
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D17_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D17(0x53FA811C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D17.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 6 iomux modes to be used for pad: EIM_D17.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[17] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[17] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI0_PIN6 of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB1_SER_DIN of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_DI_1_IND_DISPB_SD_D_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: MISO of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: SCL of instance: i2c3.
    //                NOTE: - Config Register IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT for mode ALT5.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D17_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D17_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D17_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D17(0x53FA8464)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D17.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D17.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D17.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D17.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D17.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D17.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D17_DSE(DSE_120OHM));

    // Config emi.WEIM_D[18] to pad EIM_D18(V1)
    // eCSPI1_MOSI and EIM_D18
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D18_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D18(0x53FA8120)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D18.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: EIM_D18.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[18] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[18] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI0_PIN7 of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB1_SER_DIO of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_DI_1_IND_DISPB_SD_D_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: MOSI of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: SDA of instance: i2c3.
    //                NOTE: - Config Register IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT for mode ALT5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: DI1_D0_CS of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D18_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D18_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D18_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D18(0x53FA8468)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D18.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D18.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D18.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D18.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D18.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D18.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D18_DSE(DSE_120OHM));

    // Config emi.WEIM_D[19] to pad EIM_D19(V2)
    // eCSPI1_CS_B and EIM_D19
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D19_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D19(0x53FA8124)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D19.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D19.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[19] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[19] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI0_PIN8 of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB1_SER_RS of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SS1 of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: EPITO of instance: epit1.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: CTS of instance: uart1.
    //                NOTE: - Config Register IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT for mode ALT6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: USBH2_OC of instance: usboh3.
    //                NOTE: - Config Register IOMUXC_USBOH3_IPP_IND_UH2_OC_SELECT_INPUT for mode ALT7.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D19_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D19_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D19_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D19(0x53FA846C)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D19.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D19.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D19.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D19.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D19.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D19.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D19_DSE(DSE_120OHM));

    // Config emi.WEIM_D[20] to pad EIM_D20(W1)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D20_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D20(0x53FA8128)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D20.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D20.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[20] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[20] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI0_PIN16 of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: SER_DISP0_CS of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SS0 of instance: cspi.
    //                NOTE: - Config Register IOMUXC_CSPI_IPP_IND_SS0_B_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: EPITO of instance: epit2.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: RTS of instance: uart1.
    //                NOTE: - Config Register IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT for mode ALT6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: USBH2_PWR of instance: usboh3.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D20_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D20_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D20_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D20(0x53FA8470)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D20.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D20.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D20.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D20.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D20.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D20.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D20_DSE(DSE_120OHM));

    // Config emi.WEIM_D[21] to pad EIM_D21(V3)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D21_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D21(0x53FA812C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D21.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 7 iomux modes to be used for pad: EIM_D21.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[21] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[21] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI0_PIN17 of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB0_SER_CLK of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SCLK of instance: cspi.
    //                NOTE: - Config Register IOMUXC_CSPI_IPP_CSPI_CLK_IN_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: SCL of instance: i2c1.
    //                NOTE: - Config Register IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT for mode ALT5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: USBOTG_OC of instance: usboh3.
    //                NOTE: - Config Register IOMUXC_USBOH3_IPP_IND_OTG_OC_SELECT_INPUT for mode ALT6.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D21_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D21_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D21_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D21(0x53FA8474)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D21.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D21.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D21.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D21.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D21.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D21.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D21_DSE(DSE_120OHM));

    // Config emi.WEIM_D[22] to pad EIM_D22(W2)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D22_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_WR(0x000001C4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D22(0x53FA8130)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D22.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 6 iomux modes to be used for pad: EIM_D22.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[22] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[22] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: DI0_PIN1 of instance: ipu.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB0_SER_DIN of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_DI_0_IND_DISPB_SD_D_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: MISO of instance: cspi.
    //                NOTE: - Config Register IOMUXC_CSPI_IPP_IND_MISO_SELECT_INPUT for mode ALT4.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: USBOTG_PWR of instance: usboh3.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D22_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D22_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D22_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D22(0x53FA8478)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D22.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D22.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D22.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_360KOHM_PD
    //               Select one out of next values for pad: EIM_D22.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D22.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D22.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_PUS(PUS_360KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D22_DSE(DSE_120OHM));

    // Config emi.WEIM_D[23] to pad EIM_D23(Y1)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D23_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D23(0x53FA8134)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D23.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D23.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[23] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[23] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: CTS of instance: uart3.
    //                NOTE: - Config Register IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DCD of instance: uart1.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DI0_D0_CS of instance: ipu.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DI1_PIN2 of instance: ipu.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: CSI1_DATA_EN of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_IND_SENS1_DATA_EN_SELECT_INPUT for mode ALT6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DI1_PIN14 of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D23_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D23_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D23_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D23(0x53FA847C)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D23.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D23.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D23.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D23.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D23.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D23.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D23_DSE(DSE_120OHM));

    // Config emi.WEIM_D[24] to pad EIM_D24(Y2)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D24_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D24(0x53FA813C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D24.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D24.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[24] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[24] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: TXD_MUX of instance: uart3.
    //                NOTE: - Config Register IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: SS2 of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SS2 of instance: cspi.
    //                NOTE: - Config Register IOMUXC_CSPI_IPP_IND_SS2_B_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: AUD5_RXFS of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT for mode ALT5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: SS2 of instance: ecspi2.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DTR of instance: uart1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D24_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D24_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D24_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D24(0x53FA8484)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D24.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D24.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D24.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D24.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D24.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D24.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D24_DSE(DSE_120OHM));

    // Config emi.WEIM_D[25] to pad EIM_D25(W3)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D25_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D25(0x53FA8140)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D25.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D25.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[25] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[25] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: RXD_MUX of instance: uart3.
    //                NOTE: - Config Register IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: SS3 of instance: ecspi1.
    //                NOTE: - Config Register IOMUXC_ECSPI1_IPP_IND_SS_B_3_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SS3 of instance: cspi.
    //                NOTE: - Config Register IOMUXC_CSPI_IPP_IND_SS3_B_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: AUD5_RXC of instance: audmux.
    //                NOTE: - Config Register IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT for mode ALT5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: SS3 of instance: ecspi2.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DSR of instance: uart1.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D25_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D25_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D25_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D25(0x53FA8488)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D25.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D25.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D25.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D25.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D25.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D25.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D25_DSE(DSE_120OHM));

    // Config emi.WEIM_D[26] to pad EIM_D26(V5)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D26_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D26(0x53FA8144)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D26.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D26.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[26] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[26] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: TXD_MUX of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RXD of instance: firi.
    //                NOTE: - Config Register IOMUXC_FIRI_IPP_IND_RXD_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI0_D[1] of instance: ipu.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DI1_PIN11 of instance: ipu.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: SISG[2] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DISP1_DAT[22] of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D26_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D26_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D26_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D26(0x53FA848C)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D26.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D26.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D26.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D26.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D26.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D26.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D26_DSE(DSE_120OHM));

    // Config emi.WEIM_D[27] to pad EIM_D27(V4)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D27_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D27(0x53FA8148)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D27.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D27.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[27] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[27] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: RXD_MUX of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: TXD of instance: firi.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI0_D[0] of instance: ipu.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DI1_PIN13 of instance: ipu.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: SISG[3] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DISP1_DAT[23] of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D27_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D27_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D27_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D27(0x53FA8490)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D27.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D27.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D27.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D27.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D27.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D27.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D27_DSE(DSE_120OHM));

    // Config emi.WEIM_D[28] to pad EIM_D28(AA1)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D28_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D28(0x53FA814C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D28.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D28.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[28] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[28] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: CTS of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB0_SER_DIO of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_DI_0_IND_DISPB_SD_D_SELECT_INPUT for mode ALT3.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: MOSI of instance: cspi.
    //                NOTE: - Config Register IOMUXC_CSPI_IPP_IND_MOSI_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: SDA of instance: i2c1.
    //                NOTE: - Config Register IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT for mode ALT5.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: EXT_TRIG of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DI0_PIN13 of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D28_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D28_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D28_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D28(0x53FA8494)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D28.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D28.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D28.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D28.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D28.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D28.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D28_DSE(DSE_120OHM));

    // Config emi.WEIM_D[29] to pad EIM_D29(AA2)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D29_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D29(0x53FA8150)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D29.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D29.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[29] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[29] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: RTS of instance: uart2.
    //                NOTE: - Config Register IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISPB0_SER_RS of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: SS0 of instance: cspi.
    //                NOTE: - Config Register IOMUXC_CSPI_IPP_IND_SS0_B_SELECT_INPUT for mode ALT4.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DI1_PIN15 of instance: ipu.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: CSI1_VSYNC of instance: ipu.
    //                NOTE: - Config Register IOMUXC_IPU_IPP_IND_SENS1_VSYNC_SELECT_INPUT for mode ALT6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DI0_PIN14 of instance: ipu.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D29_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D29_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D29_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D29(0x53FA8498)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D29.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D29.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D29.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D29.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D29.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D29.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D29_DSE(DSE_120OHM));

    // Config emi.WEIM_D[30] to pad EIM_D30(W4)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D30_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D30(0x53FA8154)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D30.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D30.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[30] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[30] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: CTS of instance: uart3.
    //                NOTE: - Config Register IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI0_D[3] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DI0_PIN11 of instance: ipu.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DISP1_DAT[21] of instance: ipu.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: USBH1_OC of instance: usboh3.
    //                NOTE: - Config Register IOMUXC_USBOH3_IPP_IND_UH1_OC_SELECT_INPUT for mode ALT6.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: USBH2_OC of instance: usboh3.
    //                NOTE: - Config Register IOMUXC_USBOH3_IPP_IND_UH2_OC_SELECT_INPUT for mode ALT7.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D30_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D30_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D30_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D30(0x53FA849C)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D30.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D30.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D30.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_D30.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D30.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D30.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D30_DSE(DSE_120OHM));

    // Config emi.WEIM_D[31] to pad EIM_D31(W5)
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D31_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_WR(0x000001C4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_D31(0x53FA8158)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_D31.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 8 iomux modes to be used for pad: EIM_D31.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_D[31] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[31] of instance: gpio3.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: RTS of instance: uart3.
    //                NOTE: - Config Register IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: CSI0_D[2] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: DI0_PIN12 of instance: ipu.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: DISP1_DAT[20] of instance: ipu.
    //     ALT6 (6) - Select mux mode: ALT6 mux port: USBH1_PWR of instance: usboh3.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: USBH2_PWR of instance: usboh3.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_D31_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D31_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_D31_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_D31(0x53FA84A0)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_D31.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_D31.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_D31.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_360KOHM_PD
    //               Select one out of next values for pad: EIM_D31.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_D31.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_D31.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_PUS(PUS_360KOHM_PD) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_D31_DSE(DSE_120OHM));

    // Config emi.WEIM_EB[0] to pad EIM_EB0(AC3)
    // EIM_EB0
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_EB0(0x53FA8194)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_EB0.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 6 iomux modes to be used for pad: EIM_EB0.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_EB[0] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[28] of instance: gpio2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[11] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[11] of instance: ipu.
    //     ALT5 (5) - Select mux mode: ALT5 mux port: PMIC_RDY of instance: gpc.
    //                NOTE: - Config Register IOMUXC_GPC_PMIC_RDY_SELECT_INPUT for mode ALT5.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG2[7] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_EB0(0x53FA84E4)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_EB0.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_EB0.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_EB0.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_EB0.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_EB0.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_EB0.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0_DSE(DSE_120OHM));

    // Config emi.WEIM_EB[1] to pad EIM_EB1(AB5)
    // EIM_EB1
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_EB1(0x53FA8198)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_EB1.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_EB1.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_EB[1] of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[29] of instance: gpio2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DISP1_DAT[10] of instance: ipu.
    //     ALT4 (4) - Select mux mode: ALT4 mux port: CSI1_D[10] of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG2[6] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_EB1(0x53FA84E8)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_EB1.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_EB1.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_EB1.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_EB1.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_EB1.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_EB1.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1_DSE(DSE_120OHM));

    // Config emi.WEIM_LBA to pad EIM_LBA(AA6)
    // EIM_LBA
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_LBA(0x53FA8190)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_LBA.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_LBA.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_LBA of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[27] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS1 of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN17 of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: BT_CFG1[0] of instance: src.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_LBA(0x53FA84DC)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_LBA.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_LBA.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_LBA.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_LBA.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_LBA.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_LBA.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_DSE(DSE_120OHM));

    // Config emi.WEIM_OE to pad EIM_OE(V8)
    // MX53_EIM_OE_B
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_OE_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_OE(0x53FA8188)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_OE.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_OE.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_OE of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[25] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: MISO of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN7 of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: IDDIG of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_OE_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_OE_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_OE_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_OE(0x53FA84D4)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_OE.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_OE.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_OE.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_OE.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_OE.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_OE.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_OE_DSE(DSE_120OHM));

    // Config emi.WEIM_RW to pad EIM_RW(AB4)
    // MX53_EIM_RW_B
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_WR(0x000000E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_RW(0x53FA818C)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_RW.
    //   MUX_MODE [2:0] - MUX Mode Select Field Reset: ALT0
    //                    Select 1 of 5 iomux modes to be used for pad: EIM_RW.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_RW of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[26] of instance: gpio2.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: SS0 of instance: ecspi2.
    //                NOTE: - Config Register IOMUXC_ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT for mode ALT2.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: DI1_PIN8 of instance: ipu.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: HOSTDISCONNECT of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_RW_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_RW(0x53FA84D8)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_DISABLED
    //             Select one out of next values for pad: EIM_RW.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_RW.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_RW.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_RW.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_RW.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: EIM_RW.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_HYS(HYS_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_RW_DSE(DSE_120OHM));

    // Config emi.WEIM_WAIT to pad EIM_WAIT(AB9)
    // NOR_STS_RDY/BUSY_B and EIM_WAIT
    // HW_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_WR(0x000001E0);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT(0x53FA81E4)
    //   SION [4] - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad EIM_WAIT.
    //   MUX_MODE [1:0] - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 3 iomux modes to be used for pad: EIM_WAIT.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: WEIM_WAIT of instance: emi.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[0] of instance: gpio5.
    //     ALT2 (2) - Select mux mode: ALT2 mux port: WEIM_DTACK_B of instance: emi.
    HW_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_MUX_MODE(ALT0));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT(0x53FA8534)
    //   HVE [13] - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS [12] - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST [11] - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS [8] - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: EIM_WAIT.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE [7] - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: EIM_WAIT.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE [6] - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: EIM_WAIT.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS [5:4] - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: EIM_WAIT.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE [3] - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: EIM_WAIT.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE [2:1] - Drive Strength Field Reset: DSE_DISABLED
    //               Select one out of next values for pad: EIM_WAIT.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_DSE(DSE_DISABLED));
}
