------------------------------------------------------------------------------------
---- Company: 
---- Engineer: 
---- 
---- Create Date: 12/01/2019 06:05:19 PM
---- Design Name: 
---- Module Name: TestBenchForTestScheduler - Behavioral
---- Project Name: 
---- Target Devices: 
---- Tool Versions: 
---- Description: 
---- 
---- Dependencies: 
---- 
---- Revision:
---- Revision 0.01 - File Created
---- Additional Comments:
---- 
------------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

---- Uncomment the following library declaration if using
---- arithmetic functions with Signed or Unsigned values
----use IEEE.NUMERIC_STD.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity TestBenchForTestScheduler is
--  Port ( );
end TestBenchForTestScheduler;

architecture Behavioral of TestBenchForTestScheduler is
    Component TestScheduler 
          Port ( 
                    clk    : in std_logic; 
                    reset  : in std_logic;
                    Instr1 : out std_logic_vector(31 downto 0);
                    Instr2 : out std_logic_vector(31 downto 0)
                );
    end component;
    
    signal  instr1, instr2 : std_logic_vector(31 downto 0);
    signal  clk, reset : std_logic;
begin
    cut: TestScheduler PORT MAP(
                                     clk        => clk,  
                                     reset      => reset,
                                     Instr1     => instr1,
                                     Instr2     => instr2                             
                                ); 
   process 
        begin                             
        clk <= '0';
            wait for 10 ns;
        clk <= '1';
            wait for 10ns;
   end process;
   
   
   process  
        begin 
            reset <= '1';
                wait for 22 ns;
            reset <= '0';
                wait;
        end process; 

end Behavioral;
