{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641387090877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641387090877 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_sdram_tft_sobel EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"uart_sdram_tft_sobel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641387090892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641387090926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641387090926 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] -150.0 degrees -148.9 degrees " "Can't achieve requested value -150.0 degrees for clock output pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -148.9 degrees" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1641387090962 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641387090962 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -149 -4135 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -149 degrees (-4135 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641387090962 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 13 20 0 0 " "Implementing clock multiplication of 13, clock division of 20, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641387090962 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1641387090962 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641387091023 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641387091026 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641387091101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641387091101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641387091101 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641387091101 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641387091104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641387091104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641387091104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641387091104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641387091104 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641387091104 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641387091106 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641387091136 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641387091588 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0gl1 " "Entity dcfifo_0gl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641387091589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641387091589 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641387091589 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ghl1 " "Entity dcfifo_ghl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641387091589 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641387091589 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641387091589 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641387091589 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_sdram_tft_sobel.sdc " "Synopsys Design Constraints File file not found: 'uart_sdram_tft_sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641387091596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641387091597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641387091598 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1641387091598 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641387091613 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1641387091613 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641387091614 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk50M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641387091718 ""}  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641387091718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641387091718 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641387091718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641387091718 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641387091718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641387091718 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 1305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641387091718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) " "Automatically promoted node Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[10\] " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[10\]" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[5\] " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[5\]" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sobel:sobel_inst\|oDATA\[1\] " "Destination node sobel:sobel_inst\|oDATA\[1\]" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sobel:sobel_inst\|oDATA\[0\] " "Destination node sobel:sobel_inst\|oDATA\[0\]" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sobel/sobel.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Ba\[0\]~0 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Ba\[0\]~0" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Command\[2\]~4 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Command\[2\]~4" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 2783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[0\]~10 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[0\]~10" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 4463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[3\]~11 " "Destination node sdram_control_top:sdram\|sdram_control:sdram_control\|Sa\[3\]~11" {  } { { "rtl/sdram/sdram_control.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/sdram/sdram_control.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 4464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sd_Cke~output " "Destination node Sd_Cke~output" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TFT_pwm~output " "Destination node TFT_pwm~output" {  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641387091718 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641387091718 ""}  } { { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 5368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641387091718 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641387091979 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641387091981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641387091981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641387091984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641387091987 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641387091990 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641387092073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641387092075 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641387092075 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] Sd_Clk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"Sd_Clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 107 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 113 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641387092111 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] TFT_clk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TFT_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/ip/pll.v" 107 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 113 0 0 } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 59 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641387092111 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641387092142 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641387092145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641387092531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641387092775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641387092793 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641387094558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641387094558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641387094899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641387095740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641387095740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641387096479 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641387096479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641387096482 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641387096587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641387096602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641387096812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641387096813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641387097071 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641387097530 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[0\] 3.3-V LVTTL R3 " "Pin Sd_Dq\[0\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[0] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[0\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[1\] 3.3-V LVTTL T3 " "Pin Sd_Dq\[1\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[1] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[1\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[2\] 3.3-V LVTTL R4 " "Pin Sd_Dq\[2\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[2] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[2\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[3\] 3.3-V LVTTL T4 " "Pin Sd_Dq\[3\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[3] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[3\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[4\] 3.3-V LVTTL R5 " "Pin Sd_Dq\[4\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[4] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[4\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[5\] 3.3-V LVTTL T5 " "Pin Sd_Dq\[5\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[5] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[5\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[6\] 3.3-V LVTTL R6 " "Pin Sd_Dq\[6\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[6] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[6\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[7\] 3.3-V LVTTL R8 " "Pin Sd_Dq\[7\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[7] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[7\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[8\] 3.3-V LVTTL R9 " "Pin Sd_Dq\[8\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[8] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[8\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[9\] 3.3-V LVTTL K9 " "Pin Sd_Dq\[9\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[9] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[9\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[10\] 3.3-V LVTTL L9 " "Pin Sd_Dq\[10\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[10] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[10\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[11\] 3.3-V LVTTL K8 " "Pin Sd_Dq\[11\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[11] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[11\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[12\] 3.3-V LVTTL L8 " "Pin Sd_Dq\[12\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[12] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[12\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[13\] 3.3-V LVTTL M8 " "Pin Sd_Dq\[13\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[13] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[13\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[14\] 3.3-V LVTTL N8 " "Pin Sd_Dq\[14\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[14] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[14\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Sd_Dq\[15\] 3.3-V LVTTL P9 " "Pin Sd_Dq\[15\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Sd_Dq[15] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Sd_Dq\[15\]" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rst_n 3.3-V LVTTL M16 " "Pin Rst_n uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rst_n } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rst_n" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk50M 3.3-V LVTTL E1 " "Pin Clk50M uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Clk50M } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk50M" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Uart_rx 3.3-V LVTTL B5 " "Pin Uart_rx uses I/O standard 3.3-V LVTTL at B5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Uart_rx } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Uart_rx" } } } } { "rtl/uart_sdram_tft_sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/rtl/uart_sdram_tft_sobel.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641387097752 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1641387097752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.fit.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/uart_sdram_tft_sobel/output_files/uart_sdram_tft_sobel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641387097843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5833 " "Peak virtual memory: 5833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641387098224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 20:51:38 2022 " "Processing ended: Wed Jan 05 20:51:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641387098224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641387098224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641387098224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641387098224 ""}
