--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7953 paths analyzed, 556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.839ns.
--------------------------------------------------------------------------------

Paths for end point counter/sec_r_3 (SLICE_X15Y7.SR), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_0 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.329 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_0 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.AQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_0
    SLICE_X26Y21.C1      net (fanout=9)        0.893   counter/clkdiv/out1<0>
    SLICE_X26Y21.C       Tilo                  0.204   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A2      net (fanout=1)        0.596   counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X15Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X15Y7.CLK      Tsrck                 0.446   counter/sec_r<3>
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.753ns (1.464ns logic, 4.289ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_1 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.618ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.329 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_1 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.BQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_1
    SLICE_X26Y21.C3      net (fanout=9)        0.758   counter/clkdiv/out1<1>
    SLICE_X26Y21.C       Tilo                  0.204   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A2      net (fanout=1)        0.596   counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X15Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X15Y7.CLK      Tsrck                 0.446   counter/sec_r<3>
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.618ns (1.464ns logic, 4.154ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_20 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.329 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_20 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.AQ      Tcko                  0.408   counter/clkdiv/out1<23>
                                                       counter/clkdiv/out1_20
    SLICE_X29Y22.B1      net (fanout=3)        0.587   counter/clkdiv/out1<20>
    SLICE_X29Y22.B       Tilo                  0.259   counter/GND_3_o_paused_AND_19_o4
                                                       counter/GND_3_o_paused_AND_19_o4
    SLICE_X26Y21.A1      net (fanout=1)        0.684   counter/GND_3_o_paused_AND_19_o4
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X15Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X15Y7.CLK      Tsrck                 0.446   counter/sec_r<3>
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (1.519ns logic, 4.071ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_1 (SLICE_X14Y7.SR), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_0 (FF)
  Destination:          counter/sec_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.329 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_0 to counter/sec_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.AQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_0
    SLICE_X26Y21.C1      net (fanout=9)        0.893   counter/clkdiv/out1<0>
    SLICE_X26Y21.C       Tilo                  0.204   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A2      net (fanout=1)        0.596   counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X14Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X14Y7.CLK      Tsrck                 0.442   counter/sec_r<1>
                                                       counter/sec_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.749ns (1.460ns logic, 4.289ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_1 (FF)
  Destination:          counter/sec_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.329 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_1 to counter/sec_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.BQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_1
    SLICE_X26Y21.C3      net (fanout=9)        0.758   counter/clkdiv/out1<1>
    SLICE_X26Y21.C       Tilo                  0.204   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A2      net (fanout=1)        0.596   counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X14Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X14Y7.CLK      Tsrck                 0.442   counter/sec_r<1>
                                                       counter/sec_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (1.460ns logic, 4.154ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_20 (FF)
  Destination:          counter/sec_r_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.329 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_20 to counter/sec_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.AQ      Tcko                  0.408   counter/clkdiv/out1<23>
                                                       counter/clkdiv/out1_20
    SLICE_X29Y22.B1      net (fanout=3)        0.587   counter/clkdiv/out1<20>
    SLICE_X29Y22.B       Tilo                  0.259   counter/GND_3_o_paused_AND_19_o4
                                                       counter/GND_3_o_paused_AND_19_o4
    SLICE_X26Y21.A1      net (fanout=1)        0.684   counter/GND_3_o_paused_AND_19_o4
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X14Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X14Y7.CLK      Tsrck                 0.442   counter/sec_r<1>
                                                       counter/sec_r_1
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (1.515ns logic, 4.071ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_0 (SLICE_X14Y7.SR), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_0 (FF)
  Destination:          counter/sec_r_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.329 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_0 to counter/sec_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.AQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_0
    SLICE_X26Y21.C1      net (fanout=9)        0.893   counter/clkdiv/out1<0>
    SLICE_X26Y21.C       Tilo                  0.204   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A2      net (fanout=1)        0.596   counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X14Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X14Y7.CLK      Tsrck                 0.425   counter/sec_r<1>
                                                       counter/sec_r_0
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (1.443ns logic, 4.289ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_1 (FF)
  Destination:          counter/sec_r_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.329 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_1 to counter/sec_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.BQ      Tcko                  0.408   counter/clkdiv/out1<3>
                                                       counter/clkdiv/out1_1
    SLICE_X26Y21.C3      net (fanout=9)        0.758   counter/clkdiv/out1<1>
    SLICE_X26Y21.C       Tilo                  0.204   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A2      net (fanout=1)        0.596   counter/GND_3_o_paused_AND_19_o1
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X14Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X14Y7.CLK      Tsrck                 0.425   counter/sec_r<1>
                                                       counter/sec_r_0
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.443ns logic, 4.154ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/clkdiv/out1_20 (FF)
  Destination:          counter/sec_r_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.329 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/clkdiv/out1_20 to counter/sec_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.AQ      Tcko                  0.408   counter/clkdiv/out1<23>
                                                       counter/clkdiv/out1_20
    SLICE_X29Y22.B1      net (fanout=3)        0.587   counter/clkdiv/out1<20>
    SLICE_X29Y22.B       Tilo                  0.259   counter/GND_3_o_paused_AND_19_o4
                                                       counter/GND_3_o_paused_AND_19_o4
    SLICE_X26Y21.A1      net (fanout=1)        0.684   counter/GND_3_o_paused_AND_19_o4
    SLICE_X26Y21.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/GND_3_o_paused_AND_19_o6
    SLICE_X14Y8.D5       net (fanout=9)        1.907   counter/GND_3_o_paused_AND_19_o
    SLICE_X14Y8.D        Tilo                  0.203   counter/sec_l<2>
                                                       counter/Reset_OR_DriverANDClockEnable51
    SLICE_X14Y7.SR       net (fanout=4)        0.893   counter/Reset_OR_DriverANDClockEnable5
    SLICE_X14Y7.CLK      Tsrck                 0.425   counter/sec_r<1>
                                                       counter/sec_r_0
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.498ns logic, 4.071ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point db1/state_1 (SLICE_X4Y35.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db1/state_0 (FF)
  Destination:          db1/state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db1/state_0 to db1/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y35.CQ       Tcko                  0.200   db1/state<1>
                                                       db1/state_0
    SLICE_X4Y35.DX       net (fanout=10)       0.185   db1/state<0>
    SLICE_X4Y35.CLK      Tckdi       (-Th)    -0.048   db1/state<1>
                                                       db1/state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.248ns logic, 0.185ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_l_3 (SLICE_X15Y8.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_l_3 (FF)
  Destination:          counter/sec_l_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_l_3 to counter/sec_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.AQ       Tcko                  0.198   counter/sec_l<3>
                                                       counter/sec_l_3
    SLICE_X15Y8.A6       net (fanout=9)        0.036   counter/sec_l<3>
    SLICE_X15Y8.CLK      Tah         (-Th)    -0.215   counter/sec_l<3>
                                                       counter/Mmux_sec_l[4]_sec_l[4]_mux_37_OUT41
                                                       counter/sec_l_3
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_3 (SLICE_X15Y7.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_r_3 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_r_3 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.DQ       Tcko                  0.198   counter/sec_r<3>
                                                       counter/sec_r_3
    SLICE_X15Y7.D6       net (fanout=10)       0.042   counter/sec_r<3>
    SLICE_X15Y7.CLK      Tah         (-Th)    -0.215   counter/sec_r<3>
                                                       counter/Mmux_sec_r[4]_sec_r[4]_mux_38_OUT41
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/clkdiv/out1<3>/CLK
  Logical resource: counter/clkdiv/out1_0/CK
  Location pin: SLICE_X28Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter/clkdiv/out1<3>/CLK
  Logical resource: counter/clkdiv/out1_1/CK
  Location pin: SLICE_X28Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.839|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7953 paths, 0 nets, and 924 connections

Design statistics:
   Minimum period:   5.839ns{1}   (Maximum frequency: 171.262MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 16 10:14:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



