 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 50
        -max_paths 50
Design : priority_fsm
Version: U-2022.12-SP7-3
Date   : Fri Feb 28 23:42:44 2025
****************************************

Operating Conditions: NCCOM   Library: tcb018gbwp7ttc
Wire Load Model Mode: segmented

  Startpoint: cycle_done_o (internal pin)
  Endpoint: cycle_done_o
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  cycle_done_o (out)                       0.00       0.00 r
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cycle_done_o (internal pin)
  Endpoint: cycle_done_o
            (output port)
  Path Group: (none)
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  cycle_done_o (out)                       0.00       0.00 f
  data arrival time                                   0.00
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U233/ZN (NR3D0BWP7T)                     0.07       0.39 r
  ch_sel_o[6] (out)                        0.00       0.39 r
  data arrival time                                   0.39
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U231/ZN (NR3D0BWP7T)                     0.07       0.39 r
  ch_sel_o[2] (out)                        0.00       0.39 r
  data arrival time                                   0.39
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[14]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U241/ZN (NR4D0BWP7T)                     0.08       0.40 r
  ch_sel_o[14] (out)                       0.00       0.40 r
  data arrival time                                   0.40
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[10]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U237/ZN (NR4D0BWP7T)                     0.08       0.40 r
  ch_sel_o[10] (out)                       0.00       0.40 r
  data arrival time                                   0.40
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[5]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U226/ZN (CKND2D0BWP7T)                   0.13       0.45 r
  U230/ZN (NR2XD0BWP7T)                    0.04       0.49 f
  ch_sel_o[5] (out)                        0.00       0.49 f
  data arrival time                                   0.49
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[1]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U226/ZN (CKND2D0BWP7T)                   0.13       0.45 r
  U227/ZN (NR2XD0BWP7T)                    0.05       0.50 f
  ch_sel_o[1] (out)                        0.00       0.50 f
  data arrival time                                   0.50
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U226/ZN (CKND2D0BWP7T)                   0.13       0.45 r
  U240/ZN (NR3D0BWP7T)                     0.06       0.51 f
  ch_sel_o[13] (out)                       0.00       0.51 f
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.24       0.24 r
  U214/ZN (IAO21D0BWP7T)                   0.08       0.32 f
  U226/ZN (CKND2D0BWP7T)                   0.13       0.45 r
  U236/ZN (NR3D0BWP7T)                     0.06       0.51 f
  ch_sel_o[9] (out)                        0.00       0.51 f
  data arrival time                                   0.51
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[14]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[14]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[14]/Q (LHQD1BWP7T)        0.20       0.20 f
  U200/ZN (ND3D0BWP7T)                     0.08       0.29 r
  U222/ZN (AOI31D0BWP7T)                   0.17       0.45 f
  U236/ZN (NR3D0BWP7T)                     0.07       0.52 r
  ch_sel_o[9] (out)                        0.00       0.52 r
  data arrival time                                   0.52
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[14]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[14]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[14]/Q (LHQD1BWP7T)        0.20       0.20 f
  U200/ZN (ND3D0BWP7T)                     0.08       0.29 r
  U222/ZN (AOI31D0BWP7T)                   0.17       0.45 f
  U235/ZN (NR3D0BWP7T)                     0.07       0.52 r
  ch_sel_o[8] (out)                        0.00       0.52 r
  data arrival time                                   0.52
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U214/ZN (IAO21D0BWP7T)                   0.24       0.46 f
  U233/ZN (NR3D0BWP7T)                     0.07       0.52 r
  ch_sel_o[6] (out)                        0.00       0.52 r
  data arrival time                                   0.52
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U214/ZN (IAO21D0BWP7T)                   0.24       0.46 f
  U231/ZN (NR3D0BWP7T)                     0.07       0.52 r
  ch_sel_o[2] (out)                        0.00       0.52 r
  data arrival time                                   0.52
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[3]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[3]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[3]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.21       0.43 f
  U234/ZN (NR3D0BWP7T)                     0.09       0.53 r
  ch_sel_o[7] (out)                        0.00       0.53 r
  data arrival time                                   0.53
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[3]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[3]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[3]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.21       0.43 f
  U232/ZN (NR3D0BWP7T)                     0.09       0.53 r
  ch_sel_o[3] (out)                        0.00       0.53 r
  data arrival time                                   0.53
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.16       0.44 f
  U234/ZN (NR3D0BWP7T)                     0.09       0.53 r
  ch_sel_o[7] (out)                        0.00       0.53 r
  data arrival time                                   0.53
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.16       0.44 f
  U232/ZN (NR3D0BWP7T)                     0.09       0.53 r
  ch_sel_o[3] (out)                        0.00       0.53 r
  data arrival time                                   0.53
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[14]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U214/ZN (IAO21D0BWP7T)                   0.24       0.46 f
  U241/ZN (NR4D0BWP7T)                     0.08       0.54 r
  ch_sel_o[14] (out)                       0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[10]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U214/ZN (IAO21D0BWP7T)                   0.24       0.46 f
  U237/ZN (NR4D0BWP7T)                     0.08       0.54 r
  ch_sel_o[10] (out)                       0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[3]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[3]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[3]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.21       0.43 f
  U233/ZN (NR3D0BWP7T)                     0.11       0.54 r
  ch_sel_o[6] (out)                        0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[3]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[3]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[3]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.21       0.43 f
  U231/ZN (NR3D0BWP7T)                     0.11       0.54 r
  ch_sel_o[2] (out)                        0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[14]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[11]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[14]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[14]/Q (LHQD1BWP7T)        0.20       0.20 f
  U200/ZN (ND3D0BWP7T)                     0.08       0.29 r
  U222/ZN (AOI31D0BWP7T)                   0.17       0.45 f
  U238/ZN (NR4D0BWP7T)                     0.09       0.54 r
  ch_sel_o[11] (out)                       0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.17       0.45 f
  U234/ZN (NR3D0BWP7T)                     0.09       0.54 r
  ch_sel_o[7] (out)                        0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.17       0.45 f
  U232/ZN (NR3D0BWP7T)                     0.09       0.54 r
  ch_sel_o[3] (out)                        0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[2]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[2]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[2]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.22       0.45 f
  U234/ZN (NR3D0BWP7T)                     0.09       0.54 r
  ch_sel_o[7] (out)                        0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[2]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[2]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[2]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.22       0.45 f
  U232/ZN (NR3D0BWP7T)                     0.09       0.54 r
  ch_sel_o[3] (out)                        0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[15]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[13]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[15]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[15]/Q (LHQD1BWP7T)        0.23       0.23 r
  U220/ZN (OAI31D0BWP7T)                   0.22       0.45 f
  U240/ZN (NR3D0BWP7T)                     0.10       0.54 r
  ch_sel_o[13] (out)                       0.00       0.54 r
  data arrival time                                   0.54
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.16       0.44 f
  U233/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[6] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.16       0.44 f
  U231/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[2] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[3]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[3]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[3]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.21       0.43 f
  U242/ZN (NR4D0BWP7T)                     0.11       0.55 r
  ch_sel_o[15] (out)                       0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.22       0.22 f
  U214/ZN (IAO21D0BWP7T)                   0.29       0.51 r
  U233/ZN (NR3D0BWP7T)                     0.04       0.55 f
  ch_sel_o[6] (out)                        0.00       0.55 f
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.22       0.22 f
  U214/ZN (IAO21D0BWP7T)                   0.29       0.51 r
  U231/ZN (NR3D0BWP7T)                     0.04       0.55 f
  ch_sel_o[2] (out)                        0.00       0.55 f
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.07       0.29 r
  U206/ZN (OAI31D0BWP7T)                   0.16       0.45 f
  U234/ZN (NR3D0BWP7T)                     0.09       0.55 r
  ch_sel_o[7] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[0]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[0]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[0]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.07       0.29 r
  U206/ZN (OAI31D0BWP7T)                   0.16       0.45 f
  U232/ZN (NR3D0BWP7T)                     0.09       0.55 r
  ch_sel_o[3] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[7]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.18       0.46 f
  U234/ZN (NR3D0BWP7T)                     0.09       0.55 r
  ch_sel_o[7] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[3]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.18       0.46 f
  U232/ZN (NR3D0BWP7T)                     0.09       0.55 r
  ch_sel_o[3] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[15]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.16       0.44 f
  U242/ZN (NR4D0BWP7T)                     0.11       0.55 r
  ch_sel_o[15] (out)                       0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.24       0.24 r
  U207/ZN (NR4D0BWP7T)                     0.07       0.30 f
  U217/ZN (INVD0BWP7T)                     0.08       0.38 r
  U222/ZN (AOI31D0BWP7T)                   0.10       0.48 f
  U236/ZN (NR3D0BWP7T)                     0.07       0.55 r
  ch_sel_o[9] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.24       0.24 r
  U207/ZN (NR4D0BWP7T)                     0.07       0.30 f
  U217/ZN (INVD0BWP7T)                     0.08       0.38 r
  U222/ZN (AOI31D0BWP7T)                   0.10       0.48 f
  U235/ZN (NR3D0BWP7T)                     0.07       0.55 r
  ch_sel_o[8] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.17       0.45 f
  U233/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[6] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.22       0.22 f
  U205/ZN (NR2XD0BWP7T)                    0.06       0.28 r
  U206/ZN (OAI31D0BWP7T)                   0.17       0.45 f
  U231/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[2] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[2]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[6]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[2]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[2]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.22       0.45 f
  U233/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[6] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[2]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[2]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[2]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[2]/Q (LHQD1BWP7T)         0.23       0.23 r
  U206/ZN (OAI31D0BWP7T)                   0.22       0.45 f
  U231/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[2] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.24       0.24 r
  U207/ZN (NR4D0BWP7T)                     0.07       0.30 f
  U217/ZN (INVD0BWP7T)                     0.08       0.38 r
  U222/ZN (AOI31D0BWP7T)                   0.10       0.48 f
  U236/ZN (NR3D0BWP7T)                     0.07       0.55 r
  ch_sel_o[9] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.24       0.24 r
  U207/ZN (NR4D0BWP7T)                     0.07       0.30 f
  U217/ZN (INVD0BWP7T)                     0.08       0.38 r
  U222/ZN (AOI31D0BWP7T)                   0.10       0.48 f
  U235/ZN (NR3D0BWP7T)                     0.07       0.55 r
  ch_sel_o[8] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[9]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.24       0.24 r
  U207/ZN (NR4D0BWP7T)                     0.07       0.30 f
  U217/ZN (INVD0BWP7T)                     0.08       0.38 r
  U222/ZN (AOI31D0BWP7T)                   0.10       0.48 f
  U236/ZN (NR3D0BWP7T)                     0.07       0.55 r
  ch_sel_o[9] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[1]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[1]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[1]/Q (LHQD1BWP7T)         0.24       0.24 r
  U207/ZN (NR4D0BWP7T)                     0.07       0.30 f
  U217/ZN (INVD0BWP7T)                     0.08       0.38 r
  U222/ZN (AOI31D0BWP7T)                   0.10       0.48 f
  U235/ZN (NR3D0BWP7T)                     0.07       0.55 r
  ch_sel_o[8] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[15]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[15]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[15]/Q (LHQD1BWP7T)        0.23       0.23 r
  U220/ZN (OAI31D0BWP7T)                   0.22       0.45 f
  U239/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[12] (out)                       0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[15]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[15]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[15]/Q (LHQD1BWP7T)        0.23       0.23 r
  U220/ZN (OAI31D0BWP7T)                   0.22       0.45 f
  U235/ZN (NR3D0BWP7T)                     0.11       0.55 r
  ch_sel_o[8] (out)                        0.00       0.55 r
  data arrival time                                   0.55
  -----------------------------------------------------------
  (Path is unconstrained)


1
