{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619003212749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619003212749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 21 19:06:52 2021 " "Processing started: Wed Apr 21 19:06:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619003212749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619003212749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map HDB3_encoder -c HDB3_encoder_qsim --generate_functional_sim_netlist " "Command: quartus_map HDB3_encoder -c HDB3_encoder_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619003212749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1619003213123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdb3_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hdb3_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDB3_encoder " "Found entity 1: HDB3_encoder" {  } { { "HDB3_encoder.v" "" { Text "G:/QuartusProject/HDB3_encoder/HDB3_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619003213166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619003213166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_v.v 1 1 " "Found 1 design units, including 1 entities, in source file add_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_v " "Found entity 1: add_v" {  } { { "add_v.v" "" { Text "G:/QuartusProject/HDB3_encoder/add_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619003213167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619003213167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_b.v 1 1 " "Found 1 design units, including 1 entities, in source file add_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_b " "Found entity 1: add_b" {  } { { "add_b.v" "" { Text "G:/QuartusProject/HDB3_encoder/add_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619003213169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619003213169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "polar.v(17) " "Verilog HDL information at polar.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "polar.v" "" { Text "G:/QuartusProject/HDB3_encoder/polar.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1619003213170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polar.v 1 1 " "Found 1 design units, including 1 entities, in source file polar.v" { { "Info" "ISGN_ENTITY_NAME" "1 polar " "Found entity 1: polar" {  } { { "polar.v" "" { Text "G:/QuartusProject/HDB3_encoder/polar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619003213170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619003213170 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \";\" HDB3_encoder_test.v(1) " "Verilog HDL syntax error at HDB3_encoder_test.v(1) near end of file ;  expecting \";\"" {  } { { "HDB3_encoder_test.v" "" { Text "G:/QuartusProject/HDB3_encoder/HDB3_encoder_test.v" 1 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1619003213172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdb3_encoder_test.v 0 0 " "Found 0 design units, including 0 entities, in source file hdb3_encoder_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619003213172 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619003213174 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 21 19:06:53 2021 " "Processing ended: Wed Apr 21 19:06:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619003213174 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619003213174 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619003213174 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619003213174 ""}
