// Seed: 1736710237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    output tri1  id_0,
    output tri0  id_1,
    input  uwire _id_2
);
  assign id_0 = id_2 - id_2;
  wire [1 : ~  id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_12 = 32'd0,
    parameter id_9  = 32'd36
) (
    id_1[1 : id_12],
    id_2,
    id_3,
    id_4,
    id_5[1 : 1],
    id_6,
    id_7,
    id_8[1 : 1],
    _id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire _id_12;
  inout wire id_11;
  output wire id_10;
  input wire _id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_14,
      id_20,
      id_7
  );
  inout logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  localparam id_22 = 1, id_23 = id_6[-1][id_9][1][1], id_24 = -1;
  assign id_18 = id_23;
  logic id_25;
endmodule
