[2025-09-18 05:04:50] START suite=qualcomm_srv trace=srv247_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv247_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2628436 heartbeat IPC: 3.805 cumulative IPC: 3.805 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5059588 heartbeat IPC: 4.113 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5059588 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5059588 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13800986 heartbeat IPC: 1.144 cumulative IPC: 1.144 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22599032 heartbeat IPC: 1.137 cumulative IPC: 1.14 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 31328810 heartbeat IPC: 1.146 cumulative IPC: 1.142 (Simulation time: 00 hr 04 min 49 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39977983 heartbeat IPC: 1.156 cumulative IPC: 1.146 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 48761080 heartbeat IPC: 1.139 cumulative IPC: 1.144 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 57475965 heartbeat IPC: 1.147 cumulative IPC: 1.145 (Simulation time: 00 hr 08 min 14 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv247_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 66125258 heartbeat IPC: 1.156 cumulative IPC: 1.146 (Simulation time: 00 hr 09 min 17 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 74926259 heartbeat IPC: 1.136 cumulative IPC: 1.145 (Simulation time: 00 hr 10 min 23 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 83526905 heartbeat IPC: 1.163 cumulative IPC: 1.147 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 87215743 cumulative IPC: 1.147 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 87215743 cumulative IPC: 1.147 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv247_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.147 instructions: 100000003 cycles: 87215743
CPU 0 Branch Prediction Accuracy: 92.57% MPKI: 13.35 Average ROB Occupancy at Mispredict: 29.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1224
BRANCH_INDIRECT: 0.3651
BRANCH_CONDITIONAL: 11.46
BRANCH_DIRECT_CALL: 0.4595
BRANCH_INDIRECT_CALL: 0.5277
BRANCH_RETURN: 0.4075


====Backend Stall Breakdown====
ROB_STALL: 43269
LQ_STALL: 0
SQ_STALL: 343760


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 18.143679
REPLAY_LOAD: 17.665024
NON_REPLAY_LOAD: 6.8464856

== Total ==
ADDR_TRANS: 3157
REPLAY_LOAD: 3586
NON_REPLAY_LOAD: 36526

== Counts ==
ADDR_TRANS: 174
REPLAY_LOAD: 203
NON_REPLAY_LOAD: 5335

cpu0->cpu0_STLB TOTAL        ACCESS:    2045178 HIT:    2032110 MISS:      13068 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2045178 HIT:    2032110 MISS:      13068 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 85.33 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10058545 HIT:    8730764 MISS:    1327781 MSHR_MERGE:      70685
cpu0->cpu0_L2C LOAD         ACCESS:    7782542 HIT:    6710162 MISS:    1072380 MSHR_MERGE:       6532
cpu0->cpu0_L2C RFO          ACCESS:     594770 HIT:     479316 MISS:     115454 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     501596 HIT:     394045 MISS:     107551 MSHR_MERGE:      64153
cpu0->cpu0_L2C WRITE        ACCESS:    1157761 HIT:    1136462 MISS:      21299 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      21876 HIT:      10779 MISS:      11097 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     844542 ISSUED:     271370 USEFUL:       2776 USELESS:      11063
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15134271 HIT:    7649245 MISS:    7485026 MSHR_MERGE:    1805952
cpu0->cpu0_L1I LOAD         ACCESS:   15134271 HIT:    7649245 MISS:    7485026 MSHR_MERGE:    1805952
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30449268 HIT:   25514900 MISS:    4934368 MSHR_MERGE:    1879454
cpu0->cpu0_L1D LOAD         ACCESS:   16562768 HIT:   13913146 MISS:    2649622 MSHR_MERGE:     546154
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     696143 HIT:     221274 MISS:     474869 MSHR_MERGE:     140069
cpu0->cpu0_L1D WRITE        ACCESS:   13163924 HIT:   11376036 MISS:    1787888 MSHR_MERGE:    1193118
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26433 HIT:       4444 MISS:      21989 MSHR_MERGE:        113
cpu0->cpu0_L1D PREFETCH REQUESTED:     862130 ISSUED:     696141 USEFUL:      79791 USELESS:      38325
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.65 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12427180 HIT:   10332930 MISS:    2094250 MSHR_MERGE:    1048576
cpu0->cpu0_ITLB LOAD         ACCESS:   12427180 HIT:   10332930 MISS:    2094250 MSHR_MERGE:    1048576
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.339 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28323071 HIT:   26983279 MISS:    1339792 MSHR_MERGE:     340289
cpu0->cpu0_DTLB LOAD         ACCESS:   28323071 HIT:   26983279 MISS:    1339792 MSHR_MERGE:     340289
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.748 cycles
cpu0->LLC TOTAL        ACCESS:    1417198 HIT:    1392528 MISS:      24670 MSHR_MERGE:        971
cpu0->LLC LOAD         ACCESS:    1065848 HIT:    1052536 MISS:      13312 MSHR_MERGE:         44
cpu0->LLC RFO          ACCESS:     115454 HIT:     112932 MISS:       2522 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      43398 HIT:      36975 MISS:       6423 MSHR_MERGE:        927
cpu0->LLC WRITE        ACCESS:     181401 HIT:     181342 MISS:         59 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11097 HIT:       8743 MISS:       2354 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         36
  ROW_BUFFER_MISS:      23604
  AVG DBUS CONGESTED CYCLE: 3.051
Channel 0 WQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:       1344
  FULL:          0
Channel 0 REFRESHES ISSUED:       7268

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       497085       549795        94559         1608
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42         1955         1117          175
  STLB miss resolved @ L2C                0         2044         2425         1317           92
  STLB miss resolved @ LLC                0          406         1348         3160          530
  STLB miss resolved @ MEM                0            1          523         1971          979

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             182252        51337      1354446       178145           60
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1354          277           11
  STLB miss resolved @ L2C                0         1045         6958         1227            2
  STLB miss resolved @ LLC                0          329         3080         1717           15
  STLB miss resolved @ MEM                0            0           81          123           16
[2025-09-18 05:17:30] END   suite=qualcomm_srv trace=srv247_ap (rc=0)
