
SECTIONS
{    
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 65 ) 
    .text.Sciclient_secProxyThreadStatusReg: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 65 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 50 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 50 ) 
    .text._DebugP_assert: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 45 ) 
    .text.UART_getIntrIdentityStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 45 ) 
    .text._out_char: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.HwiP_clearInt: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.HwiP_irq_handler_c: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.HwiP_getIRQ: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.HwiP_isPulse: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.HwiP_ackIRQ: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.SemaphoreP_post: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.SemaphoreP_pend: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.ClockP_construct: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.ClockP_destruct: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.ClockP_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.putchar_: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.DebugP_uartLogWriterPutChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_getHandle: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_intrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_Transaction_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_write: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_intrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_checkTransaction: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_masterIsr: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_writeData: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_putChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text.UART_writeInterrupt: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 40 ) 
    .text._is_digit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 35 ) 
    .text._DebugP_logZone: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 35 ) 
    .text.HwiP_inISR: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 35 ) 
    .text.vprintf_: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 35 ) 
    .text._vsnprintf: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 35 ) 
    .text.DebugP_logChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 35 ) 
    .text.TimerP_clearOverflowInt: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 30 ) 
    .text.ClockP_timerTickIsr: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 30 ) 
    .text.ClockP_timerClearOverflowInt: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 30 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 30 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 30 ) 
    .text.HwiP_setPri: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 30 ) 
    .text.HwiP_setVecAddr: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 30 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text._out_rev: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.CSL_secProxyGetDataAddr: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text._DebugP_assertNoLog: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.ECAPIntrStatusClear: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text._ntoa_format: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text._ntoa_long: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.App_ecapIntrISR: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.ECAPGlobalIntrClear: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.ECAPGetIntrStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.Sciclient_secProxyReadThread32: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.UART_regConfigModeEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 25 ) 
    .text.ECAPOneShotREARM: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text._ftoa: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.ECAPTimeStampRead: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.ClockP_getTicks: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.UART_spaceAvail: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.TaskP_yield: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.AddrTranslateP_getLocalAddr: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.Sciclient_secProxyVerifyThread: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.HwiP_disableInt: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.HwiP_setAsFIQ: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.HwiP_setAsPulse: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.ECAPCounterControl: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.ECAPIntrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 20 ) 
    .text.Epwm_counterComparatorCfg: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_tzTripEventDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.HW_WR_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.CSL_secProxyGetMaxMsgSize: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_service: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_getCurrentContext: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_sendMessage: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_waitForMessage: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_recvMessage: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_secProxyReadThreadCount: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_secProxyWaitThread: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Sciclient_secProxyFlush: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.SemaphoreP_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.SemaphoreP_construct: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.SemaphoreP_destruct: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.HwiP_enableInt: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.HwiP_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.HwiP_construct: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.setUp: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.tearDown: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.HwiP_destruct: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPPrescaleConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.test_ecap_epwm_loopback: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.App_ecapInit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.SemaphoreP_constructCounting: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPCaptureLoadingDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPOperatingModeSelect: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPIntrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_etIntrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_etIntrClear: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.App_epwmInit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPCaptureLoadingEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPCaptureEvtPolarityConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPCaptureEvtCntrRstConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPSyncInOutSelect: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_tbTimebaseClkCfg: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_tbPwmFreqCfg: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_tbSyncDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_tbSetSyncOutMode: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_tbSetEmulationMode: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_aqActionOnOutputCfg: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_deadbandBypass: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_chopperEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_etIntrCfg: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.Epwm_etIntrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.ECAPOneShotModeConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.MpuP_isEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.test_ecap_init_test_params: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.HW_RD_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 15 ) 
    .text.UART_operatingModeSelect: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 10 ) 
    .text.SOC_moduleClockEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 10 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 10 ) 
    .text.Sciclient_pmGetModuleState: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 10 ) 
    .text.MpuP_setRegion: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 10 ) 
    .text.MpuP_disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 10 ) 
    .text.MpuP_getAttrs: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 10 ) 
    .text.ECAPCounterConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.ECAPContinousModeConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.ECAPAPWMPolarityConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.ECAPAPWMCaptureConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.ECAPAPWMShadowCaptureConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.ECAPCounterPhaseValConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.SOC_moduleSetClockFrequency: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmSetModuleState: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmModuleClkRequest: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmModuleGetClkStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmGetModuleClkNumParent: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmSetModuleClkFreq: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmQueryModuleClkFreq: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.SOC_controlModuleLockMMR: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.SOC_controlModuleUnlockMMR: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_enhanFuncEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_divisorLatchWrite: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.DebugP_logZoneEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.SemaphoreP_constructBinary: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.SemaphoreP_constructMutex: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.CacheP_enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Pinmux_config: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Pinmux_lockMMR: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Pinmux_unlockMMR: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_getContext: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.SOC_setEpwmTbClk: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_intr2Disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_enhanFuncBitValRestore: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.test_main: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.test_ecap_epwm_loopback_negative: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.main: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.System_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.System_deinit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Drivers_open: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Drivers_close: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Drivers_uartOpen: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Drivers_uartClose: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Board_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Board_deinit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.__mpu_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Dpl_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Dpl_deinit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Pinmux_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Module_clockEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Module_clockDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Module_clockSetFrequency: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.PowerClock_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.PowerClock_deinit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.DebugP_uartSetDrvIndex: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.ClockP_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.TimerP_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.TimerP_setup: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.TimerP_start: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.TimerP_stop: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.TimerP_getReloadCount: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.HwiP_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.HwiP_getIRQVecAddr: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.HwiP_getFIQVecAddr: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.HwiP_ackIRQ: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.HwiP_ackFIQ: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.MpuP_enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.MpuP_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.CacheP_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.CacheP_disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.AddrTranslateP_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.AddrTranslateP_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.AddrTranslateP_setRegion: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text._system_pre_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.ECAPPeripheralIdGet: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_deinit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_getDevId: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_deinit: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_open: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_close: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_configInstance: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_resetModule: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_regConfModeRestore: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_modemControlReset: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_moduleReset: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_fifoConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_subConfigTCRTLRModeEn: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_fifoRegisterWrite: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_tcrTlrBitValRestore: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_divisorValCompute: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_divideRoundCloset: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_lineCharConfig: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_divisorLatchDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_breakCtl: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_hardwareFlowCtrlOptSet: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.UART_checkOpenParams: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmSetModuleClkParent: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.Sciclient_pmGetModuleClkParent: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 5 ) 
    .text.CSL_REG64_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Transaction_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_putChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntrIdentityStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntr2Status: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_checkCharsAvailInFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_readLineStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getCharFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Transaction_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_putChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntrIdentityStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntr2Status: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_checkCharsAvailInFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_readLineStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getCharFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Transaction_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_putChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntrIdentityStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntr2Status: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_checkCharsAvailInFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_readLineStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getCharFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Transaction_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_putChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntrIdentityStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntr2Status: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_checkCharsAvailInFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_readLineStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getCharFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Transaction_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_putChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntrIdentityStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntr2Status: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_checkCharsAvailInFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_readLineStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getCharFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.Board_driversOpen: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.Board_driversClose: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_REG8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_WR_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD32_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD16_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.HW_RD_FIELD8_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Params_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_Transaction_init: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_putChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getChar: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrEnable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intrDisable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Enable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_intr2Disable: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntrIdentityStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getIntr2Status: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_checkCharsAvailInFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_readLineStatus: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.UART_getCharFifo: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG64_FINS_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_RD_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG8_WR_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_RD_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_WR_OFF_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG32_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
    .text.CSL_REG16_FEXT_RAW: {} palign(8) > MSRAM_NON_XIP | FLASH, priority( 0 ) 
}
