{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 00:31:23 2021 " "Info: Processing started: Sat Jul 03 00:31:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(41) " "Warning (10268): Verilog HDL information at HDCPU.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hdcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDCPU " "Info: Found entity 1: HDCPU" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDCPU " "Info: Elaborating entity \"HDCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SST0 HDCPU.v(53) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(53): variable \"SST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SST0 HDCPU.v(54) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(54): variable \"SST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(56) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(56): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(65) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(65): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(66) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(66): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(67) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(67): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(76) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(76): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(77) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(77): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(78) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(78): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(79) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(79): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(80) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(80): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(100): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(101) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(101): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(103) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(103): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "HDCPU.v(62) " "Warning (10270): Verilog HDL Case Statement warning at HDCPU.v(62): incomplete case statement has no default case item" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ST0 HDCPU.v(41) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(41): inferring latch(es) for variable \"ST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SST0 HDCPU.v(41) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(41): inferring latch(es) for variable \"SST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ST0 HDCPU.v(41) " "Info (10041): Inferred latch for \"ST0\" at HDCPU.v(41)" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SST0 HDCPU.v(51) " "Info (10041): Inferred latch for \"SST0\" at HDCPU.v(51)" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LDC GND " "Warning (13410): Pin \"LDC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LDZ GND " "Warning (13410): Pin \"LDZ\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CIN GND " "Warning (13410): Pin \"CIN\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[0\] GND " "Warning (13410): Pin \"S\[0\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[1\] GND " "Warning (13410): Pin \"S\[1\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[2\] GND " "Warning (13410): Pin \"S\[2\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "S\[3\] GND " "Warning (13410): Pin \"S\[3\]\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M GND " "Warning (13410): Pin \"M\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ABUS GND " "Warning (13410): Pin \"ABUS\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCINC GND " "Warning (13410): Pin \"PCINC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LPC GND " "Warning (13410): Pin \"LPC\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PCADD GND " "Warning (13410): Pin \"PCADD\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LIR GND " "Warning (13410): Pin \"LIR\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LONG GND " "Warning (13410): Pin \"LONG\" is stuck at GND" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Warning: Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C " "Warning (15610): No output dependent on input pin \"C\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z " "Warning (15610): No output dependent on input pin \"Z\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[4\] " "Warning (15610): No output dependent on input pin \"IR\[4\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[5\] " "Warning (15610): No output dependent on input pin \"IR\[5\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "Warning (15610): No output dependent on input pin \"IR\[6\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "Warning (15610): No output dependent on input pin \"IR\[7\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W\[3\] " "Warning (15610): No output dependent on input pin \"W\[3\]\"" {  } { { "HDCPU.v" "" { Text "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "30 " "Info: Implemented 30 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "3 " "Info: Implemented 3 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.map.smsg " "Info: Generated suppressed messages file G:/Datas/Develop/Codes/Github/HD-CPU/HDCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 00:31:24 2021 " "Info: Processing ended: Sat Jul 03 00:31:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
