--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 516 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.037ns.
--------------------------------------------------------------------------------

Paths for end point CntTest/count_24 (SLICE_X51Y187.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.849ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X51Y175.F1     net (fanout=1)        0.563   CntTest/count<0>
    SLICE_X51Y175.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X51Y187.CLK    Tcinck                0.427   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (2.286ns logic, 0.563ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y176.XQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X51Y176.F1     net (fanout=1)        0.563   CntTest/count<2>
    SLICE_X51Y176.COUT   Topcyf                0.573   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X51Y187.CLK    Tcinck                0.427   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.200ns logic, 0.563ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_24 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X51Y175.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X51Y175.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.COUT   Tbyp                  0.086   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X51Y187.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X51Y187.CLK    Tcinck                0.427   CntTest/count<24>
                                                       CntTest/Mcount_count_xor<24>
                                                       CntTest/count_24
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (2.272ns logic, 0.408ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_23 (SLICE_X51Y186.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.815ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X51Y175.F1     net (fanout=1)        0.563   CntTest/count<0>
    SLICE_X51Y175.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (2.252ns logic, 0.563ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y176.XQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X51Y176.F1     net (fanout=1)        0.563   CntTest/count<2>
    SLICE_X51Y176.COUT   Topcyf                0.573   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (2.166ns logic, 0.563ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_23 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.646ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X51Y175.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X51Y175.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CLK    Tcinck                0.479   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_xor<23>
                                                       CntTest/count_23
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (2.238ns logic, 0.408ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_22 (SLICE_X51Y186.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.XQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X51Y175.F1     net (fanout=1)        0.563   CntTest/count<0>
    SLICE_X51Y175.COUT   Topcyf                0.573   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CLK    Tcinck                0.427   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (2.200ns logic, 0.563ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y176.XQ     Tcko                  0.340   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X51Y176.F1     net (fanout=1)        0.563   CntTest/count<2>
    SLICE_X51Y176.COUT   Topcyf                0.573   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CLK    Tcinck                0.427   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (2.114ns logic, 0.563ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.594ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 0.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y175.YQ     Tcko                  0.340   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X51Y175.G3     net (fanout=1)        0.408   CntTest/count<1>
    SLICE_X51Y175.COUT   Topcyg                0.559   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X51Y176.COUT   Tbyp                  0.086   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X51Y177.COUT   Tbyp                  0.086   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X51Y178.COUT   Tbyp                  0.086   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X51Y179.COUT   Tbyp                  0.086   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X51Y180.COUT   Tbyp                  0.086   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X51Y181.COUT   Tbyp                  0.086   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X51Y182.COUT   Tbyp                  0.086   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X51Y183.COUT   Tbyp                  0.086   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X51Y184.COUT   Tbyp                  0.086   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X51Y185.COUT   Tbyp                  0.086   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X51Y186.CLK    Tcinck                0.427   CntTest/count<22>
                                                       CntTest/Mcount_count_xor<22>
                                                       CntTest/count_22
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (2.186ns logic, 0.408ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X50Y179.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/CycleEnd (FF)
  Destination:          PhaseSwitch/TrigEnd/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.750 - 0.745)
  Source Clock:         Quarts_BUFG rising at 25.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/CycleEnd to PhaseSwitch/TrigEnd/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y177.XQ     Tcko                  0.313   PhaseSwitch/CycleEnd
                                                       PhaseSwitch/CycleEnd
    SLICE_X50Y179.G2     net (fanout=2)        0.514   PhaseSwitch/CycleEnd
    SLICE_X50Y179.CLK    Tckg        (-Th)     0.143   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       PhaseSwitch/TrigEnd/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.170ns logic, 0.514ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X50Y179.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TrigEnd/Trig (FF)
  Destination:          PhaseSwitch/TrigEnd/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts_BUFG rising at 25.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TrigEnd/Trig to PhaseSwitch/TrigEnd/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y179.YQ     Tcko                  0.331   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Trig
    SLICE_X50Y179.G4     net (fanout=3)        0.496   PhaseSwitch/TrigEnd/Trig
    SLICE_X50Y179.CLK    Tckg        (-Th)     0.143   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       PhaseSwitch/TrigEnd/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.188ns logic, 0.496ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X50Y179.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/RefTimeZero (FF)
  Destination:          PhaseSwitch/TrigEnd/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.750 - 0.748)
  Source Clock:         Quarts_BUFG rising at 25.000ns
  Destination Clock:    Quarts_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/RefTimeZero to PhaseSwitch/TrigEnd/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y178.XQ     Tcko                  0.313   PhaseSwitch/RefTimeZero
                                                       PhaseSwitch/RefTimeZero
    SLICE_X50Y179.G1     net (fanout=2)        0.531   PhaseSwitch/RefTimeZero
    SLICE_X50Y179.CLK    Tckg        (-Th)     0.143   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       PhaseSwitch/TrigEnd/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.170ns logic, 0.531ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: PhaseSwitch/EndTrig_4/CLK
  Logical resource: PhaseSwitch/Mshreg_EndTrig_3/SRL16E/WS
  Location pin: SLICE_X50Y185.CLK
  Clock network: Quarts_BUFG
--------------------------------------------------------------------------------
Slack: 23.628ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: PhaseSwitch/EndTrig_4/CLK
  Logical resource: PhaseSwitch/Mshreg_EndTrig_3/SRL16E/WS
  Location pin: SLICE_X50Y185.CLK
  Clock network: Quarts_BUFG
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X51Y175.CLK
  Clock network: Quarts_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 181 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.996ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Fnorm (SLICE_X51Y202.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_4 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.808ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_4 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y197.XQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count_4
    SLICE_X51Y198.G1     net (fanout=4)        0.801   PhaseSwitch/SysClkCt/count<4>
    SLICE_X51Y198.COUT   Topcyg                0.559   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X51Y199.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X51Y200.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<4>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X51Y202.SR     net (fanout=1)        0.793   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X51Y202.CLK    Tsrck                 1.037   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (2.214ns logic, 1.594ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_1 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_1 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y195.YQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_1
    SLICE_X51Y198.F1     net (fanout=3)        0.781   PhaseSwitch/SysClkCt/count<1>
    SLICE_X51Y198.COUT   Topcyf                0.573   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<0>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<0>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X51Y199.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X51Y200.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<4>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X51Y202.SR     net (fanout=1)        0.793   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X51Y202.CLK    Tsrck                 1.037   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (2.228ns logic, 1.574ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_0 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_0 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y195.XQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_0
    SLICE_X51Y198.F2     net (fanout=3)        0.756   PhaseSwitch/SysClkCt/count<0>
    SLICE_X51Y198.COUT   Topcyf                0.573   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<0>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<0>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X51Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X51Y199.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X51Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X51Y200.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<4>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X51Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X51Y201.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X51Y202.SR     net (fanout=1)        0.793   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X51Y202.CLK    Tsrck                 1.037   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (2.228ns logic, 1.549ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Fnorm (SLICE_X51Y202.BX), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_6 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.988ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.651 - 0.712)
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_6 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y198.XQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_6
    SLICE_X49Y199.G1     net (fanout=4)        0.598   PhaseSwitch/SysClkCt/count<6>
    SLICE_X49Y199.COUT   Topcyg                0.559   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X49Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X49Y200.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X49Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X49Y201.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X49Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X49Y202.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X51Y202.BX     net (fanout=1)        0.964   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X51Y202.CLK    Tdick                 0.249   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (1.426ns logic, 1.562ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_8 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.651 - 0.712)
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_8 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y199.XQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/count_8
    SLICE_X49Y199.G2     net (fanout=4)        0.541   PhaseSwitch/SysClkCt/count<8>
    SLICE_X49Y199.COUT   Topcyg                0.559   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X49Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X49Y200.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X49Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X49Y201.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X49Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X49Y202.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X51Y202.BX     net (fanout=1)        0.964   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X51Y202.CLK    Tdick                 0.249   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.426ns logic, 1.505ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_9 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.651 - 0.712)
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_9 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y199.YQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/count_9
    SLICE_X49Y200.F1     net (fanout=4)        0.607   PhaseSwitch/SysClkCt/count<9>
    SLICE_X49Y200.COUT   Topcyf                0.573   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/SysClkCnt_o<9>_inv_INV_0
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X49Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X49Y201.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X49Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X49Y202.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X51Y202.BX     net (fanout=1)        0.964   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X51Y202.CLK    Tdick                 0.249   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (1.354ns logic, 1.571ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_15 (SLICE_X48Y202.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.529ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_0 to PhaseSwitch/SysClkCt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y195.XQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_0
    SLICE_X48Y195.F1     net (fanout=3)        0.581   PhaseSwitch/SysClkCt/count<0>
    SLICE_X48Y195.COUT   Topcyf                0.576   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<1>
    SLICE_X48Y196.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<1>
    SLICE_X48Y196.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X48Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X48Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X48Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X48Y198.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X48Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X48Y199.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X48Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X48Y200.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<11>
    SLICE_X48Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<11>
    SLICE_X48Y201.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<12>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<13>
    SLICE_X48Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<13>
    SLICE_X48Y202.CLK    Tcinck                0.478   PhaseSwitch/SysClkCt/count<14>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (1.948ns logic, 0.581ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_2 to PhaseSwitch/SysClkCt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y196.XQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count_2
    SLICE_X48Y196.F1     net (fanout=3)        0.581   PhaseSwitch/SysClkCt/count<2>
    SLICE_X48Y196.COUT   Topcyf                0.576   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count<2>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X48Y197.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X48Y197.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X48Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X48Y198.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X48Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X48Y199.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X48Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X48Y200.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<11>
    SLICE_X48Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<11>
    SLICE_X48Y201.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<12>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<13>
    SLICE_X48Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<13>
    SLICE_X48Y202.CLK    Tcinck                0.478   PhaseSwitch/SysClkCt/count<14>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.859ns logic, 0.581ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_5 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_5 to PhaseSwitch/SysClkCt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y197.YQ     Tcko                  0.360   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count_5
    SLICE_X48Y197.G2     net (fanout=4)        0.556   PhaseSwitch/SysClkCt/count<5>
    SLICE_X48Y197.COUT   Topcyg                0.561   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count<5>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X48Y198.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<5>
    SLICE_X48Y198.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X48Y199.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<7>
    SLICE_X48Y199.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X48Y200.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<9>
    SLICE_X48Y200.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<11>
    SLICE_X48Y201.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<11>
    SLICE_X48Y201.COUT   Tbyp                  0.089   PhaseSwitch/SysClkCt/count<12>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<13>
    SLICE_X48Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<13>
    SLICE_X48Y202.CLK    Tcinck                0.478   PhaseSwitch/SysClkCt/count<14>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (1.755ns logic, 0.556ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/FnormTrig (SLICE_X50Y203.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/Fnorm (FF)
  Destination:          PhaseSwitch/FnormTrig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.114 - 0.104)
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/Fnorm to PhaseSwitch/FnormTrig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.313   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    SLICE_X50Y203.BY     net (fanout=1)        0.295   PhaseSwitch/Fnorm
    SLICE_X50Y203.CLK    Tckdi       (-Th)     0.081   PhaseSwitch/FnormTrig
                                                       PhaseSwitch/FnormTrig
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.232ns logic, 0.295ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_3 (SLICE_X48Y196.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_3 to PhaseSwitch/SysClkCt/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y196.YQ     Tcko                  0.331   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count_3
    SLICE_X48Y196.G4     net (fanout=3)        0.337   PhaseSwitch/SysClkCt/count<3>
    SLICE_X48Y196.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count<3>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<3>
                                                       PhaseSwitch/SysClkCt/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.467ns logic, 0.337ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_1 (SLICE_X48Y195.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_1 to PhaseSwitch/SysClkCt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y195.YQ     Tcko                  0.331   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_1
    SLICE_X48Y195.G4     net (fanout=3)        0.343   PhaseSwitch/SysClkCt/count<1>
    SLICE_X48Y195.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count<1>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<1>
                                                       PhaseSwitch/SysClkCt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.467ns logic, 0.343ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCt/count_0/CK
  Location pin: SLICE_X48Y195.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCt/count_1/CK
  Location pin: SLICE_X48Y195.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCt/count<2>/CLK
  Logical resource: PhaseSwitch/SysClkCt/count_2/CK
  Location pin: SLICE_X48Y196.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.732ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X42Y138.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X42Y138.BY     net (fanout=1)        1.842   Data_p
    SLICE_X42Y138.CLK    Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (0.890ns logic, 1.842ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X46Y138.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X46Y138.BY     net (fanout=1)        1.666   Data_n
    SLICE_X46Y138.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (0.871ns logic, 1.666ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X58Y159.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y138.XQ     Tcko                  0.360   DataP_1
                                                       DataP_1
    SLICE_X58Y159.BY     net (fanout=3)        1.829   DataP_1
    SLICE_X58Y159.CLK    Tdick                 0.280   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.640ns logic, 1.829ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X56Y155.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_2 (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.378ns (0.490 - 0.112)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_2 to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y157.YQ     Tcko                  0.331   DataN_2
                                                       DataN_2
    SLICE_X56Y155.BY     net (fanout=3)        0.590   DataN_2
    SLICE_X56Y155.CLK    Tckdi       (-Th)     0.081   DataN_del_3
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.250ns logic, 0.590ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point DataP_1 (SLICE_X42Y138.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_01 (FF)
  Destination:          DataP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_01 to DataP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y138.YQ     Tcko                  0.331   DataP_1
                                                       DataP_01
    SLICE_X42Y138.BX     net (fanout=3)        0.307   DataP_01
    SLICE_X42Y138.CLK    Tckdi       (-Th)     0.082   DataP_1
                                                       DataP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point DataN_1 (SLICE_X46Y138.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_01 (FF)
  Destination:          DataN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_01 to DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y138.YQ     Tcko                  0.331   DataN_1
                                                       DataN_01
    SLICE_X46Y138.BX     net (fanout=3)        0.313   DataN_01
    SLICE_X46Y138.CLK    Tckdi       (-Th)     0.082   DataN_1
                                                       DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.249ns logic, 0.313ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X46Y138.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X42Y138.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X46Y138.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.244ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X90Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.972ns (Levels of Logic = 0)
  Clock Path Skew:      -1.661ns (5.865 - 7.526)
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y158.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X90Y136.SR     net (fanout=7)        1.521   FastTrigDes_o
    SLICE_X90Y136.CLK    Tsrck                 1.091   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (1.451ns logic, 1.521ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_6 (SLICE_X90Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.972ns (Levels of Logic = 0)
  Clock Path Skew:      -1.661ns (5.865 - 7.526)
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y158.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X90Y136.SR     net (fanout=7)        1.521   FastTrigDes_o
    SLICE_X90Y136.CLK    Tsrck                 1.091   TriggerData_7
                                                       TriggerData_6
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (1.451ns logic, 1.521ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X102Y174.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.823ns (Levels of Logic = 0)
  Clock Path Skew:      -1.576ns (5.950 - 7.526)
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y158.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X102Y174.SR    net (fanout=7)        1.372   FastTrigDes_o
    SLICE_X102Y174.CLK   Tsrck                 1.091   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      2.823ns (1.451ns logic, 1.372ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X102Y174.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 0)
  Clock Path Skew:      -1.642ns (5.950 - 7.592)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: TrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y174.YQ     Tcko                  0.313   TrigDes_o
                                                       TrigDes_o
    SLICE_X102Y174.BX    net (fanout=2)        0.482   TrigDes_o
    SLICE_X102Y174.CLK   Tckdi       (-Th)     0.082   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.231ns logic, 0.482ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X90Y149.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_3 (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      -1.602ns (5.862 - 7.464)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_3 to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y148.XQ     Tcko                  0.313   GroupAmp<3>
                                                       GroupAmp_3
    SLICE_X90Y149.BX     net (fanout=1)        0.694   GroupAmp<3>
    SLICE_X90Y149.CLK    Tckdi       (-Th)     0.082   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.231ns logic, 0.694ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X90Y144.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      -1.602ns (5.856 - 7.458)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y145.XQ     Tcko                  0.313   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X90Y144.BX     net (fanout=1)        0.694   GroupAmp<5>
    SLICE_X90Y144.CLK    Tckdi       (-Th)     0.082   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.231ns logic, 0.694ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_15/CK
  Location pin: SLICE_X102Y174.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_12/CK
  Location pin: SLICE_X102Y174.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_3/CLK
  Logical resource: TriggerData_3/CK
  Location pin: SLICE_X90Y149.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 358 paths analyzed, 153 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.642ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X51Y148.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.726ns (Levels of Logic = 0)
  Clock Path Skew:      -0.167ns (7.359 - 7.526)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y158.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X51Y148.BY     net (fanout=7)        2.074   FastTrigDes_o
    SLICE_X51Y148.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.652ns logic, 2.074ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X69Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.034ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: LT_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y145.YQ     Tcko                  0.360   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X69Y149.SR     net (fanout=6)        0.703   LT_Trig/Trig
    SLICE_X69Y149.CLK    Tsrck                 0.971   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (1.331ns logic, 0.703ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X69Y149.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.649ns (Levels of Logic = 0)
  Clock Path Skew:      -0.071ns (7.356 - 7.427)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Amp_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y156.YQ     Tcko                  0.360   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X69Y149.BY     net (fanout=5)        0.997   Amp_Trig/Trig
    SLICE_X69Y149.CLK    Tdick                 0.292   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.652ns logic, 0.997ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X51Y148.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y148.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X51Y148.BX     net (fanout=3)        0.324   Led_B/ES1/Trig0
    SLICE_X51Y148.CLK    Tckdi       (-Th)     0.079   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.234ns logic, 0.324ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X49Y149.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.726 - 0.713)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y148.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X49Y149.G4     net (fanout=3)        0.388   Led_B/ES1/Trig0
    SLICE_X49Y149.CLK    Tckg        (-Th)     0.125   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.188ns logic, 0.388ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X49Y149.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.726 - 0.713)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y148.XQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X49Y149.G2     net (fanout=2)        0.476   Led_B/ES1/Trig1
    SLICE_X49Y149.CLK    Tckg        (-Th)     0.125   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.188ns logic, 0.476ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DelayReset_5/CLK
  Logical resource: Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X66Y146.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DelayReset_5/CLK
  Logical resource: Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X66Y146.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/Prescaler/count<0>/CLK
  Logical resource: Led_B/Prescaler/count_0/CK
  Location pin: SLICE_X42Y121.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.900ns.
--------------------------------------------------------------------------------

Paths for end point TrigDes_o (SLICE_X99Y174.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          TrigDes_o (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to TrigDes_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y144.YQ     Tcko                  0.360   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X99Y174.SR     net (fanout=42)       3.075   Reset_Trig/Trig
    SLICE_X99Y174.CLK    Tsrck                 1.037   TrigDes_o
                                                       TrigDes_o
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (1.397ns logic, 3.075ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_7 (SLICE_X83Y138.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          GroupAmp_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LT_Trig/Trig to GroupAmp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y145.YQ     Tcko                  0.360   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X78Y156.F3     net (fanout=6)        1.118   LT_Trig/Trig
    SLICE_X78Y156.X      Tilo                  0.195   Amp_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_57_o1
    SLICE_X83Y138.CE     net (fanout=4)        1.556   GroupLT_Trig_GroupAmp_Trig_AND_57_o
    SLICE_X83Y138.CLK    Tceck                 0.553   GroupAmp<7>
                                                       GroupAmp_7
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.108ns logic, 2.674ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          GroupAmp_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Amp_Trig/Trig to GroupAmp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y156.YQ     Tcko                  0.360   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X78Y156.F1     net (fanout=5)        0.602   Amp_Trig/Trig
    SLICE_X78Y156.X      Tilo                  0.195   Amp_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_57_o1
    SLICE_X83Y138.CE     net (fanout=4)        1.556   GroupLT_Trig_GroupAmp_Trig_AND_57_o
    SLICE_X83Y138.CLK    Tceck                 0.553   GroupAmp<7>
                                                       GroupAmp_7
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.108ns logic, 2.158ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_6 (SLICE_X83Y138.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          GroupAmp_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LT_Trig/Trig to GroupAmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y145.YQ     Tcko                  0.360   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X78Y156.F3     net (fanout=6)        1.118   LT_Trig/Trig
    SLICE_X78Y156.X      Tilo                  0.195   Amp_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_57_o1
    SLICE_X83Y138.CE     net (fanout=4)        1.556   GroupLT_Trig_GroupAmp_Trig_AND_57_o
    SLICE_X83Y138.CLK    Tceck                 0.553   GroupAmp<7>
                                                       GroupAmp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.108ns logic, 2.674ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          GroupAmp_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Amp_Trig/Trig to GroupAmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y156.YQ     Tcko                  0.360   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X78Y156.F1     net (fanout=5)        0.602   Amp_Trig/Trig
    SLICE_X78Y156.X      Tilo                  0.195   Amp_Trig/Trig
                                                       GroupLT_Trig_GroupAmp_Trig_AND_57_o1
    SLICE_X83Y138.CE     net (fanout=4)        1.556   GroupLT_Trig_GroupAmp_Trig_AND_57_o
    SLICE_X83Y138.CLK    Tceck                 0.553   GroupAmp<7>
                                                       GroupAmp_6
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.108ns logic, 2.158ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Sub_Ped_7 (SLICE_X56Y144.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Reset_Trig/Trig_1 (FF)
  Destination:          Sub_Ped_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (7.306 - 7.325)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 0.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: Reset_Trig/Trig_1 to Sub_Ped_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y144.YQ     Tcko                  0.313   Reset_Trig/Trig_1
                                                       Reset_Trig/Trig_1
    SLICE_X56Y144.CE     net (fanout=6)        0.513   Reset_Trig/Trig_1
    SLICE_X56Y144.CLK    Tckce       (-Th)     0.082   Sub_Ped_7
                                                       Sub_Ped_7
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.231ns logic, 0.513ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point Sub_Ped_6 (SLICE_X56Y144.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Reset_Trig/Trig_1 (FF)
  Destination:          Sub_Ped_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (7.306 - 7.325)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 0.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: Reset_Trig/Trig_1 to Sub_Ped_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y144.YQ     Tcko                  0.313   Reset_Trig/Trig_1
                                                       Reset_Trig/Trig_1
    SLICE_X56Y144.CE     net (fanout=6)        0.513   Reset_Trig/Trig_1
    SLICE_X56Y144.CLK    Tckce       (-Th)     0.082   Sub_Ped_7
                                                       Sub_Ped_6
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.231ns logic, 0.513ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point LT_Trig/Trig (SLICE_X64Y145.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.338ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Reset_Trig/Trig (FF)
  Destination:          LT_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (7.327 - 7.325)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 0.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: Reset_Trig/Trig to LT_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y144.YQ     Tcko                  0.331   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X64Y145.G4     net (fanout=42)       0.580   Reset_Trig/Trig
    SLICE_X64Y145.CLK    Tckg        (-Th)     0.143   LT_Trig/Trig
                                                       LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       LT_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.188ns logic, 0.580ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<1>/CLK
  Logical resource: AverData_med_1/CK
  Location pin: SLICE_X57Y139.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_2/CK
  Location pin: SLICE_X57Y140.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_3/CK
  Location pin: SLICE_X57Y140.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     20.244ns|            0|            0|            0|          675|
| TS_DLL_CLK0_BUF               |     25.000ns|     20.244ns|          N/A|            0|            0|           19|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      6.642ns|          N/A|            0|            0|          358|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      4.900ns|          N/A|            0|            0|          298|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.732|         |         |         |
ADC_DCO_LVDS_n<0>|    2.732|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.732|         |         |         |
ADC_DCO_LVDS_n<0>|    2.732|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    3.996|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    5.061|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.037|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1380 paths, 0 nets, and 637 connections

Design statistics:
   Minimum period:  20.244ns{1}   (Maximum frequency:  49.397MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 14 13:53:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 341 MB



