{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736039066652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736039066652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 05 08:04:26 2025 " "Processing started: Sun Jan 05 08:04:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736039066652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736039066652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led -c led " "Command: quartus_map --read_settings_files=on --write_settings_files=off led -c led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736039066652 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1736039067365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/led.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led/synthesis/led.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/led.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_irq_mapper " "Found entity 1: led_irq_mapper" {  } { { "led/synthesis/submodules/led_irq_mapper.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file led/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067447 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "led/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_rsp_xbar_mux_001 " "Found entity 1: led_rsp_xbar_mux_001" {  } { { "led/synthesis/submodules/led_rsp_xbar_mux_001.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_rsp_xbar_mux " "Found entity 1: led_rsp_xbar_mux" {  } { { "led/synthesis/submodules/led_rsp_xbar_mux.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_rsp_xbar_demux_002 " "Found entity 1: led_rsp_xbar_demux_002" {  } { { "led/synthesis/submodules/led_rsp_xbar_demux_002.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_cmd_xbar_mux " "Found entity 1: led_cmd_xbar_mux" {  } { { "led/synthesis/submodules/led_cmd_xbar_mux.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_cmd_xbar_demux_001 " "Found entity 1: led_cmd_xbar_demux_001" {  } { { "led/synthesis/submodules/led_cmd_xbar_demux_001.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_cmd_xbar_demux " "Found entity 1: led_cmd_xbar_demux" {  } { { "led/synthesis/submodules/led_cmd_xbar_demux.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "led/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "led/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_id_router_002.sv(48) " "Verilog HDL Declaration information at led_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_id_router_002.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_id_router_002.sv(49) " "Verilog HDL Declaration information at led_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_id_router_002.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file led/synthesis/submodules/led_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_id_router_002_default_decode " "Found entity 1: led_id_router_002_default_decode" {  } { { "led/synthesis/submodules/led_id_router_002.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_id_router_002 " "Found entity 2: led_id_router_002" {  } { { "led/synthesis/submodules/led_id_router_002.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_id_router.sv(48) " "Verilog HDL Declaration information at led_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_id_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_id_router.sv(49) " "Verilog HDL Declaration information at led_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_id_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file led/synthesis/submodules/led_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_id_router_default_decode " "Found entity 1: led_id_router_default_decode" {  } { { "led/synthesis/submodules/led_id_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_id_router " "Found entity 2: led_id_router" {  } { { "led/synthesis/submodules/led_id_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_addr_router_001.sv(48) " "Verilog HDL Declaration information at led_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_addr_router_001.sv(49) " "Verilog HDL Declaration information at led_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file led/synthesis/submodules/led_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_addr_router_001_default_decode " "Found entity 1: led_addr_router_001_default_decode" {  } { { "led/synthesis/submodules/led_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_addr_router_001 " "Found entity 2: led_addr_router_001" {  } { { "led/synthesis/submodules/led_addr_router_001.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel led_addr_router.sv(48) " "Verilog HDL Declaration information at led_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_addr_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel led_addr_router.sv(49) " "Verilog HDL Declaration information at led_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "led/synthesis/submodules/led_addr_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1736039067477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file led/synthesis/submodules/led_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_addr_router_default_decode " "Found entity 1: led_addr_router_default_decode" {  } { { "led/synthesis/submodules/led_addr_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067477 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_addr_router " "Found entity 2: led_addr_router" {  } { { "led/synthesis/submodules/led_addr_router.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "led/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "led/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "led/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "led/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "led/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "led/synthesis/submodules/led_switch.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ledr " "Found entity 1: led_ledr" {  } { { "led/synthesis/submodules/led_ledr.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file led/synthesis/submodules/led_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_jtag_uart_0_sim_scfifo_w " "Found entity 1: led_jtag_uart_0_sim_scfifo_w" {  } { { "led/synthesis/submodules/led_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_jtag_uart_0_scfifo_w " "Found entity 2: led_jtag_uart_0_scfifo_w" {  } { { "led/synthesis/submodules/led_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_jtag_uart_0_sim_scfifo_r " "Found entity 3: led_jtag_uart_0_sim_scfifo_r" {  } { { "led/synthesis/submodules/led_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_jtag_uart_0_scfifo_r " "Found entity 4: led_jtag_uart_0_scfifo_r" {  } { { "led/synthesis/submodules/led_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_jtag_uart_0 " "Found entity 5: led_jtag_uart_0" {  } { { "led/synthesis/submodules/led_jtag_uart_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_sysid_qsys_0 " "Found entity 1: led_sysid_qsys_0" {  } { { "led/synthesis/submodules/led_sysid_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_onchip_memory2_0 " "Found entity 1: led_onchip_memory2_0" {  } { { "led/synthesis/submodules/led_onchip_memory2_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file led/synthesis/submodules/led_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios2_qsys_0_register_bank_a_module " "Found entity 1: led_nios2_qsys_0_register_bank_a_module" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "2 led_nios2_qsys_0_register_bank_b_module " "Found entity 2: led_nios2_qsys_0_register_bank_b_module" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "3 led_nios2_qsys_0_nios2_oci_debug " "Found entity 3: led_nios2_qsys_0_nios2_oci_debug" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: led_nios2_qsys_0_ociram_sp_ram_module" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "5 led_nios2_qsys_0_nios2_ocimem " "Found entity 5: led_nios2_qsys_0_nios2_ocimem" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "6 led_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: led_nios2_qsys_0_nios2_avalon_reg" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "7 led_nios2_qsys_0_nios2_oci_break " "Found entity 7: led_nios2_qsys_0_nios2_oci_break" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "8 led_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: led_nios2_qsys_0_nios2_oci_xbrk" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "9 led_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: led_nios2_qsys_0_nios2_oci_dbrk" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "10 led_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: led_nios2_qsys_0_nios2_oci_itrace" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "11 led_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: led_nios2_qsys_0_nios2_oci_td_mode" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "12 led_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: led_nios2_qsys_0_nios2_oci_dtrace" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "13 led_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: led_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "14 led_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: led_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "15 led_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: led_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "16 led_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: led_nios2_qsys_0_nios2_oci_fifo" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "17 led_nios2_qsys_0_nios2_oci_pib " "Found entity 17: led_nios2_qsys_0_nios2_oci_pib" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "18 led_nios2_qsys_0_nios2_oci_im " "Found entity 18: led_nios2_qsys_0_nios2_oci_im" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "19 led_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: led_nios2_qsys_0_nios2_performance_monitors" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "20 led_nios2_qsys_0_nios2_oci " "Found entity 20: led_nios2_qsys_0_nios2_oci" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""} { "Info" "ISGN_ENTITY_NAME" "21 led_nios2_qsys_0 " "Found entity 21: led_nios2_qsys_0" {  } { { "led/synthesis/submodules/led_nios2_qsys_0.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: led_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: led_nios2_qsys_0_jtag_debug_module_tck" {  } { { "led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: led_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios2_qsys_0_oci_test_bench " "Found entity 1: led_nios2_qsys_0_oci_test_bench" {  } { { "led/synthesis/submodules/led_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led/synthesis/submodules/led_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file led/synthesis/submodules/led_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_nios2_qsys_0_test_bench " "Found entity 1: led_nios2_qsys_0_test_bench" {  } { { "led/synthesis/submodules/led_nios2_qsys_0_test_bench.v" "" { Text "D:/TH_SOC/LAB2/led/led/synthesis/submodules/led_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736039067541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067541 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"(\" ledr.v(13) " "Verilog HDL syntax error at ledr.v(13) near text \".\";  expecting \"(\"" {  } { { "ledr.v" "" { Text "D:/TH_SOC/LAB2/led/ledr.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1736039067548 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  ledr.v(15) " "Verilog HDL syntax error at ledr.v(15) near text \")\"; mismatched closing parenthesis " {  } { { "ledr.v" "" { Text "D:/TH_SOC/LAB2/led/ledr.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1736039067548 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ledr ledr.v(1) " "Ignored design unit \"ledr\" at ledr.v(1) due to previous errors" {  } { { "ledr.v" "" { Text "D:/TH_SOC/LAB2/led/ledr.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1736039067548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledr.v 0 0 " "Found 0 design units, including 0 entities, in source file ledr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736039067548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TH_SOC/LAB2/led/output_files/led.map.smsg " "Generated suppressed messages file D:/TH_SOC/LAB2/led/output_files/led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1736039067590 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736039067693 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 05 08:04:27 2025 " "Processing ended: Sun Jan 05 08:04:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736039067693 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736039067693 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736039067693 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736039067693 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736039068393 ""}
