// Seed: 1647999045
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd41,
    parameter id_6 = 32'd69,
    parameter id_8 = 32'd26
) (
    output tri1 id_0,
    input wor id_1,
    output wor id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 _id_5,
    output supply1 _id_6,
    input wire id_7,
    input wire _id_8,
    input tri1 id_9,
    input wire id_10,
    input uwire id_11,
    output tri0 id_12
);
  logic [~  id_8  #  (  .  id_5  (  -1 'b0 )  )  +  id_6 : 1 'b0] id_14;
  ;
  module_0 modCall_1 ();
  logic id_15;
endmodule
