
C:\Users\USER\Documents\GitHub\GaveteiroInteligente\ohmimetro\Debug\ohmimetro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000054ec  080027d0  080027d0  000127d0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007cbc  08007cbc  00017cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007cc0  08007cc0  00017cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001d8  20000000  08007cc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000046c  200001d8  08007e9c  000201d8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000644  08007e9c  00020644  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
  9 .debug_info   00018c28  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000036db  00000000  00000000  00038e29  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000073e4  00000000  00000000  0003c504  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bb8  00000000  00000000  000438e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d80  00000000  00000000  000444a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000681a  00000000  00000000  00045220  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003d5f  00000000  00000000  0004ba3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004f799  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002570  00000000  00000000  0004f818  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001d8 	.word	0x200001d8
 8000128:	00000000 	.word	0x00000000
 800012c:	080027b8 	.word	0x080027b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001dc 	.word	0x200001dc
 8000148:	080027b8 	.word	0x080027b8

0800014c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800014c:	4b08      	ldr	r3, [pc, #32]	; (8000170 <HAL_InitTick+0x24>)
{
 800014e:	b510      	push	{r4, lr}
 8000150:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000152:	6818      	ldr	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb0 f0f3 	udiv	r0, r0, r3
 800015c:	f000 fa44 	bl	80005e8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000160:	2200      	movs	r2, #0
 8000162:	4621      	mov	r1, r4
 8000164:	f04f 30ff 	mov.w	r0, #4294967295
 8000168:	f000 fa0a 	bl	8000580 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 800016c:	2000      	movs	r0, #0
 800016e:	bd10      	pop	{r4, pc}
 8000170:	20000004 	.word	0x20000004

08000174 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000174:	4a07      	ldr	r2, [pc, #28]	; (8000194 <HAL_Init+0x20>)
{
 8000176:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000178:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800017a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800017c:	f043 0310 	orr.w	r3, r3, #16
 8000180:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000182:	f000 f9eb 	bl	800055c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000186:	2000      	movs	r0, #0
 8000188:	f7ff ffe0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 800018c:	f001 fcc6 	bl	8001b1c <HAL_MspInit>
}
 8000190:	2000      	movs	r0, #0
 8000192:	bd08      	pop	{r3, pc}
 8000194:	40022000 	.word	0x40022000

08000198 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000198:	4a02      	ldr	r2, [pc, #8]	; (80001a4 <HAL_IncTick+0xc>)
 800019a:	6813      	ldr	r3, [r2, #0]
 800019c:	3301      	adds	r3, #1
 800019e:	6013      	str	r3, [r2, #0]
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	20000208 	.word	0x20000208

080001a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001a8:	4b01      	ldr	r3, [pc, #4]	; (80001b0 <HAL_GetTick+0x8>)
 80001aa:	6818      	ldr	r0, [r3, #0]
}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	20000208 	.word	0x20000208

080001b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80001b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80001b6:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80001b8:	f7ff fff6 	bl	80001a8 <HAL_GetTick>
 80001bc:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 80001be:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001c0:	1c63      	adds	r3, r4, #1
  {
     wait++;
 80001c2:	bf18      	it	ne
 80001c4:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80001c6:	f7ff ffef 	bl	80001a8 <HAL_GetTick>
 80001ca:	1b40      	subs	r0, r0, r5
 80001cc:	42a0      	cmp	r0, r4
 80001ce:	d3fa      	bcc.n	80001c6 <HAL_Delay+0x12>
  {
  }
}
 80001d0:	b003      	add	sp, #12
 80001d2:	bd30      	pop	{r4, r5, pc}

080001d4 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80001d4:	6803      	ldr	r3, [r0, #0]
 80001d6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 80001d8:	4770      	bx	lr
	...

080001dc <HAL_ADC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80001dc:	2300      	movs	r3, #0
{ 
 80001de:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80001e0:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80001e2:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80001e6:	2b01      	cmp	r3, #1
 80001e8:	d074      	beq.n	80002d4 <HAL_ADC_ConfigChannel+0xf8>
 80001ea:	2301      	movs	r3, #1
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80001ec:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 80001ee:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80001f2:	2d06      	cmp	r5, #6
 80001f4:	6802      	ldr	r2, [r0, #0]
 80001f6:	ea4f 0385 	mov.w	r3, r5, lsl #2
 80001fa:	680c      	ldr	r4, [r1, #0]
 80001fc:	d825      	bhi.n	800024a <HAL_ADC_ConfigChannel+0x6e>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80001fe:	442b      	add	r3, r5
 8000200:	251f      	movs	r5, #31
 8000202:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000204:	3b05      	subs	r3, #5
 8000206:	409d      	lsls	r5, r3
 8000208:	ea26 0505 	bic.w	r5, r6, r5
 800020c:	fa04 f303 	lsl.w	r3, r4, r3
 8000210:	432b      	orrs	r3, r5
 8000212:	6353      	str	r3, [r2, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000214:	2c09      	cmp	r4, #9
 8000216:	ea4f 0344 	mov.w	r3, r4, lsl #1
 800021a:	688d      	ldr	r5, [r1, #8]
 800021c:	d92f      	bls.n	800027e <HAL_ADC_ConfigChannel+0xa2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800021e:	2607      	movs	r6, #7
 8000220:	4423      	add	r3, r4
 8000222:	68d1      	ldr	r1, [r2, #12]
 8000224:	3b1e      	subs	r3, #30
 8000226:	409e      	lsls	r6, r3
 8000228:	ea21 0106 	bic.w	r1, r1, r6
 800022c:	fa05 f303 	lsl.w	r3, r5, r3
 8000230:	430b      	orrs	r3, r1
 8000232:	60d3      	str	r3, [r2, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000234:	f1a4 0310 	sub.w	r3, r4, #16
 8000238:	2b01      	cmp	r3, #1
 800023a:	d92b      	bls.n	8000294 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800023c:	2300      	movs	r3, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800023e:	2200      	movs	r2, #0
 8000240:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000244:	4618      	mov	r0, r3
 8000246:	b002      	add	sp, #8
 8000248:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800024a:	2d0c      	cmp	r5, #12
 800024c:	d80b      	bhi.n	8000266 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800024e:	442b      	add	r3, r5
 8000250:	251f      	movs	r5, #31
 8000252:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000254:	3b23      	subs	r3, #35	; 0x23
 8000256:	409d      	lsls	r5, r3
 8000258:	ea26 0505 	bic.w	r5, r6, r5
 800025c:	fa04 f303 	lsl.w	r3, r4, r3
 8000260:	432b      	orrs	r3, r5
 8000262:	6313      	str	r3, [r2, #48]	; 0x30
 8000264:	e7d6      	b.n	8000214 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000266:	442b      	add	r3, r5
 8000268:	251f      	movs	r5, #31
 800026a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800026c:	3b41      	subs	r3, #65	; 0x41
 800026e:	409d      	lsls	r5, r3
 8000270:	ea26 0505 	bic.w	r5, r6, r5
 8000274:	fa04 f303 	lsl.w	r3, r4, r3
 8000278:	432b      	orrs	r3, r5
 800027a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800027c:	e7ca      	b.n	8000214 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800027e:	2607      	movs	r6, #7
 8000280:	6911      	ldr	r1, [r2, #16]
 8000282:	4423      	add	r3, r4
 8000284:	409e      	lsls	r6, r3
 8000286:	ea21 0106 	bic.w	r1, r1, r6
 800028a:	fa05 f303 	lsl.w	r3, r5, r3
 800028e:	430b      	orrs	r3, r1
 8000290:	6113      	str	r3, [r2, #16]
 8000292:	e7cf      	b.n	8000234 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000294:	4b10      	ldr	r3, [pc, #64]	; (80002d8 <HAL_ADC_ConfigChannel+0xfc>)
 8000296:	429a      	cmp	r2, r3
 8000298:	d116      	bne.n	80002c8 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800029a:	6893      	ldr	r3, [r2, #8]
 800029c:	021b      	lsls	r3, r3, #8
 800029e:	d4cd      	bmi.n	800023c <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002a0:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002a2:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80002a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80002a8:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80002aa:	d1c7      	bne.n	800023c <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80002ac:	4b0b      	ldr	r3, [pc, #44]	; (80002dc <HAL_ADC_ConfigChannel+0x100>)
 80002ae:	4a0c      	ldr	r2, [pc, #48]	; (80002e0 <HAL_ADC_ConfigChannel+0x104>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80002b6:	230a      	movs	r3, #10
 80002b8:	4353      	muls	r3, r2
            wait_loop_index--;
 80002ba:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80002bc:	9b01      	ldr	r3, [sp, #4]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d0bc      	beq.n	800023c <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80002c2:	9b01      	ldr	r3, [sp, #4]
 80002c4:	3b01      	subs	r3, #1
 80002c6:	e7f8      	b.n	80002ba <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002c8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80002ca:	f043 0320 	orr.w	r3, r3, #32
 80002ce:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80002d0:	2301      	movs	r3, #1
 80002d2:	e7b4      	b.n	800023e <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80002d4:	2302      	movs	r3, #2
 80002d6:	e7b5      	b.n	8000244 <HAL_ADC_ConfigChannel+0x68>
 80002d8:	40012400 	.word	0x40012400
 80002dc:	20000004 	.word	0x20000004
 80002e0:	000f4240 	.word	0x000f4240

080002e4 <ADC_Enable>:
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80002e4:	2300      	movs	r3, #0
{
 80002e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80002e8:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002ea:	6803      	ldr	r3, [r0, #0]
{
 80002ec:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002ee:	689a      	ldr	r2, [r3, #8]
 80002f0:	07d2      	lsls	r2, r2, #31
 80002f2:	d502      	bpl.n	80002fa <ADC_Enable+0x16>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80002f4:	2000      	movs	r0, #0
}
 80002f6:	b002      	add	sp, #8
 80002f8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80002fa:	689a      	ldr	r2, [r3, #8]
 80002fc:	f042 0201 	orr.w	r2, r2, #1
 8000300:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000302:	4b12      	ldr	r3, [pc, #72]	; (800034c <ADC_Enable+0x68>)
 8000304:	4a12      	ldr	r2, [pc, #72]	; (8000350 <ADC_Enable+0x6c>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 800030c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800030e:	9b01      	ldr	r3, [sp, #4]
 8000310:	b9c3      	cbnz	r3, 8000344 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000312:	f7ff ff49 	bl	80001a8 <HAL_GetTick>
 8000316:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000318:	6823      	ldr	r3, [r4, #0]
 800031a:	689d      	ldr	r5, [r3, #8]
 800031c:	f015 0501 	ands.w	r5, r5, #1
 8000320:	d1e8      	bne.n	80002f4 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000322:	f7ff ff41 	bl	80001a8 <HAL_GetTick>
 8000326:	1b80      	subs	r0, r0, r6
 8000328:	2802      	cmp	r0, #2
 800032a:	d9f5      	bls.n	8000318 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800032c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800032e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000332:	f043 0310 	orr.w	r3, r3, #16
 8000336:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000338:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800033a:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000342:	e7d8      	b.n	80002f6 <ADC_Enable+0x12>
      wait_loop_index--;
 8000344:	9b01      	ldr	r3, [sp, #4]
 8000346:	3b01      	subs	r3, #1
 8000348:	e7e0      	b.n	800030c <ADC_Enable+0x28>
 800034a:	bf00      	nop
 800034c:	20000004 	.word	0x20000004
 8000350:	000f4240 	.word	0x000f4240

08000354 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000354:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000358:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800035a:	2b01      	cmp	r3, #1
{
 800035c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800035e:	d054      	beq.n	800040a <HAL_ADC_Start+0xb6>
 8000360:	2301      	movs	r3, #1
 8000362:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000366:	f7ff ffbd 	bl	80002e4 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800036a:	2800      	cmp	r0, #0
 800036c:	d149      	bne.n	8000402 <HAL_ADC_Start+0xae>
    ADC_STATE_CLR_SET(hadc->State,
 800036e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000370:	4a27      	ldr	r2, [pc, #156]	; (8000410 <HAL_ADC_Start+0xbc>)
    ADC_STATE_CLR_SET(hadc->State,
 8000372:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000376:	f023 0301 	bic.w	r3, r3, #1
 800037a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800037e:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000380:	6823      	ldr	r3, [r4, #0]
 8000382:	4293      	cmp	r3, r2
 8000384:	d104      	bne.n	8000390 <HAL_ADC_Start+0x3c>
 8000386:	4923      	ldr	r1, [pc, #140]	; (8000414 <HAL_ADC_Start+0xc0>)
 8000388:	684a      	ldr	r2, [r1, #4]
 800038a:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800038e:	d12e      	bne.n	80003ee <HAL_ADC_Start+0x9a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000390:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000392:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000396:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000398:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800039a:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800039c:	bf41      	itttt	mi
 800039e:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80003a0:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80003a4:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80003a8:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80003aa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80003ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80003b0:	bf1c      	itt	ne
 80003b2:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80003b4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80003b8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80003ba:	2200      	movs	r2, #0
 80003bc:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80003c0:	f06f 0202 	mvn.w	r2, #2
 80003c4:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80003c6:	689a      	ldr	r2, [r3, #8]
 80003c8:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80003cc:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80003d0:	d113      	bne.n	80003fa <HAL_ADC_Start+0xa6>
 80003d2:	4a0f      	ldr	r2, [pc, #60]	; (8000410 <HAL_ADC_Start+0xbc>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d105      	bne.n	80003e4 <HAL_ADC_Start+0x90>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80003d8:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80003dc:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80003de:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80003e2:	d10a      	bne.n	80003fa <HAL_ADC_Start+0xa6>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80003e4:	689a      	ldr	r2, [r3, #8]
 80003e6:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80003ea:	609a      	str	r2, [r3, #8]
 80003ec:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80003ee:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80003f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80003f4:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80003f6:	684a      	ldr	r2, [r1, #4]
 80003f8:	e7cf      	b.n	800039a <HAL_ADC_Start+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80003fa:	689a      	ldr	r2, [r3, #8]
 80003fc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000400:	e7f3      	b.n	80003ea <HAL_ADC_Start+0x96>
    __HAL_UNLOCK(hadc);
 8000402:	2300      	movs	r3, #0
 8000404:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000408:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800040a:	2002      	movs	r0, #2
}
 800040c:	bd10      	pop	{r4, pc}
 800040e:	bf00      	nop
 8000410:	40012800 	.word	0x40012800
 8000414:	40012400 	.word	0x40012400

08000418 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000418:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800041a:	6803      	ldr	r3, [r0, #0]
{
 800041c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800041e:	689a      	ldr	r2, [r3, #8]
 8000420:	07d2      	lsls	r2, r2, #31
 8000422:	d401      	bmi.n	8000428 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000424:	2000      	movs	r0, #0
 8000426:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8000428:	689a      	ldr	r2, [r3, #8]
 800042a:	f022 0201 	bic.w	r2, r2, #1
 800042e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000430:	f7ff feba 	bl	80001a8 <HAL_GetTick>
 8000434:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000436:	6823      	ldr	r3, [r4, #0]
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	07db      	lsls	r3, r3, #31
 800043c:	d5f2      	bpl.n	8000424 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800043e:	f7ff feb3 	bl	80001a8 <HAL_GetTick>
 8000442:	1b40      	subs	r0, r0, r5
 8000444:	2802      	cmp	r0, #2
 8000446:	d9f6      	bls.n	8000436 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000448:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800044a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800044c:	f043 0310 	orr.w	r3, r3, #16
 8000450:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000452:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000454:	f043 0301 	orr.w	r3, r3, #1
 8000458:	62e3      	str	r3, [r4, #44]	; 0x2c
 800045a:	bd38      	pop	{r3, r4, r5, pc}

0800045c <HAL_ADC_Init>:
{
 800045c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800045e:	4604      	mov	r4, r0
 8000460:	2800      	cmp	r0, #0
 8000462:	d071      	beq.n	8000548 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000464:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000466:	b923      	cbnz	r3, 8000472 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000468:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800046a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800046e:	f001 f9b5 	bl	80017dc <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000472:	4620      	mov	r0, r4
 8000474:	f7ff ffd0 	bl	8000418 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000478:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800047a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800047e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000480:	d164      	bne.n	800054c <HAL_ADC_Init+0xf0>
 8000482:	2800      	cmp	r0, #0
 8000484:	d162      	bne.n	800054c <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000486:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000488:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800048c:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800048e:	f023 0302 	bic.w	r3, r3, #2
 8000492:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000496:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000498:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800049a:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800049c:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800049e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80004a2:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80004a6:	d038      	beq.n	800051a <HAL_ADC_Init+0xbe>
 80004a8:	2901      	cmp	r1, #1
 80004aa:	bf14      	ite	ne
 80004ac:	4606      	movne	r6, r0
 80004ae:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80004b2:	6965      	ldr	r5, [r4, #20]
 80004b4:	2d01      	cmp	r5, #1
 80004b6:	d107      	bne.n	80004c8 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d130      	bne.n	800051e <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80004bc:	69a3      	ldr	r3, [r4, #24]
 80004be:	3b01      	subs	r3, #1
 80004c0:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80004c4:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80004c8:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80004ca:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80004ce:	685d      	ldr	r5, [r3, #4]
 80004d0:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80004d4:	ea45 0506 	orr.w	r5, r5, r6
 80004d8:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80004da:	689e      	ldr	r6, [r3, #8]
 80004dc:	4d1d      	ldr	r5, [pc, #116]	; (8000554 <HAL_ADC_Init+0xf8>)
 80004de:	ea05 0506 	and.w	r5, r5, r6
 80004e2:	ea45 0502 	orr.w	r5, r5, r2
 80004e6:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80004e8:	d001      	beq.n	80004ee <HAL_ADC_Init+0x92>
 80004ea:	2901      	cmp	r1, #1
 80004ec:	d120      	bne.n	8000530 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80004ee:	6921      	ldr	r1, [r4, #16]
 80004f0:	3901      	subs	r1, #1
 80004f2:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80004f4:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80004f6:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80004fa:	4329      	orrs	r1, r5
 80004fc:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80004fe:	6899      	ldr	r1, [r3, #8]
 8000500:	4b15      	ldr	r3, [pc, #84]	; (8000558 <HAL_ADC_Init+0xfc>)
 8000502:	400b      	ands	r3, r1
 8000504:	429a      	cmp	r2, r3
 8000506:	d115      	bne.n	8000534 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8000508:	2300      	movs	r3, #0
 800050a:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800050c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800050e:	f023 0303 	bic.w	r3, r3, #3
 8000512:	f043 0301 	orr.w	r3, r3, #1
 8000516:	62a3      	str	r3, [r4, #40]	; 0x28
 8000518:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800051a:	460e      	mov	r6, r1
 800051c:	e7c9      	b.n	80004b2 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800051e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000520:	f043 0320 	orr.w	r3, r3, #32
 8000524:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000526:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000528:	f043 0301 	orr.w	r3, r3, #1
 800052c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800052e:	e7cb      	b.n	80004c8 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000530:	2100      	movs	r1, #0
 8000532:	e7df      	b.n	80004f4 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000534:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000536:	f023 0312 	bic.w	r3, r3, #18
 800053a:	f043 0310 	orr.w	r3, r3, #16
 800053e:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000540:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000542:	f043 0301 	orr.w	r3, r3, #1
 8000546:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000548:	2001      	movs	r0, #1
}
 800054a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800054c:	f043 0310 	orr.w	r3, r3, #16
 8000550:	62a3      	str	r3, [r4, #40]	; 0x28
 8000552:	e7f9      	b.n	8000548 <HAL_ADC_Init+0xec>
 8000554:	ffe1f7fd 	.word	0xffe1f7fd
 8000558:	ff1f0efe 	.word	0xff1f0efe

0800055c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800055c:	4a07      	ldr	r2, [pc, #28]	; (800057c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800055e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000560:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000562:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000566:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800056a:	041b      	lsls	r3, r3, #16
 800056c:	0c1b      	lsrs	r3, r3, #16
 800056e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000572:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000576:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000578:	60d3      	str	r3, [r2, #12]
 800057a:	4770      	bx	lr
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000580:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	68dc      	ldr	r4, [r3, #12]
 8000586:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800058a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800058e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000590:	2b04      	cmp	r3, #4
 8000592:	bf28      	it	cs
 8000594:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000596:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000598:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800059c:	bf98      	it	ls
 800059e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a0:	fa05 f303 	lsl.w	r3, r5, r3
 80005a4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a8:	bf88      	it	hi
 80005aa:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005ac:	4019      	ands	r1, r3
 80005ae:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005b0:	fa05 f404 	lsl.w	r4, r5, r4
 80005b4:	3c01      	subs	r4, #1
 80005b6:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005b8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005ba:	ea42 0201 	orr.w	r2, r2, r1
 80005be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c2:	bfaf      	iteee	ge
 80005c4:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c8:	4b06      	ldrlt	r3, [pc, #24]	; (80005e4 <HAL_NVIC_SetPriority+0x64>)
 80005ca:	f000 000f 	andlt.w	r0, r0, #15
 80005ce:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d0:	bfa5      	ittet	ge
 80005d2:	b2d2      	uxtbge	r2, r2
 80005d4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d8:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005da:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005de:	bd30      	pop	{r4, r5, pc}
 80005e0:	e000ed00 	.word	0xe000ed00
 80005e4:	e000ed14 	.word	0xe000ed14

080005e8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80005e8:	3801      	subs	r0, #1
 80005ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80005ee:	d20a      	bcs.n	8000606 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f0:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005f2:	4b06      	ldr	r3, [pc, #24]	; (800060c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f4:	4a06      	ldr	r2, [pc, #24]	; (8000610 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80005f6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80005fc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005fe:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000600:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000606:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000e010 	.word	0xe000e010
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000614:	4b04      	ldr	r3, [pc, #16]	; (8000628 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000616:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	bf0c      	ite	eq
 800061c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000620:	f022 0204 	bicne.w	r2, r2, #4
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	4770      	bx	lr
 8000628:	e000e010 	.word	0xe000e010

0800062c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800062c:	4770      	bx	lr

0800062e <HAL_SYSTICK_IRQHandler>:
{
 800062e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000630:	f7ff fffc 	bl	800062c <HAL_SYSTICK_Callback>
 8000634:	bd08      	pop	{r3, pc}
	...

08000638 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000638:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 800063c:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800063e:	4616      	mov	r6, r2
 8000640:	4b65      	ldr	r3, [pc, #404]	; (80007d8 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000642:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80007e8 <HAL_GPIO_Init+0x1b0>
 8000646:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80007ec <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800064a:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800064e:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000650:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000654:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000658:	45a0      	cmp	r8, r4
 800065a:	d17f      	bne.n	800075c <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 800065c:	684d      	ldr	r5, [r1, #4]
 800065e:	2d12      	cmp	r5, #18
 8000660:	f000 80af 	beq.w	80007c2 <HAL_GPIO_Init+0x18a>
 8000664:	f200 8088 	bhi.w	8000778 <HAL_GPIO_Init+0x140>
 8000668:	2d02      	cmp	r5, #2
 800066a:	f000 80a7 	beq.w	80007bc <HAL_GPIO_Init+0x184>
 800066e:	d87c      	bhi.n	800076a <HAL_GPIO_Init+0x132>
 8000670:	2d00      	cmp	r5, #0
 8000672:	f000 808e 	beq.w	8000792 <HAL_GPIO_Init+0x15a>
 8000676:	2d01      	cmp	r5, #1
 8000678:	f000 809e 	beq.w	80007b8 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800067c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000680:	2cff      	cmp	r4, #255	; 0xff
 8000682:	bf93      	iteet	ls
 8000684:	4682      	movls	sl, r0
 8000686:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800068a:	3d08      	subhi	r5, #8
 800068c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000690:	bf92      	itee	ls
 8000692:	00b5      	lslls	r5, r6, #2
 8000694:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000698:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800069a:	fa09 f805 	lsl.w	r8, r9, r5
 800069e:	ea2b 0808 	bic.w	r8, fp, r8
 80006a2:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80006a6:	bf88      	it	hi
 80006a8:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80006ac:	ea48 0505 	orr.w	r5, r8, r5
 80006b0:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80006b4:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80006b8:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80006bc:	d04e      	beq.n	800075c <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80006be:	4d47      	ldr	r5, [pc, #284]	; (80007dc <HAL_GPIO_Init+0x1a4>)
 80006c0:	4f46      	ldr	r7, [pc, #280]	; (80007dc <HAL_GPIO_Init+0x1a4>)
 80006c2:	69ad      	ldr	r5, [r5, #24]
 80006c4:	f026 0803 	bic.w	r8, r6, #3
 80006c8:	f045 0501 	orr.w	r5, r5, #1
 80006cc:	61bd      	str	r5, [r7, #24]
 80006ce:	69bd      	ldr	r5, [r7, #24]
 80006d0:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80006d4:	f005 0501 	and.w	r5, r5, #1
 80006d8:	9501      	str	r5, [sp, #4]
 80006da:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80006de:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80006e2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80006e4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80006e8:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80006ec:	fa09 f90b 	lsl.w	r9, r9, fp
 80006f0:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006f4:	4d3a      	ldr	r5, [pc, #232]	; (80007e0 <HAL_GPIO_Init+0x1a8>)
 80006f6:	42a8      	cmp	r0, r5
 80006f8:	d068      	beq.n	80007cc <HAL_GPIO_Init+0x194>
 80006fa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80006fe:	42a8      	cmp	r0, r5
 8000700:	d066      	beq.n	80007d0 <HAL_GPIO_Init+0x198>
 8000702:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000706:	42a8      	cmp	r0, r5
 8000708:	d064      	beq.n	80007d4 <HAL_GPIO_Init+0x19c>
 800070a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800070e:	42a8      	cmp	r0, r5
 8000710:	bf0c      	ite	eq
 8000712:	2503      	moveq	r5, #3
 8000714:	2504      	movne	r5, #4
 8000716:	fa05 f50b 	lsl.w	r5, r5, fp
 800071a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 800071e:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8000722:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000724:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 8000728:	bf14      	ite	ne
 800072a:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 800072c:	43a5      	biceq	r5, r4
 800072e:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8000730:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000732:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 8000736:	bf14      	ite	ne
 8000738:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 800073a:	43a5      	biceq	r5, r4
 800073c:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 800073e:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000740:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8000744:	bf14      	ite	ne
 8000746:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8000748:	43a5      	biceq	r5, r4
 800074a:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 800074c:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800074e:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8000752:	bf14      	ite	ne
 8000754:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8000756:	ea25 0404 	biceq.w	r4, r5, r4
 800075a:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800075c:	3601      	adds	r6, #1
 800075e:	2e10      	cmp	r6, #16
 8000760:	f47f af73 	bne.w	800064a <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000764:	b003      	add	sp, #12
 8000766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800076a:	2d03      	cmp	r5, #3
 800076c:	d022      	beq.n	80007b4 <HAL_GPIO_Init+0x17c>
 800076e:	2d11      	cmp	r5, #17
 8000770:	d184      	bne.n	800067c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000772:	68ca      	ldr	r2, [r1, #12]
 8000774:	3204      	adds	r2, #4
          break;
 8000776:	e781      	b.n	800067c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000778:	4f1a      	ldr	r7, [pc, #104]	; (80007e4 <HAL_GPIO_Init+0x1ac>)
 800077a:	42bd      	cmp	r5, r7
 800077c:	d009      	beq.n	8000792 <HAL_GPIO_Init+0x15a>
 800077e:	d812      	bhi.n	80007a6 <HAL_GPIO_Init+0x16e>
 8000780:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80007f0 <HAL_GPIO_Init+0x1b8>
 8000784:	454d      	cmp	r5, r9
 8000786:	d004      	beq.n	8000792 <HAL_GPIO_Init+0x15a>
 8000788:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800078c:	454d      	cmp	r5, r9
 800078e:	f47f af75 	bne.w	800067c <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8000792:	688a      	ldr	r2, [r1, #8]
 8000794:	b1c2      	cbz	r2, 80007c8 <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8000796:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000798:	bf0c      	ite	eq
 800079a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800079e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80007a2:	2208      	movs	r2, #8
 80007a4:	e76a      	b.n	800067c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80007a6:	4575      	cmp	r5, lr
 80007a8:	d0f3      	beq.n	8000792 <HAL_GPIO_Init+0x15a>
 80007aa:	4565      	cmp	r5, ip
 80007ac:	d0f1      	beq.n	8000792 <HAL_GPIO_Init+0x15a>
 80007ae:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80007f4 <HAL_GPIO_Init+0x1bc>
 80007b2:	e7eb      	b.n	800078c <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80007b4:	2200      	movs	r2, #0
 80007b6:	e761      	b.n	800067c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007b8:	68ca      	ldr	r2, [r1, #12]
          break;
 80007ba:	e75f      	b.n	800067c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80007bc:	68ca      	ldr	r2, [r1, #12]
 80007be:	3208      	adds	r2, #8
          break;
 80007c0:	e75c      	b.n	800067c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80007c2:	68ca      	ldr	r2, [r1, #12]
 80007c4:	320c      	adds	r2, #12
          break;
 80007c6:	e759      	b.n	800067c <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80007c8:	2204      	movs	r2, #4
 80007ca:	e757      	b.n	800067c <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007cc:	2500      	movs	r5, #0
 80007ce:	e7a2      	b.n	8000716 <HAL_GPIO_Init+0xde>
 80007d0:	2501      	movs	r5, #1
 80007d2:	e7a0      	b.n	8000716 <HAL_GPIO_Init+0xde>
 80007d4:	2502      	movs	r5, #2
 80007d6:	e79e      	b.n	8000716 <HAL_GPIO_Init+0xde>
 80007d8:	40010400 	.word	0x40010400
 80007dc:	40021000 	.word	0x40021000
 80007e0:	40010800 	.word	0x40010800
 80007e4:	10210000 	.word	0x10210000
 80007e8:	10310000 	.word	0x10310000
 80007ec:	10320000 	.word	0x10320000
 80007f0:	10110000 	.word	0x10110000
 80007f4:	10220000 	.word	0x10220000

080007f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007f8:	b10a      	cbz	r2, 80007fe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80007fa:	6101      	str	r1, [r0, #16]
 80007fc:	4770      	bx	lr
 80007fe:	0409      	lsls	r1, r1, #16
 8000800:	e7fb      	b.n	80007fa <HAL_GPIO_WritePin+0x2>
	...

08000804 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000804:	6803      	ldr	r3, [r0, #0]
{
 8000806:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800080a:	07db      	lsls	r3, r3, #31
{
 800080c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800080e:	d410      	bmi.n	8000832 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000810:	682b      	ldr	r3, [r5, #0]
 8000812:	079f      	lsls	r7, r3, #30
 8000814:	d45e      	bmi.n	80008d4 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000816:	682b      	ldr	r3, [r5, #0]
 8000818:	0719      	lsls	r1, r3, #28
 800081a:	f100 8095 	bmi.w	8000948 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800081e:	682b      	ldr	r3, [r5, #0]
 8000820:	075a      	lsls	r2, r3, #29
 8000822:	f100 80bf 	bmi.w	80009a4 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000826:	69ea      	ldr	r2, [r5, #28]
 8000828:	2a00      	cmp	r2, #0
 800082a:	f040 812d 	bne.w	8000a88 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800082e:	2000      	movs	r0, #0
 8000830:	e014      	b.n	800085c <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000832:	4c90      	ldr	r4, [pc, #576]	; (8000a74 <HAL_RCC_OscConfig+0x270>)
 8000834:	6863      	ldr	r3, [r4, #4]
 8000836:	f003 030c 	and.w	r3, r3, #12
 800083a:	2b04      	cmp	r3, #4
 800083c:	d007      	beq.n	800084e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800083e:	6863      	ldr	r3, [r4, #4]
 8000840:	f003 030c 	and.w	r3, r3, #12
 8000844:	2b08      	cmp	r3, #8
 8000846:	d10c      	bne.n	8000862 <HAL_RCC_OscConfig+0x5e>
 8000848:	6863      	ldr	r3, [r4, #4]
 800084a:	03de      	lsls	r6, r3, #15
 800084c:	d509      	bpl.n	8000862 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800084e:	6823      	ldr	r3, [r4, #0]
 8000850:	039c      	lsls	r4, r3, #14
 8000852:	d5dd      	bpl.n	8000810 <HAL_RCC_OscConfig+0xc>
 8000854:	686b      	ldr	r3, [r5, #4]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d1da      	bne.n	8000810 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800085a:	2001      	movs	r0, #1
}
 800085c:	b002      	add	sp, #8
 800085e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000862:	686b      	ldr	r3, [r5, #4]
 8000864:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000868:	d110      	bne.n	800088c <HAL_RCC_OscConfig+0x88>
 800086a:	6823      	ldr	r3, [r4, #0]
 800086c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000870:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000872:	f7ff fc99 	bl	80001a8 <HAL_GetTick>
 8000876:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000878:	6823      	ldr	r3, [r4, #0]
 800087a:	0398      	lsls	r0, r3, #14
 800087c:	d4c8      	bmi.n	8000810 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800087e:	f7ff fc93 	bl	80001a8 <HAL_GetTick>
 8000882:	1b80      	subs	r0, r0, r6
 8000884:	2864      	cmp	r0, #100	; 0x64
 8000886:	d9f7      	bls.n	8000878 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000888:	2003      	movs	r0, #3
 800088a:	e7e7      	b.n	800085c <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800088c:	b99b      	cbnz	r3, 80008b6 <HAL_RCC_OscConfig+0xb2>
 800088e:	6823      	ldr	r3, [r4, #0]
 8000890:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000894:	6023      	str	r3, [r4, #0]
 8000896:	6823      	ldr	r3, [r4, #0]
 8000898:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800089c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800089e:	f7ff fc83 	bl	80001a8 <HAL_GetTick>
 80008a2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008a4:	6823      	ldr	r3, [r4, #0]
 80008a6:	0399      	lsls	r1, r3, #14
 80008a8:	d5b2      	bpl.n	8000810 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008aa:	f7ff fc7d 	bl	80001a8 <HAL_GetTick>
 80008ae:	1b80      	subs	r0, r0, r6
 80008b0:	2864      	cmp	r0, #100	; 0x64
 80008b2:	d9f7      	bls.n	80008a4 <HAL_RCC_OscConfig+0xa0>
 80008b4:	e7e8      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008ba:	6823      	ldr	r3, [r4, #0]
 80008bc:	d103      	bne.n	80008c6 <HAL_RCC_OscConfig+0xc2>
 80008be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008c2:	6023      	str	r3, [r4, #0]
 80008c4:	e7d1      	b.n	800086a <HAL_RCC_OscConfig+0x66>
 80008c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008ca:	6023      	str	r3, [r4, #0]
 80008cc:	6823      	ldr	r3, [r4, #0]
 80008ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008d2:	e7cd      	b.n	8000870 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80008d4:	4c67      	ldr	r4, [pc, #412]	; (8000a74 <HAL_RCC_OscConfig+0x270>)
 80008d6:	6863      	ldr	r3, [r4, #4]
 80008d8:	f013 0f0c 	tst.w	r3, #12
 80008dc:	d007      	beq.n	80008ee <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008de:	6863      	ldr	r3, [r4, #4]
 80008e0:	f003 030c 	and.w	r3, r3, #12
 80008e4:	2b08      	cmp	r3, #8
 80008e6:	d110      	bne.n	800090a <HAL_RCC_OscConfig+0x106>
 80008e8:	6863      	ldr	r3, [r4, #4]
 80008ea:	03da      	lsls	r2, r3, #15
 80008ec:	d40d      	bmi.n	800090a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	079b      	lsls	r3, r3, #30
 80008f2:	d502      	bpl.n	80008fa <HAL_RCC_OscConfig+0xf6>
 80008f4:	692b      	ldr	r3, [r5, #16]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d1af      	bne.n	800085a <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008fa:	6823      	ldr	r3, [r4, #0]
 80008fc:	696a      	ldr	r2, [r5, #20]
 80008fe:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000902:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000906:	6023      	str	r3, [r4, #0]
 8000908:	e785      	b.n	8000816 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800090a:	692a      	ldr	r2, [r5, #16]
 800090c:	4b5a      	ldr	r3, [pc, #360]	; (8000a78 <HAL_RCC_OscConfig+0x274>)
 800090e:	b16a      	cbz	r2, 800092c <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000910:	2201      	movs	r2, #1
 8000912:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000914:	f7ff fc48 	bl	80001a8 <HAL_GetTick>
 8000918:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800091a:	6823      	ldr	r3, [r4, #0]
 800091c:	079f      	lsls	r7, r3, #30
 800091e:	d4ec      	bmi.n	80008fa <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000920:	f7ff fc42 	bl	80001a8 <HAL_GetTick>
 8000924:	1b80      	subs	r0, r0, r6
 8000926:	2802      	cmp	r0, #2
 8000928:	d9f7      	bls.n	800091a <HAL_RCC_OscConfig+0x116>
 800092a:	e7ad      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 800092c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800092e:	f7ff fc3b 	bl	80001a8 <HAL_GetTick>
 8000932:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000934:	6823      	ldr	r3, [r4, #0]
 8000936:	0798      	lsls	r0, r3, #30
 8000938:	f57f af6d 	bpl.w	8000816 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800093c:	f7ff fc34 	bl	80001a8 <HAL_GetTick>
 8000940:	1b80      	subs	r0, r0, r6
 8000942:	2802      	cmp	r0, #2
 8000944:	d9f6      	bls.n	8000934 <HAL_RCC_OscConfig+0x130>
 8000946:	e79f      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000948:	69aa      	ldr	r2, [r5, #24]
 800094a:	4c4a      	ldr	r4, [pc, #296]	; (8000a74 <HAL_RCC_OscConfig+0x270>)
 800094c:	4b4b      	ldr	r3, [pc, #300]	; (8000a7c <HAL_RCC_OscConfig+0x278>)
 800094e:	b1da      	cbz	r2, 8000988 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000950:	2201      	movs	r2, #1
 8000952:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000954:	f7ff fc28 	bl	80001a8 <HAL_GetTick>
 8000958:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800095a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800095c:	079b      	lsls	r3, r3, #30
 800095e:	d50d      	bpl.n	800097c <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000960:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000964:	4b46      	ldr	r3, [pc, #280]	; (8000a80 <HAL_RCC_OscConfig+0x27c>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	fbb3 f3f2 	udiv	r3, r3, r2
 800096c:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800096e:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000970:	9b01      	ldr	r3, [sp, #4]
 8000972:	1e5a      	subs	r2, r3, #1
 8000974:	9201      	str	r2, [sp, #4]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d1f9      	bne.n	800096e <HAL_RCC_OscConfig+0x16a>
 800097a:	e750      	b.n	800081e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800097c:	f7ff fc14 	bl	80001a8 <HAL_GetTick>
 8000980:	1b80      	subs	r0, r0, r6
 8000982:	2802      	cmp	r0, #2
 8000984:	d9e9      	bls.n	800095a <HAL_RCC_OscConfig+0x156>
 8000986:	e77f      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000988:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800098a:	f7ff fc0d 	bl	80001a8 <HAL_GetTick>
 800098e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000990:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000992:	079f      	lsls	r7, r3, #30
 8000994:	f57f af43 	bpl.w	800081e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000998:	f7ff fc06 	bl	80001a8 <HAL_GetTick>
 800099c:	1b80      	subs	r0, r0, r6
 800099e:	2802      	cmp	r0, #2
 80009a0:	d9f6      	bls.n	8000990 <HAL_RCC_OscConfig+0x18c>
 80009a2:	e771      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009a4:	4c33      	ldr	r4, [pc, #204]	; (8000a74 <HAL_RCC_OscConfig+0x270>)
 80009a6:	69e3      	ldr	r3, [r4, #28]
 80009a8:	00d8      	lsls	r0, r3, #3
 80009aa:	d424      	bmi.n	80009f6 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80009ac:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80009ae:	69e3      	ldr	r3, [r4, #28]
 80009b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b4:	61e3      	str	r3, [r4, #28]
 80009b6:	69e3      	ldr	r3, [r4, #28]
 80009b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009bc:	9300      	str	r3, [sp, #0]
 80009be:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009c0:	4e30      	ldr	r6, [pc, #192]	; (8000a84 <HAL_RCC_OscConfig+0x280>)
 80009c2:	6833      	ldr	r3, [r6, #0]
 80009c4:	05d9      	lsls	r1, r3, #23
 80009c6:	d518      	bpl.n	80009fa <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009c8:	68eb      	ldr	r3, [r5, #12]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d126      	bne.n	8000a1c <HAL_RCC_OscConfig+0x218>
 80009ce:	6a23      	ldr	r3, [r4, #32]
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80009d6:	f7ff fbe7 	bl	80001a8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009da:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80009de:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80009e0:	6a23      	ldr	r3, [r4, #32]
 80009e2:	079b      	lsls	r3, r3, #30
 80009e4:	d53f      	bpl.n	8000a66 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80009e6:	2f00      	cmp	r7, #0
 80009e8:	f43f af1d 	beq.w	8000826 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80009ec:	69e3      	ldr	r3, [r4, #28]
 80009ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009f2:	61e3      	str	r3, [r4, #28]
 80009f4:	e717      	b.n	8000826 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80009f6:	2700      	movs	r7, #0
 80009f8:	e7e2      	b.n	80009c0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80009fa:	6833      	ldr	r3, [r6, #0]
 80009fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a00:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000a02:	f7ff fbd1 	bl	80001a8 <HAL_GetTick>
 8000a06:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a08:	6833      	ldr	r3, [r6, #0]
 8000a0a:	05da      	lsls	r2, r3, #23
 8000a0c:	d4dc      	bmi.n	80009c8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a0e:	f7ff fbcb 	bl	80001a8 <HAL_GetTick>
 8000a12:	eba0 0008 	sub.w	r0, r0, r8
 8000a16:	2864      	cmp	r0, #100	; 0x64
 8000a18:	d9f6      	bls.n	8000a08 <HAL_RCC_OscConfig+0x204>
 8000a1a:	e735      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a1c:	b9ab      	cbnz	r3, 8000a4a <HAL_RCC_OscConfig+0x246>
 8000a1e:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a20:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a24:	f023 0301 	bic.w	r3, r3, #1
 8000a28:	6223      	str	r3, [r4, #32]
 8000a2a:	6a23      	ldr	r3, [r4, #32]
 8000a2c:	f023 0304 	bic.w	r3, r3, #4
 8000a30:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000a32:	f7ff fbb9 	bl	80001a8 <HAL_GetTick>
 8000a36:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a38:	6a23      	ldr	r3, [r4, #32]
 8000a3a:	0798      	lsls	r0, r3, #30
 8000a3c:	d5d3      	bpl.n	80009e6 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a3e:	f7ff fbb3 	bl	80001a8 <HAL_GetTick>
 8000a42:	1b80      	subs	r0, r0, r6
 8000a44:	4540      	cmp	r0, r8
 8000a46:	d9f7      	bls.n	8000a38 <HAL_RCC_OscConfig+0x234>
 8000a48:	e71e      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a4a:	2b05      	cmp	r3, #5
 8000a4c:	6a23      	ldr	r3, [r4, #32]
 8000a4e:	d103      	bne.n	8000a58 <HAL_RCC_OscConfig+0x254>
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	6223      	str	r3, [r4, #32]
 8000a56:	e7ba      	b.n	80009ce <HAL_RCC_OscConfig+0x1ca>
 8000a58:	f023 0301 	bic.w	r3, r3, #1
 8000a5c:	6223      	str	r3, [r4, #32]
 8000a5e:	6a23      	ldr	r3, [r4, #32]
 8000a60:	f023 0304 	bic.w	r3, r3, #4
 8000a64:	e7b6      	b.n	80009d4 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a66:	f7ff fb9f 	bl	80001a8 <HAL_GetTick>
 8000a6a:	eba0 0008 	sub.w	r0, r0, r8
 8000a6e:	42b0      	cmp	r0, r6
 8000a70:	d9b6      	bls.n	80009e0 <HAL_RCC_OscConfig+0x1dc>
 8000a72:	e709      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
 8000a74:	40021000 	.word	0x40021000
 8000a78:	42420000 	.word	0x42420000
 8000a7c:	42420480 	.word	0x42420480
 8000a80:	20000004 	.word	0x20000004
 8000a84:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a88:	4c22      	ldr	r4, [pc, #136]	; (8000b14 <HAL_RCC_OscConfig+0x310>)
 8000a8a:	6863      	ldr	r3, [r4, #4]
 8000a8c:	f003 030c 	and.w	r3, r3, #12
 8000a90:	2b08      	cmp	r3, #8
 8000a92:	f43f aee2 	beq.w	800085a <HAL_RCC_OscConfig+0x56>
 8000a96:	2300      	movs	r3, #0
 8000a98:	4e1f      	ldr	r6, [pc, #124]	; (8000b18 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a9a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000a9c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a9e:	d12b      	bne.n	8000af8 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000aa0:	f7ff fb82 	bl	80001a8 <HAL_GetTick>
 8000aa4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aa6:	6823      	ldr	r3, [r4, #0]
 8000aa8:	0199      	lsls	r1, r3, #6
 8000aaa:	d41f      	bmi.n	8000aec <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000aac:	6a2b      	ldr	r3, [r5, #32]
 8000aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ab2:	d105      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ab4:	6862      	ldr	r2, [r4, #4]
 8000ab6:	68a9      	ldr	r1, [r5, #8]
 8000ab8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000abc:	430a      	orrs	r2, r1
 8000abe:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ac0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000ac2:	6862      	ldr	r2, [r4, #4]
 8000ac4:	430b      	orrs	r3, r1
 8000ac6:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000aca:	4313      	orrs	r3, r2
 8000acc:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000ace:	2301      	movs	r3, #1
 8000ad0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ad2:	f7ff fb69 	bl	80001a8 <HAL_GetTick>
 8000ad6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	019a      	lsls	r2, r3, #6
 8000adc:	f53f aea7 	bmi.w	800082e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ae0:	f7ff fb62 	bl	80001a8 <HAL_GetTick>
 8000ae4:	1b40      	subs	r0, r0, r5
 8000ae6:	2802      	cmp	r0, #2
 8000ae8:	d9f6      	bls.n	8000ad8 <HAL_RCC_OscConfig+0x2d4>
 8000aea:	e6cd      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aec:	f7ff fb5c 	bl	80001a8 <HAL_GetTick>
 8000af0:	1bc0      	subs	r0, r0, r7
 8000af2:	2802      	cmp	r0, #2
 8000af4:	d9d7      	bls.n	8000aa6 <HAL_RCC_OscConfig+0x2a2>
 8000af6:	e6c7      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000af8:	f7ff fb56 	bl	80001a8 <HAL_GetTick>
 8000afc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000afe:	6823      	ldr	r3, [r4, #0]
 8000b00:	019b      	lsls	r3, r3, #6
 8000b02:	f57f ae94 	bpl.w	800082e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b06:	f7ff fb4f 	bl	80001a8 <HAL_GetTick>
 8000b0a:	1b40      	subs	r0, r0, r5
 8000b0c:	2802      	cmp	r0, #2
 8000b0e:	d9f6      	bls.n	8000afe <HAL_RCC_OscConfig+0x2fa>
 8000b10:	e6ba      	b.n	8000888 <HAL_RCC_OscConfig+0x84>
 8000b12:	bf00      	nop
 8000b14:	40021000 	.word	0x40021000
 8000b18:	42420060 	.word	0x42420060

08000b1c <HAL_RCC_GetSysClockFreq>:
{
 8000b1c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000b1e:	4b1a      	ldr	r3, [pc, #104]	; (8000b88 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 8000b20:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000b22:	ac02      	add	r4, sp, #8
 8000b24:	f103 0510 	add.w	r5, r3, #16
 8000b28:	4622      	mov	r2, r4
 8000b2a:	6818      	ldr	r0, [r3, #0]
 8000b2c:	6859      	ldr	r1, [r3, #4]
 8000b2e:	3308      	adds	r3, #8
 8000b30:	c203      	stmia	r2!, {r0, r1}
 8000b32:	42ab      	cmp	r3, r5
 8000b34:	4614      	mov	r4, r2
 8000b36:	d1f7      	bne.n	8000b28 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000b38:	2301      	movs	r3, #1
 8000b3a:	f88d 3004 	strb.w	r3, [sp, #4]
 8000b3e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000b40:	4912      	ldr	r1, [pc, #72]	; (8000b8c <HAL_RCC_GetSysClockFreq+0x70>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000b42:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000b46:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000b48:	f003 020c 	and.w	r2, r3, #12
 8000b4c:	2a08      	cmp	r2, #8
 8000b4e:	d118      	bne.n	8000b82 <HAL_RCC_GetSysClockFreq+0x66>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000b50:	f3c3 4283 	ubfx	r2, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000b54:	03db      	lsls	r3, r3, #15
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000b56:	bf48      	it	mi
 8000b58:	684b      	ldrmi	r3, [r1, #4]
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000b5a:	a806      	add	r0, sp, #24
 8000b5c:	4402      	add	r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000b5e:	bf48      	it	mi
 8000b60:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000b64:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000b68:	bf41      	itttt	mi
 8000b6a:	aa06      	addmi	r2, sp, #24
 8000b6c:	189b      	addmi	r3, r3, r2
 8000b6e:	f813 2c14 	ldrbmi.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8000b72:	4b07      	ldrmi	r3, [pc, #28]	; (8000b90 <HAL_RCC_GetSysClockFreq+0x74>)
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000b74:	bf54      	ite	pl
 8000b76:	4b07      	ldrpl	r3, [pc, #28]	; (8000b94 <HAL_RCC_GetSysClockFreq+0x78>)
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8000b78:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000b7c:	4358      	muls	r0, r3
}
 8000b7e:	b007      	add	sp, #28
 8000b80:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 8000b82:	4803      	ldr	r0, [pc, #12]	; (8000b90 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8000b84:	e7fb      	b.n	8000b7e <HAL_RCC_GetSysClockFreq+0x62>
 8000b86:	bf00      	nop
 8000b88:	080027d0 	.word	0x080027d0
 8000b8c:	40021000 	.word	0x40021000
 8000b90:	007a1200 	.word	0x007a1200
 8000b94:	003d0900 	.word	0x003d0900

08000b98 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b98:	4a4d      	ldr	r2, [pc, #308]	; (8000cd0 <HAL_RCC_ClockConfig+0x138>)
{
 8000b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b9e:	6813      	ldr	r3, [r2, #0]
{
 8000ba0:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ba2:	f003 0307 	and.w	r3, r3, #7
 8000ba6:	428b      	cmp	r3, r1
{
 8000ba8:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000baa:	d328      	bcc.n	8000bfe <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000bac:	682a      	ldr	r2, [r5, #0]
 8000bae:	0791      	lsls	r1, r2, #30
 8000bb0:	d432      	bmi.n	8000c18 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000bb2:	07d2      	lsls	r2, r2, #31
 8000bb4:	d438      	bmi.n	8000c28 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000bb6:	4a46      	ldr	r2, [pc, #280]	; (8000cd0 <HAL_RCC_ClockConfig+0x138>)
 8000bb8:	6813      	ldr	r3, [r2, #0]
 8000bba:	f003 0307 	and.w	r3, r3, #7
 8000bbe:	429e      	cmp	r6, r3
 8000bc0:	d373      	bcc.n	8000caa <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000bc2:	682a      	ldr	r2, [r5, #0]
 8000bc4:	4c43      	ldr	r4, [pc, #268]	; (8000cd4 <HAL_RCC_ClockConfig+0x13c>)
 8000bc6:	f012 0f04 	tst.w	r2, #4
 8000bca:	d179      	bne.n	8000cc0 <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000bcc:	0713      	lsls	r3, r2, #28
 8000bce:	d506      	bpl.n	8000bde <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000bd0:	6863      	ldr	r3, [r4, #4]
 8000bd2:	692a      	ldr	r2, [r5, #16]
 8000bd4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000bd8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000bdc:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000bde:	f7ff ff9d 	bl	8000b1c <HAL_RCC_GetSysClockFreq>
 8000be2:	6863      	ldr	r3, [r4, #4]
 8000be4:	4a3c      	ldr	r2, [pc, #240]	; (8000cd8 <HAL_RCC_ClockConfig+0x140>)
 8000be6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000bea:	5cd3      	ldrb	r3, [r2, r3]
 8000bec:	40d8      	lsrs	r0, r3
 8000bee:	4b3b      	ldr	r3, [pc, #236]	; (8000cdc <HAL_RCC_ClockConfig+0x144>)
 8000bf0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000bf2:	2000      	movs	r0, #0
 8000bf4:	f7ff faaa 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000bf8:	2000      	movs	r0, #0
}
 8000bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bfe:	6813      	ldr	r3, [r2, #0]
 8000c00:	f023 0307 	bic.w	r3, r3, #7
 8000c04:	430b      	orrs	r3, r1
 8000c06:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c08:	6813      	ldr	r3, [r2, #0]
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	4299      	cmp	r1, r3
 8000c10:	d0cc      	beq.n	8000bac <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000c12:	2001      	movs	r0, #1
 8000c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c18:	492e      	ldr	r1, [pc, #184]	; (8000cd4 <HAL_RCC_ClockConfig+0x13c>)
 8000c1a:	68a8      	ldr	r0, [r5, #8]
 8000c1c:	684b      	ldr	r3, [r1, #4]
 8000c1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000c22:	4303      	orrs	r3, r0
 8000c24:	604b      	str	r3, [r1, #4]
 8000c26:	e7c4      	b.n	8000bb2 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c28:	686a      	ldr	r2, [r5, #4]
 8000c2a:	4c2a      	ldr	r4, [pc, #168]	; (8000cd4 <HAL_RCC_ClockConfig+0x13c>)
 8000c2c:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c2e:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c30:	d11c      	bne.n	8000c6c <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c32:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c36:	d0ec      	beq.n	8000c12 <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c38:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c3a:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c3e:	f023 0303 	bic.w	r3, r3, #3
 8000c42:	4313      	orrs	r3, r2
 8000c44:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000c46:	f7ff faaf 	bl	80001a8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c4a:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000c4c:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d114      	bne.n	8000c7c <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c52:	6863      	ldr	r3, [r4, #4]
 8000c54:	f003 030c 	and.w	r3, r3, #12
 8000c58:	2b04      	cmp	r3, #4
 8000c5a:	d0ac      	beq.n	8000bb6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c5c:	f7ff faa4 	bl	80001a8 <HAL_GetTick>
 8000c60:	1bc0      	subs	r0, r0, r7
 8000c62:	4540      	cmp	r0, r8
 8000c64:	d9f5      	bls.n	8000c52 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8000c66:	2003      	movs	r0, #3
 8000c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c6c:	2a02      	cmp	r2, #2
 8000c6e:	d102      	bne.n	8000c76 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c70:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000c74:	e7df      	b.n	8000c36 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c76:	f013 0f02 	tst.w	r3, #2
 8000c7a:	e7dc      	b.n	8000c36 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c7c:	2b02      	cmp	r3, #2
 8000c7e:	d10f      	bne.n	8000ca0 <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c80:	6863      	ldr	r3, [r4, #4]
 8000c82:	f003 030c 	and.w	r3, r3, #12
 8000c86:	2b08      	cmp	r3, #8
 8000c88:	d095      	beq.n	8000bb6 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c8a:	f7ff fa8d 	bl	80001a8 <HAL_GetTick>
 8000c8e:	1bc0      	subs	r0, r0, r7
 8000c90:	4540      	cmp	r0, r8
 8000c92:	d9f5      	bls.n	8000c80 <HAL_RCC_ClockConfig+0xe8>
 8000c94:	e7e7      	b.n	8000c66 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c96:	f7ff fa87 	bl	80001a8 <HAL_GetTick>
 8000c9a:	1bc0      	subs	r0, r0, r7
 8000c9c:	4540      	cmp	r0, r8
 8000c9e:	d8e2      	bhi.n	8000c66 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ca0:	6863      	ldr	r3, [r4, #4]
 8000ca2:	f013 0f0c 	tst.w	r3, #12
 8000ca6:	d1f6      	bne.n	8000c96 <HAL_RCC_ClockConfig+0xfe>
 8000ca8:	e785      	b.n	8000bb6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000caa:	6813      	ldr	r3, [r2, #0]
 8000cac:	f023 0307 	bic.w	r3, r3, #7
 8000cb0:	4333      	orrs	r3, r6
 8000cb2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000cb4:	6813      	ldr	r3, [r2, #0]
 8000cb6:	f003 0307 	and.w	r3, r3, #7
 8000cba:	429e      	cmp	r6, r3
 8000cbc:	d1a9      	bne.n	8000c12 <HAL_RCC_ClockConfig+0x7a>
 8000cbe:	e780      	b.n	8000bc2 <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000cc0:	6863      	ldr	r3, [r4, #4]
 8000cc2:	68e9      	ldr	r1, [r5, #12]
 8000cc4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000cc8:	430b      	orrs	r3, r1
 8000cca:	6063      	str	r3, [r4, #4]
 8000ccc:	e77e      	b.n	8000bcc <HAL_RCC_ClockConfig+0x34>
 8000cce:	bf00      	nop
 8000cd0:	40022000 	.word	0x40022000
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	08007b61 	.word	0x08007b61
 8000cdc:	20000004 	.word	0x20000004

08000ce0 <HAL_RCC_GetHCLKFreq>:
}
 8000ce0:	4b01      	ldr	r3, [pc, #4]	; (8000ce8 <HAL_RCC_GetHCLKFreq+0x8>)
 8000ce2:	6818      	ldr	r0, [r3, #0]
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	20000004 	.word	0x20000004

08000cec <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000cec:	6803      	ldr	r3, [r0, #0]
{
 8000cee:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000cf2:	07d9      	lsls	r1, r3, #31
{
 8000cf4:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8000cf6:	d520      	bpl.n	8000d3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cf8:	4c35      	ldr	r4, [pc, #212]	; (8000dd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000cfa:	69e3      	ldr	r3, [r4, #28]
 8000cfc:	00da      	lsls	r2, r3, #3
 8000cfe:	d432      	bmi.n	8000d66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8000d00:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8000d02:	69e3      	ldr	r3, [r4, #28]
 8000d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d08:	61e3      	str	r3, [r4, #28]
 8000d0a:	69e3      	ldr	r3, [r4, #28]
 8000d0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d14:	4e2f      	ldr	r6, [pc, #188]	; (8000dd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8000d16:	6833      	ldr	r3, [r6, #0]
 8000d18:	05db      	lsls	r3, r3, #23
 8000d1a:	d526      	bpl.n	8000d6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000d1c:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000d1e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8000d22:	d136      	bne.n	8000d92 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8000d24:	6a23      	ldr	r3, [r4, #32]
 8000d26:	686a      	ldr	r2, [r5, #4]
 8000d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000d30:	b11f      	cbz	r7, 8000d3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d32:	69e3      	ldr	r3, [r4, #28]
 8000d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d38:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8000d3a:	6828      	ldr	r0, [r5, #0]
 8000d3c:	0783      	lsls	r3, r0, #30
 8000d3e:	d506      	bpl.n	8000d4e <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8000d40:	4a23      	ldr	r2, [pc, #140]	; (8000dd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000d42:	68a9      	ldr	r1, [r5, #8]
 8000d44:	6853      	ldr	r3, [r2, #4]
 8000d46:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000d4a:	430b      	orrs	r3, r1
 8000d4c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8000d4e:	f010 0010 	ands.w	r0, r0, #16
 8000d52:	d01b      	beq.n	8000d8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000d54:	4a1e      	ldr	r2, [pc, #120]	; (8000dd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8000d56:	68e9      	ldr	r1, [r5, #12]
 8000d58:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8000d5a:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8000d5c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000d60:	430b      	orrs	r3, r1
 8000d62:	6053      	str	r3, [r2, #4]
 8000d64:	e012      	b.n	8000d8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8000d66:	2700      	movs	r7, #0
 8000d68:	e7d4      	b.n	8000d14 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d6a:	6833      	ldr	r3, [r6, #0]
 8000d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d70:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000d72:	f7ff fa19 	bl	80001a8 <HAL_GetTick>
 8000d76:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d78:	6833      	ldr	r3, [r6, #0]
 8000d7a:	05d8      	lsls	r0, r3, #23
 8000d7c:	d4ce      	bmi.n	8000d1c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d7e:	f7ff fa13 	bl	80001a8 <HAL_GetTick>
 8000d82:	eba0 0008 	sub.w	r0, r0, r8
 8000d86:	2864      	cmp	r0, #100	; 0x64
 8000d88:	d9f6      	bls.n	8000d78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8000d8a:	2003      	movs	r0, #3
}
 8000d8c:	b002      	add	sp, #8
 8000d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000d92:	686a      	ldr	r2, [r5, #4]
 8000d94:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d0c3      	beq.n	8000d24 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	4a0e      	ldr	r2, [pc, #56]	; (8000dd8 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000da0:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000da2:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000da4:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000da6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000daa:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8000dac:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000dae:	07d9      	lsls	r1, r3, #31
 8000db0:	d5b8      	bpl.n	8000d24 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 8000db2:	f7ff f9f9 	bl	80001a8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000db6:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8000dba:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dbc:	6a23      	ldr	r3, [r4, #32]
 8000dbe:	079a      	lsls	r2, r3, #30
 8000dc0:	d4b0      	bmi.n	8000d24 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dc2:	f7ff f9f1 	bl	80001a8 <HAL_GetTick>
 8000dc6:	1b80      	subs	r0, r0, r6
 8000dc8:	4540      	cmp	r0, r8
 8000dca:	d9f7      	bls.n	8000dbc <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8000dcc:	e7dd      	b.n	8000d8a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8000dce:	bf00      	nop
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	40007000 	.word	0x40007000
 8000dd8:	42420440 	.word	0x42420440

08000ddc <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8000ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000de0:	4604      	mov	r4, r0
 8000de2:	4688      	mov	r8, r1
 8000de4:	4617      	mov	r7, r2
 8000de6:	461d      	mov	r5, r3
 8000de8:	9e06      	ldr	r6, [sp, #24]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8000dea:	6822      	ldr	r2, [r4, #0]
 8000dec:	6893      	ldr	r3, [r2, #8]
 8000dee:	ea38 0303 	bics.w	r3, r8, r3
 8000df2:	bf0c      	ite	eq
 8000df4:	2301      	moveq	r3, #1
 8000df6:	2300      	movne	r3, #0
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	d102      	bne.n	8000e02 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8000dfc:	2000      	movs	r0, #0
}
 8000dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000e02:	1c6b      	adds	r3, r5, #1
 8000e04:	d0f2      	beq.n	8000dec <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000e06:	bb55      	cbnz	r5, 8000e5e <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000e08:	6823      	ldr	r3, [r4, #0]
 8000e0a:	685a      	ldr	r2, [r3, #4]
 8000e0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000e10:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000e12:	6862      	ldr	r2, [r4, #4]
 8000e14:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000e18:	d10a      	bne.n	8000e30 <SPI_WaitFlagStateUntilTimeout+0x54>
 8000e1a:	68a2      	ldr	r2, [r4, #8]
 8000e1c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000e20:	d002      	beq.n	8000e28 <SPI_WaitFlagStateUntilTimeout+0x4c>
 8000e22:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000e26:	d103      	bne.n	8000e30 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000e2e:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000e30:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e32:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000e36:	d109      	bne.n	8000e4c <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000e3e:	0412      	lsls	r2, r2, #16
 8000e40:	0c12      	lsrs	r2, r2, #16
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e4a:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000e52:	2300      	movs	r3, #0
 8000e54:	2003      	movs	r0, #3
 8000e56:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000e5e:	f7ff f9a3 	bl	80001a8 <HAL_GetTick>
 8000e62:	1b80      	subs	r0, r0, r6
 8000e64:	4285      	cmp	r5, r0
 8000e66:	d8c0      	bhi.n	8000dea <SPI_WaitFlagStateUntilTimeout+0xe>
 8000e68:	e7ce      	b.n	8000e08 <SPI_WaitFlagStateUntilTimeout+0x2c>

08000e6a <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000e6a:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	9200      	str	r2, [sp, #0]
 8000e70:	2180      	movs	r1, #128	; 0x80
 8000e72:	2200      	movs	r2, #0
{
 8000e74:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000e76:	f7ff ffb1 	bl	8000ddc <SPI_WaitFlagStateUntilTimeout>
 8000e7a:	b120      	cbz	r0, 8000e86 <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8000e7c:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000e7e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000e80:	f043 0320 	orr.w	r3, r3, #32
 8000e84:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 8000e86:	b002      	add	sp, #8
 8000e88:	bd10      	pop	{r4, pc}

08000e8a <HAL_SPI_Transmit>:
{
 8000e8a:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000e8e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000e90:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8000e94:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8000e96:	2b01      	cmp	r3, #1
{
 8000e98:	460d      	mov	r5, r1
 8000e9a:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000e9c:	f000 809c 	beq.w	8000fd8 <HAL_SPI_Transmit+0x14e>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000ea6:	f7ff f97f 	bl	80001a8 <HAL_GetTick>
 8000eaa:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 8000eac:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000eb0:	b2c0      	uxtb	r0, r0
 8000eb2:	2801      	cmp	r0, #1
 8000eb4:	f040 808e 	bne.w	8000fd4 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0U))
 8000eb8:	2d00      	cmp	r5, #0
 8000eba:	d04e      	beq.n	8000f5a <HAL_SPI_Transmit+0xd0>
 8000ebc:	f1b8 0f00 	cmp.w	r8, #0
 8000ec0:	d04b      	beq.n	8000f5a <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000ecc:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000ece:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000ed2:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000ed4:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000ed6:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000ed8:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000eda:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000edc:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ede:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ee2:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8000ee4:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000ee8:	bf02      	ittt	eq
 8000eea:	681a      	ldreq	r2, [r3, #0]
 8000eec:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 8000ef0:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8000ef6:	bf5e      	ittt	pl
 8000ef8:	681a      	ldrpl	r2, [r3, #0]
 8000efa:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8000efe:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000f00:	68e2      	ldr	r2, [r4, #12]
 8000f02:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8000f06:	6862      	ldr	r2, [r4, #4]
 8000f08:	d138      	bne.n	8000f7c <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8000f0a:	b11a      	cbz	r2, 8000f14 <HAL_SPI_Transmit+0x8a>
 8000f0c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	2a01      	cmp	r2, #1
 8000f12:	d106      	bne.n	8000f22 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8000f14:	f835 2b02 	ldrh.w	r2, [r5], #2
 8000f18:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8000f1a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f22:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	b993      	cbnz	r3, 8000f4e <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8000f28:	9700      	str	r7, [sp, #0]
 8000f2a:	4633      	mov	r3, r6
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	2102      	movs	r1, #2
 8000f30:	4620      	mov	r0, r4
 8000f32:	f7ff ff53 	bl	8000ddc <SPI_WaitFlagStateUntilTimeout>
 8000f36:	b978      	cbnz	r0, 8000f58 <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8000f38:	463a      	mov	r2, r7
 8000f3a:	4631      	mov	r1, r6
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	f7ff ff94 	bl	8000e6a <SPI_CheckFlag_BSY>
 8000f42:	2800      	cmp	r0, #0
 8000f44:	d038      	beq.n	8000fb8 <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000f46:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8000f48:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000f4a:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8000f4c:	e005      	b.n	8000f5a <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f4e:	6823      	ldr	r3, [r4, #0]
 8000f50:	689a      	ldr	r2, [r3, #8]
 8000f52:	0790      	lsls	r0, r2, #30
 8000f54:	d4de      	bmi.n	8000f14 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f56:	b94e      	cbnz	r6, 8000f6c <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8000f58:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000f60:	2300      	movs	r3, #0
 8000f62:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000f66:	b004      	add	sp, #16
 8000f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000f6c:	1c71      	adds	r1, r6, #1
 8000f6e:	d0d8      	beq.n	8000f22 <HAL_SPI_Transmit+0x98>
 8000f70:	f7ff f91a 	bl	80001a8 <HAL_GetTick>
 8000f74:	1bc0      	subs	r0, r0, r7
 8000f76:	4286      	cmp	r6, r0
 8000f78:	d8d3      	bhi.n	8000f22 <HAL_SPI_Transmit+0x98>
 8000f7a:	e7ed      	b.n	8000f58 <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8000f7c:	b11a      	cbz	r2, 8000f86 <HAL_SPI_Transmit+0xfc>
 8000f7e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8000f80:	b292      	uxth	r2, r2
 8000f82:	2a01      	cmp	r2, #1
 8000f84:	d106      	bne.n	8000f94 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8000f86:	f815 2b01 	ldrb.w	r2, [r5], #1
 8000f8a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8000f8c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f94:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d0c5      	beq.n	8000f28 <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f9c:	6823      	ldr	r3, [r4, #0]
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	0792      	lsls	r2, r2, #30
 8000fa2:	d4f0      	bmi.n	8000f86 <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8000fa4:	2e00      	cmp	r6, #0
 8000fa6:	d0d7      	beq.n	8000f58 <HAL_SPI_Transmit+0xce>
 8000fa8:	1c73      	adds	r3, r6, #1
 8000faa:	d0f3      	beq.n	8000f94 <HAL_SPI_Transmit+0x10a>
 8000fac:	f7ff f8fc 	bl	80001a8 <HAL_GetTick>
 8000fb0:	1bc0      	subs	r0, r0, r7
 8000fb2:	4286      	cmp	r6, r0
 8000fb4:	d8ee      	bhi.n	8000f94 <HAL_SPI_Transmit+0x10a>
 8000fb6:	e7cf      	b.n	8000f58 <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000fb8:	68a3      	ldr	r3, [r4, #8]
 8000fba:	b933      	cbnz	r3, 8000fca <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000fbc:	9303      	str	r3, [sp, #12]
 8000fbe:	6823      	ldr	r3, [r4, #0]
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	9203      	str	r2, [sp, #12]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	9303      	str	r3, [sp, #12]
 8000fc8:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000fca:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000fcc:	3000      	adds	r0, #0
 8000fce:	bf18      	it	ne
 8000fd0:	2001      	movne	r0, #1
 8000fd2:	e7c2      	b.n	8000f5a <HAL_SPI_Transmit+0xd0>
 8000fd4:	2002      	movs	r0, #2
 8000fd6:	e7c0      	b.n	8000f5a <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 8000fd8:	2002      	movs	r0, #2
 8000fda:	e7c4      	b.n	8000f66 <HAL_SPI_Transmit+0xdc>

08000fdc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8000fdc:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8000fde:	4604      	mov	r4, r0
 8000fe0:	2800      	cmp	r0, #0
 8000fe2:	d034      	beq.n	800104e <HAL_SPI_Init+0x72>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8000fe8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000fec:	b90b      	cbnz	r3, 8000ff2 <HAL_SPI_Init+0x16>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000fee:	f000 fd73 	bl	8001ad8 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8000ff2:	2302      	movs	r3, #2

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000ff4:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000ff6:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000ffa:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000ffc:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8000ffe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001002:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001004:	6863      	ldr	r3, [r4, #4]
 8001006:	69a2      	ldr	r2, [r4, #24]
 8001008:	4303      	orrs	r3, r0
 800100a:	68e0      	ldr	r0, [r4, #12]
 800100c:	4303      	orrs	r3, r0
 800100e:	6920      	ldr	r0, [r4, #16]
 8001010:	4303      	orrs	r3, r0
 8001012:	6960      	ldr	r0, [r4, #20]
 8001014:	4303      	orrs	r3, r0
 8001016:	69e0      	ldr	r0, [r4, #28]
 8001018:	4303      	orrs	r3, r0
 800101a:	6a20      	ldr	r0, [r4, #32]
 800101c:	4303      	orrs	r3, r0
 800101e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001020:	4303      	orrs	r3, r0
 8001022:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8001026:	4303      	orrs	r3, r0
 8001028:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800102a:	0c12      	lsrs	r2, r2, #16
 800102c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800102e:	f002 0204 	and.w	r2, r2, #4
 8001032:	431a      	orrs	r2, r3

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001034:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001036:	604a      	str	r2, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001038:	610b      	str	r3, [r1, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800103a:	69cb      	ldr	r3, [r1, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800103c:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800103e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001042:	61cb      	str	r3, [r1, #28]
  hspi->State = HAL_SPI_STATE_READY;
 8001044:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001046:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001048:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 800104c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800104e:	2001      	movs	r0, #1
}
 8001050:	bd10      	pop	{r4, pc}
	...

08001054 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001054:	6a03      	ldr	r3, [r0, #32]
{
 8001056:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001058:	f023 0301 	bic.w	r3, r3, #1
 800105c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800105e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001060:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001062:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001064:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001066:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800106a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800106c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800106e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001072:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001074:	4d0a      	ldr	r5, [pc, #40]	; (80010a0 <TIM_OC1_SetConfig+0x4c>)
 8001076:	42a8      	cmp	r0, r5
 8001078:	d10b      	bne.n	8001092 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800107a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800107c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001080:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001082:	698e      	ldr	r6, [r1, #24]
 8001084:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001086:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800108a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800108c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001090:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001092:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001094:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001096:	684a      	ldr	r2, [r1, #4]
 8001098:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800109a:	6203      	str	r3, [r0, #32]
 800109c:	bd70      	pop	{r4, r5, r6, pc}
 800109e:	bf00      	nop
 80010a0:	40012c00 	.word	0x40012c00

080010a4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80010a4:	6a03      	ldr	r3, [r0, #32]
{
 80010a6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80010a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010ac:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80010ae:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80010b0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80010b2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80010b4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80010b6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80010ba:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80010bc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80010be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80010c2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80010c6:	4d0b      	ldr	r5, [pc, #44]	; (80010f4 <TIM_OC3_SetConfig+0x50>)
 80010c8:	42a8      	cmp	r0, r5
 80010ca:	d10d      	bne.n	80010e8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80010cc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80010ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80010d2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80010d6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80010d8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80010da:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80010de:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80010e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80010e4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80010e8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80010ea:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80010ec:	684a      	ldr	r2, [r1, #4]
 80010ee:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80010f0:	6203      	str	r3, [r0, #32]
 80010f2:	bd70      	pop	{r4, r5, r6, pc}
 80010f4:	40012c00 	.word	0x40012c00

080010f8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80010f8:	6a03      	ldr	r3, [r0, #32]
{
 80010fa:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80010fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001100:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001102:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001104:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001106:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001108:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800110a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800110e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001112:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001114:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001118:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800111c:	4d06      	ldr	r5, [pc, #24]	; (8001138 <TIM_OC4_SetConfig+0x40>)
 800111e:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001120:	bf02      	ittt	eq
 8001122:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001124:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001128:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800112c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800112e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001130:	684a      	ldr	r2, [r1, #4]
 8001132:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001134:	6203      	str	r3, [r0, #32]
 8001136:	bd30      	pop	{r4, r5, pc}
 8001138:	40012c00 	.word	0x40012c00

0800113c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800113c:	4a1a      	ldr	r2, [pc, #104]	; (80011a8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800113e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001140:	4290      	cmp	r0, r2
 8001142:	d00a      	beq.n	800115a <TIM_Base_SetConfig+0x1e>
 8001144:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001148:	d007      	beq.n	800115a <TIM_Base_SetConfig+0x1e>
 800114a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800114e:	4290      	cmp	r0, r2
 8001150:	d003      	beq.n	800115a <TIM_Base_SetConfig+0x1e>
 8001152:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001156:	4290      	cmp	r0, r2
 8001158:	d115      	bne.n	8001186 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800115a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800115c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001160:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001162:	4a11      	ldr	r2, [pc, #68]	; (80011a8 <TIM_Base_SetConfig+0x6c>)
 8001164:	4290      	cmp	r0, r2
 8001166:	d00a      	beq.n	800117e <TIM_Base_SetConfig+0x42>
 8001168:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800116c:	d007      	beq.n	800117e <TIM_Base_SetConfig+0x42>
 800116e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001172:	4290      	cmp	r0, r2
 8001174:	d003      	beq.n	800117e <TIM_Base_SetConfig+0x42>
 8001176:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800117a:	4290      	cmp	r0, r2
 800117c:	d103      	bne.n	8001186 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800117e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001180:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001184:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001186:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800118c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800118e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001190:	688b      	ldr	r3, [r1, #8]
 8001192:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001194:	680b      	ldr	r3, [r1, #0]
 8001196:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001198:	4b03      	ldr	r3, [pc, #12]	; (80011a8 <TIM_Base_SetConfig+0x6c>)
 800119a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 800119c:	bf04      	itt	eq
 800119e:	690b      	ldreq	r3, [r1, #16]
 80011a0:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80011a2:	2301      	movs	r3, #1
 80011a4:	6143      	str	r3, [r0, #20]
 80011a6:	4770      	bx	lr
 80011a8:	40012c00 	.word	0x40012c00

080011ac <HAL_TIM_PWM_Init>:
{
 80011ac:	b510      	push	{r4, lr}
  if(htim == NULL)
 80011ae:	4604      	mov	r4, r0
 80011b0:	b1a0      	cbz	r0, 80011dc <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80011b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80011b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011ba:	b91b      	cbnz	r3, 80011c4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80011bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80011c0:	f000 fd2a 	bl	8001c18 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80011c4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80011c6:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80011c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80011cc:	1d21      	adds	r1, r4, #4
 80011ce:	f7ff ffb5 	bl	800113c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80011d2:	2301      	movs	r3, #1
  return HAL_OK;
 80011d4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80011d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80011da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80011dc:	2001      	movs	r0, #1
}
 80011de:	bd10      	pop	{r4, pc}

080011e0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80011e0:	6a03      	ldr	r3, [r0, #32]
{
 80011e2:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80011e4:	f023 0310 	bic.w	r3, r3, #16
 80011e8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80011ea:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80011ec:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80011ee:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80011f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80011f2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80011f6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80011fa:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80011fc:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001200:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001204:	4d0b      	ldr	r5, [pc, #44]	; (8001234 <TIM_OC2_SetConfig+0x54>)
 8001206:	42a8      	cmp	r0, r5
 8001208:	d10d      	bne.n	8001226 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800120a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800120c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001210:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001214:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001216:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001218:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800121c:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800121e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001222:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001226:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001228:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800122a:	684a      	ldr	r2, [r1, #4]
 800122c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800122e:	6203      	str	r3, [r0, #32]
 8001230:	bd70      	pop	{r4, r5, r6, pc}
 8001232:	bf00      	nop
 8001234:	40012c00 	.word	0x40012c00

08001238 <HAL_TIM_PWM_ConfigChannel>:
{
 8001238:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800123a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800123e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001240:	2b01      	cmp	r3, #1
 8001242:	f04f 0002 	mov.w	r0, #2
 8001246:	d025      	beq.n	8001294 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001248:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800124a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800124e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001252:	2a0c      	cmp	r2, #12
 8001254:	d818      	bhi.n	8001288 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001256:	e8df f002 	tbb	[pc, r2]
 800125a:	1707      	.short	0x1707
 800125c:	171e1717 	.word	0x171e1717
 8001260:	172f1717 	.word	0x172f1717
 8001264:	1717      	.short	0x1717
 8001266:	40          	.byte	0x40
 8001267:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001268:	6820      	ldr	r0, [r4, #0]
 800126a:	f7ff fef3 	bl	8001054 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800126e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001270:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001272:	699a      	ldr	r2, [r3, #24]
 8001274:	f042 0208 	orr.w	r2, r2, #8
 8001278:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800127a:	699a      	ldr	r2, [r3, #24]
 800127c:	f022 0204 	bic.w	r2, r2, #4
 8001280:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001282:	699a      	ldr	r2, [r3, #24]
 8001284:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001286:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001288:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800128a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800128c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001290:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001294:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001296:	6820      	ldr	r0, [r4, #0]
 8001298:	f7ff ffa2 	bl	80011e0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800129c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800129e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80012a0:	699a      	ldr	r2, [r3, #24]
 80012a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80012a8:	699a      	ldr	r2, [r3, #24]
 80012aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80012ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80012b0:	699a      	ldr	r2, [r3, #24]
 80012b2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80012b6:	e7e6      	b.n	8001286 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80012b8:	6820      	ldr	r0, [r4, #0]
 80012ba:	f7ff fef3 	bl	80010a4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80012be:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80012c0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80012c2:	69da      	ldr	r2, [r3, #28]
 80012c4:	f042 0208 	orr.w	r2, r2, #8
 80012c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80012ca:	69da      	ldr	r2, [r3, #28]
 80012cc:	f022 0204 	bic.w	r2, r2, #4
 80012d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80012d2:	69da      	ldr	r2, [r3, #28]
 80012d4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80012d6:	61da      	str	r2, [r3, #28]
    break;
 80012d8:	e7d6      	b.n	8001288 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80012da:	6820      	ldr	r0, [r4, #0]
 80012dc:	f7ff ff0c 	bl	80010f8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80012e0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80012e2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80012e4:	69da      	ldr	r2, [r3, #28]
 80012e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80012ec:	69da      	ldr	r2, [r3, #28]
 80012ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80012f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80012f4:	69da      	ldr	r2, [r3, #28]
 80012f6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80012fa:	e7ec      	b.n	80012d6 <HAL_TIM_PWM_ConfigChannel+0x9e>

080012fc <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80012fc:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80012fe:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001300:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001302:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001304:	ea23 0304 	bic.w	r3, r3, r4
 8001308:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800130a:	6a03      	ldr	r3, [r0, #32]
 800130c:	408a      	lsls	r2, r1
 800130e:	431a      	orrs	r2, r3
 8001310:	6202      	str	r2, [r0, #32]
 8001312:	bd10      	pop	{r4, pc}

08001314 <HAL_TIM_PWM_Start>:
{
 8001314:	b510      	push	{r4, lr}
 8001316:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001318:	2201      	movs	r2, #1
 800131a:	6800      	ldr	r0, [r0, #0]
 800131c:	f7ff ffee 	bl	80012fc <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001320:	6823      	ldr	r3, [r4, #0]
 8001322:	4a06      	ldr	r2, [pc, #24]	; (800133c <HAL_TIM_PWM_Start+0x28>)
}
 8001324:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001326:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001328:	bf02      	ittt	eq
 800132a:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 800132c:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001330:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	f042 0201 	orr.w	r2, r2, #1
 8001338:	601a      	str	r2, [r3, #0]
}
 800133a:	bd10      	pop	{r4, pc}
 800133c:	40012c00 	.word	0x40012c00

08001340 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001340:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001344:	2b01      	cmp	r3, #1
 8001346:	d01f      	beq.n	8001388 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001348:	68cb      	ldr	r3, [r1, #12]
 800134a:	688a      	ldr	r2, [r1, #8]
 800134c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001350:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001352:	684a      	ldr	r2, [r1, #4]
 8001354:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001358:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800135a:	680a      	ldr	r2, [r1, #0]
 800135c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001360:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001362:	690a      	ldr	r2, [r1, #16]
 8001364:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001368:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800136a:	694a      	ldr	r2, [r1, #20]
 800136c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001370:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001372:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001374:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001378:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800137a:	6802      	ldr	r2, [r0, #0]
 800137c:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 800137e:	2300      	movs	r3, #0
 8001380:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8001384:	4618      	mov	r0, r3
 8001386:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001388:	2002      	movs	r0, #2
}
 800138a:	4770      	bx	lr

0800138c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800138c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001390:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001392:	2b01      	cmp	r3, #1
 8001394:	f04f 0302 	mov.w	r3, #2
 8001398:	d018      	beq.n	80013cc <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 800139a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800139e:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80013a0:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80013a2:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80013a4:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80013a6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80013aa:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	4322      	orrs	r2, r4
 80013b0:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80013b2:	689a      	ldr	r2, [r3, #8]
 80013b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013b8:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80013ba:	689a      	ldr	r2, [r3, #8]
 80013bc:	430a      	orrs	r2, r1
 80013be:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80013c0:	2301      	movs	r3, #1
 80013c2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80013c6:	2300      	movs	r3, #0
 80013c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80013cc:	4618      	mov	r0, r3

  return HAL_OK;
}
 80013ce:	bd10      	pop	{r4, pc}

080013d0 <OledSetCursor>:
OledSetCursor(int xch, int ych)
	{

	/* Clamp the specified location to the display surface
	*/
	if (xch >= xchOledMax) {
 80013d0:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <OledSetCursor+0x30>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4283      	cmp	r3, r0
		xch = xchOledMax-1;
 80013d6:	bfd8      	it	le
 80013d8:	f103 30ff 	addle.w	r0, r3, #4294967295
	}

	if (ych >= ychOledMax) {
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <OledSetCursor+0x34>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	428b      	cmp	r3, r1
		ych = ychOledMax-1;
 80013e2:	bfd8      	it	le
 80013e4:	f103 31ff 	addle.w	r1, r3, #4294967295
	}

	/* Save the given character location.
	*/
	xchOledCur = xch;
 80013e8:	4b07      	ldr	r3, [pc, #28]	; (8001408 <OledSetCursor+0x38>)
 80013ea:	6018      	str	r0, [r3, #0]
	ychOledCur = ych;
 80013ec:	4b07      	ldr	r3, [pc, #28]	; (800140c <OledSetCursor+0x3c>)
 80013ee:	6019      	str	r1, [r3, #0]

	/* Convert the character location to a frame buffer address.
	*/
	OledMoveTo(xch*dxcoOledFontCur, ych*dycoOledFontCur);
 80013f0:	4b07      	ldr	r3, [pc, #28]	; (8001410 <OledSetCursor+0x40>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4b07      	ldr	r3, [pc, #28]	; (8001414 <OledSetCursor+0x44>)
 80013f6:	4351      	muls	r1, r2
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4358      	muls	r0, r3
 80013fc:	f000 b99c 	b.w	8001738 <OledMoveTo>
 8001400:	2000020c 	.word	0x2000020c
 8001404:	2000031c 	.word	0x2000031c
 8001408:	20000210 	.word	0x20000210
 800140c:	20000214 	.word	0x20000214
 8001410:	20000534 	.word	0x20000534
 8001414:	20000538 	.word	0x20000538

08001418 <OledDrawGlyph>:
	{
	uint8_t *	pbFont;
	uint8_t *	pbBmp;
	int		ib;

	if ((ch & 0x80) != 0) {
 8001418:	0603      	lsls	r3, r0, #24
	{
 800141a:	b530      	push	{r4, r5, lr}
	if ((ch & 0x80) != 0) {
 800141c:	d415      	bmi.n	800144a <OledDrawGlyph+0x32>
		return;
	}

	if (ch < chOledUserMax) {
 800141e:	281f      	cmp	r0, #31
		pbFont = pbOledFontUser + ch*cbOledChar;
 8001420:	bf93      	iteet	ls
 8001422:	4b0d      	ldrls	r3, [pc, #52]	; (8001458 <OledDrawGlyph+0x40>)
	}
	else if ((ch & 0x80) == 0) {
		pbFont = pbOledFontCur + (ch-chOledUserMax) * cbOledChar;
 8001424:	4a0d      	ldrhi	r2, [pc, #52]	; (800145c <OledDrawGlyph+0x44>)
 8001426:	f1a0 0320 	subhi.w	r3, r0, #32
		pbFont = pbOledFontUser + ch*cbOledChar;
 800142a:	681b      	ldrls	r3, [r3, #0]
		pbFont = pbOledFontCur + (ch-chOledUserMax) * cbOledChar;
 800142c:	bf8a      	itet	hi
 800142e:	6810      	ldrhi	r0, [r2, #0]
		pbFont = pbOledFontUser + ch*cbOledChar;
 8001430:	eb03 00c0 	addls.w	r0, r3, r0, lsl #3
		pbFont = pbOledFontCur + (ch-chOledUserMax) * cbOledChar;
 8001434:	eb00 00c3 	addhi.w	r0, r0, r3, lsl #3
	}

	pbBmp = pbOledCur;

	for (ib = 0; ib < dxcoOledFontCur; ib++) {
 8001438:	4601      	mov	r1, r0
	pbBmp = pbOledCur;
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <OledDrawGlyph+0x48>)
	for (ib = 0; ib < dxcoOledFontCur; ib++) {
 800143c:	4d09      	ldr	r5, [pc, #36]	; (8001464 <OledDrawGlyph+0x4c>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	3b01      	subs	r3, #1
 8001442:	682c      	ldr	r4, [r5, #0]
 8001444:	1a0a      	subs	r2, r1, r0
 8001446:	4294      	cmp	r4, r2
 8001448:	dc00      	bgt.n	800144c <OledDrawGlyph+0x34>
 800144a:	bd30      	pop	{r4, r5, pc}
		*pbBmp++ = *pbFont++;
 800144c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001450:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001454:	e7f5      	b.n	8001442 <OledDrawGlyph+0x2a>
 8001456:	bf00      	nop
 8001458:	20000544 	.word	0x20000544
 800145c:	20000530 	.word	0x20000530
 8001460:	20000528 	.word	0x20000528
 8001464:	20000538 	.word	0x20000538

08001468 <OledAdvanceCursor>:

void
OledAdvanceCursor()
	{

	xchOledCur += 1;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <OledAdvanceCursor+0x34>)
	if (xchOledCur >= xchOledMax) {
 800146a:	490d      	ldr	r1, [pc, #52]	; (80014a0 <OledAdvanceCursor+0x38>)
	xchOledCur += 1;
 800146c:	681a      	ldr	r2, [r3, #0]
	if (xchOledCur >= xchOledMax) {
 800146e:	6809      	ldr	r1, [r1, #0]
	xchOledCur += 1;
 8001470:	3201      	adds	r2, #1
	if (xchOledCur >= xchOledMax) {
 8001472:	428a      	cmp	r2, r1
	xchOledCur += 1;
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	4a0b      	ldr	r2, [pc, #44]	; (80014a4 <OledAdvanceCursor+0x3c>)
	if (xchOledCur >= xchOledMax) {
 8001478:	db04      	blt.n	8001484 <OledAdvanceCursor+0x1c>
		xchOledCur = 0;
 800147a:	2100      	movs	r1, #0
 800147c:	6019      	str	r1, [r3, #0]
		ychOledCur += 1;
 800147e:	6811      	ldr	r1, [r2, #0]
 8001480:	3101      	adds	r1, #1
 8001482:	6011      	str	r1, [r2, #0]
	}
	if (ychOledCur >= ychOledMax) {
 8001484:	4908      	ldr	r1, [pc, #32]	; (80014a8 <OledAdvanceCursor+0x40>)
 8001486:	6810      	ldr	r0, [r2, #0]
 8001488:	6809      	ldr	r1, [r1, #0]
 800148a:	4288      	cmp	r0, r1
		ychOledCur = 0;
 800148c:	bfa4      	itt	ge
 800148e:	2100      	movge	r1, #0
 8001490:	6011      	strge	r1, [r2, #0]
	}

	OledSetCursor(xchOledCur, ychOledCur);
 8001492:	6811      	ldr	r1, [r2, #0]
 8001494:	6818      	ldr	r0, [r3, #0]
 8001496:	f7ff bf9b 	b.w	80013d0 <OledSetCursor>
 800149a:	bf00      	nop
 800149c:	20000210 	.word	0x20000210
 80014a0:	2000020c 	.word	0x2000020c
 80014a4:	20000214 	.word	0x20000214
 80014a8:	2000031c 	.word	0x2000031c

080014ac <OledPutString>:
	{
 80014ac:	b510      	push	{r4, lr}
 80014ae:	1e44      	subs	r4, r0, #1
	while (*sz != '\0') {
 80014b0:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80014b4:	b930      	cbnz	r0, 80014c4 <OledPutString+0x18>
	if (fOledCharUpdate) {
 80014b6:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <OledPutString+0x24>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	b143      	cbz	r3, 80014ce <OledPutString+0x22>
}
 80014bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		OledUpdate();
 80014c0:	f000 b8d2 	b.w	8001668 <OledUpdate>
		OledDrawGlyph(*sz);
 80014c4:	f7ff ffa8 	bl	8001418 <OledDrawGlyph>
		OledAdvanceCursor();
 80014c8:	f7ff ffce 	bl	8001468 <OledAdvanceCursor>
 80014cc:	e7f0      	b.n	80014b0 <OledPutString+0x4>
 80014ce:	bd10      	pop	{r4, pc}
 80014d0:	2000053c 	.word	0x2000053c

080014d4 <OledDvrInit>:
	{
	int		ib;

	/* Init the parameters for the default font
	*/
	dxcoOledFontCur = cbOledChar;
 80014d4:	2308      	movs	r3, #8
 80014d6:	4a14      	ldr	r2, [pc, #80]	; (8001528 <OledDvrInit+0x54>)
	{
 80014d8:	b510      	push	{r4, lr}
	dxcoOledFontCur = cbOledChar;
 80014da:	6013      	str	r3, [r2, #0]
	dycoOledFontCur = 8;
 80014dc:	4a13      	ldr	r2, [pc, #76]	; (800152c <OledDvrInit+0x58>)
 80014de:	6013      	str	r3, [r2, #0]
	pbOledFontCur = (uint8_t*)rgbOledFont0;
 80014e0:	4a13      	ldr	r2, [pc, #76]	; (8001530 <OledDvrInit+0x5c>)
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <OledDvrInit+0x60>)
 80014e4:	601a      	str	r2, [r3, #0]
	pbOledFontUser = rgbOledFontUser;
 80014e6:	4b14      	ldr	r3, [pc, #80]	; (8001538 <OledDvrInit+0x64>)
 80014e8:	4a14      	ldr	r2, [pc, #80]	; (800153c <OledDvrInit+0x68>)
 80014ea:	601a      	str	r2, [r3, #0]

	for (ib = 0; ib < cbOledFontUser; ib++) {
 80014ec:	2300      	movs	r3, #0
		rgbOledFontUser[ib] = 0;
 80014ee:	4619      	mov	r1, r3
 80014f0:	54d1      	strb	r1, [r2, r3]
	for (ib = 0; ib < cbOledFontUser; ib++) {
 80014f2:	3301      	adds	r3, #1
 80014f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014f8:	d1fa      	bne.n	80014f0 <OledDvrInit+0x1c>
	}

	xchOledMax = ccolOledMax / dxcoOledFontCur;
 80014fa:	2210      	movs	r2, #16
 80014fc:	4b10      	ldr	r3, [pc, #64]	; (8001540 <OledDvrInit+0x6c>)
	ychOledMax = crowOledMax / dycoOledFontCur;

	/* Set the default character cursor position.
	*/
	OledSetCursor(0, 0);
 80014fe:	2100      	movs	r1, #0
	xchOledMax = ccolOledMax / dxcoOledFontCur;
 8001500:	601a      	str	r2, [r3, #0]
	ychOledMax = crowOledMax / dycoOledFontCur;
 8001502:	2204      	movs	r2, #4

	/* Set the default foreground draw color and fill pattern
	*/
	clrOledCur = 0x01;
 8001504:	2401      	movs	r4, #1
	ychOledMax = crowOledMax / dycoOledFontCur;
 8001506:	4b0f      	ldr	r3, [pc, #60]	; (8001544 <OledDvrInit+0x70>)
	OledSetCursor(0, 0);
 8001508:	4608      	mov	r0, r1
	ychOledMax = crowOledMax / dycoOledFontCur;
 800150a:	601a      	str	r2, [r3, #0]
	OledSetCursor(0, 0);
 800150c:	f7ff ff60 	bl	80013d0 <OledSetCursor>
	clrOledCur = 0x01;
 8001510:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <OledDvrInit+0x74>)
	pbOledPatCur = (uint8_t*)rgbFillPat;
 8001512:	4a0e      	ldr	r2, [pc, #56]	; (800154c <OledDvrInit+0x78>)
	clrOledCur = 0x01;
 8001514:	701c      	strb	r4, [r3, #0]
	pbOledPatCur = (uint8_t*)rgbFillPat;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <OledDvrInit+0x7c>)
	OledSetDrawMode(modOledSet);
 8001518:	2000      	movs	r0, #0
	pbOledPatCur = (uint8_t*)rgbFillPat;
 800151a:	601a      	str	r2, [r3, #0]
	OledSetDrawMode(modOledSet);
 800151c:	f000 f8e6 	bl	80016ec <OledSetDrawMode>

	/* Default the character routines to automaticall
	** update the display.
	*/
	fOledCharUpdate = 1;
 8001520:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <OledDvrInit+0x80>)
 8001522:	601c      	str	r4, [r3, #0]
 8001524:	bd10      	pop	{r4, pc}
 8001526:	bf00      	nop
 8001528:	20000538 	.word	0x20000538
 800152c:	20000534 	.word	0x20000534
 8001530:	080027e0 	.word	0x080027e0
 8001534:	20000530 	.word	0x20000530
 8001538:	20000544 	.word	0x20000544
 800153c:	20000218 	.word	0x20000218
 8001540:	2000020c 	.word	0x2000020c
 8001544:	2000031c 	.word	0x2000031c
 8001548:	20000540 	.word	0x20000540
 800154c:	08002ae0 	.word	0x08002ae0
 8001550:	2000052c 	.word	0x2000052c
 8001554:	2000053c 	.word	0x2000053c

08001558 <OledClearBuffer>:

	pb = rgbOledBmp;

	/* Fill the memory buffer with 0.
	*/
	for (ib = 0; ib < cbOledDispMax; ib++) {
 8001558:	2300      	movs	r3, #0
		*pb++ = 0x00;
 800155a:	4619      	mov	r1, r3
 800155c:	4a03      	ldr	r2, [pc, #12]	; (800156c <OledClearBuffer+0x14>)
 800155e:	5499      	strb	r1, [r3, r2]
	for (ib = 0; ib < cbOledDispMax; ib++) {
 8001560:	3301      	adds	r3, #1
 8001562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001566:	d1fa      	bne.n	800155e <OledClearBuffer+0x6>
	}

}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	20000324 	.word	0x20000324

08001570 <OledPutBuffer>:
**		Send the bytes specified in rgbTx to the slave and return
**		the bytes read from the slave in rgbRx
*/
void
OledPutBuffer(int cb, uint8_t * rgbTx)
	{
 8001570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001572:	4605      	mov	r5, r0
 8001574:	460e      	mov	r6, r1
	int		ib;
	uint8_t	bTmp;

	/* Write/Read the data
	*/
	for (ib = 0; ib < cb; ib++) {
 8001576:	2400      	movs	r4, #0

	    HAL_SPI_Transmit(&hspi1, rgbTx, 1, HAL_MAX_DELAY);
 8001578:	4f06      	ldr	r7, [pc, #24]	; (8001594 <OledPutBuffer+0x24>)
	for (ib = 0; ib < cb; ib++) {
 800157a:	42ac      	cmp	r4, r5
 800157c:	eb06 0104 	add.w	r1, r6, r4
 8001580:	db00      	blt.n	8001584 <OledPutBuffer+0x14>
	    rgbTx++;
		//bTmp = spiCon.transfer(*rgbTx++);

	}

}
 8001582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    HAL_SPI_Transmit(&hspi1, rgbTx, 1, HAL_MAX_DELAY);
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
 8001588:	2201      	movs	r2, #1
 800158a:	4638      	mov	r0, r7
 800158c:	f7ff fc7d 	bl	8000e8a <HAL_SPI_Transmit>
	for (ib = 0; ib < cb; ib++) {
 8001590:	3401      	adds	r4, #1
 8001592:	e7f2      	b.n	800157a <OledPutBuffer+0xa>
 8001594:	200005a8 	.word	0x200005a8

08001598 <Spi2PutByte>:
**	Description:
**		Write/Read a byte on SPI port 2
*/
uint8_t
Spi2PutByte(uint8_t bVal)
	{
 8001598:	b507      	push	{r0, r1, r2, lr}
 800159a:	a902      	add	r1, sp, #8
 800159c:	f801 0d01 	strb.w	r0, [r1, #-1]!
	uint8_t	bRx;

    HAL_SPI_Transmit(&hspi1, &bVal, 1, HAL_MAX_DELAY);
 80015a0:	f04f 33ff 	mov.w	r3, #4294967295
 80015a4:	2201      	movs	r2, #1
 80015a6:	4803      	ldr	r0, [pc, #12]	; (80015b4 <Spi2PutByte+0x1c>)
 80015a8:	f7ff fc6f 	bl	8000e8a <HAL_SPI_Transmit>

	// bRx = spiCon.transfer(bVal);
	
	//return bRx;
}
 80015ac:	b003      	add	sp, #12
 80015ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80015b2:	bf00      	nop
 80015b4:	200005a8 	.word	0x200005a8

080015b8 <digitalWrite>:

void digitalWrite(uint16_t mypin, unsigned char cLevel){
	
	
	HAL_GPIO_WritePin(GPIOA, mypin, cLevel);
 80015b8:	460a      	mov	r2, r1
 80015ba:	4601      	mov	r1, r0
 80015bc:	4801      	ldr	r0, [pc, #4]	; (80015c4 <digitalWrite+0xc>)
 80015be:	f7ff b91b 	b.w	80007f8 <HAL_GPIO_WritePin>
 80015c2:	bf00      	nop
 80015c4:	40010800 	.word	0x40010800

080015c8 <OledHostInit>:
	{
 80015c8:	b508      	push	{r3, lr}
	digitalWrite(DataCmd, HIGH);
 80015ca:	2101      	movs	r1, #1
 80015cc:	2002      	movs	r0, #2
 80015ce:	f7ff fff3 	bl	80015b8 <digitalWrite>
	digitalWrite(VbatCtrl, HIGH);
 80015d2:	2101      	movs	r1, #1
 80015d4:	2008      	movs	r0, #8
 80015d6:	f7ff ffef 	bl	80015b8 <digitalWrite>
	digitalWrite(VddCtrl, HIGH);
 80015da:	2101      	movs	r1, #1
 80015dc:	2010      	movs	r0, #16
 80015de:	f7ff ffeb 	bl	80015b8 <digitalWrite>
	digitalWrite(Reset, HIGH);
 80015e2:	2101      	movs	r1, #1
 80015e4:	2004      	movs	r0, #4
 80015e6:	f7ff ffe7 	bl	80015b8 <digitalWrite>
}
 80015ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	digitalWrite(ChipSelect, LOW); //spiCon.setSelect(LOW);
 80015ee:	2100      	movs	r1, #0
 80015f0:	2001      	movs	r0, #1
 80015f2:	f7ff bfe1 	b.w	80015b8 <digitalWrite>

080015f6 <OledDevInit>:
	{
 80015f6:	b508      	push	{r3, lr}
	digitalWrite(DataCmd, LOW);
 80015f8:	2100      	movs	r1, #0
 80015fa:	2002      	movs	r0, #2
 80015fc:	f7ff ffdc 	bl	80015b8 <digitalWrite>
	digitalWrite(VddCtrl, LOW);
 8001600:	2100      	movs	r1, #0
 8001602:	2010      	movs	r0, #16
 8001604:	f7ff ffd8 	bl	80015b8 <digitalWrite>
	HAL_Delay(1);
 8001608:	2001      	movs	r0, #1
 800160a:	f7fe fdd3 	bl	80001b4 <HAL_Delay>
	Spi2PutByte(cmdOledDisplayOff);
 800160e:	20ae      	movs	r0, #174	; 0xae
 8001610:	f7ff ffc2 	bl	8001598 <Spi2PutByte>
	digitalWrite(Reset, LOW);
 8001614:	2100      	movs	r1, #0
 8001616:	2004      	movs	r0, #4
 8001618:	f7ff ffce 	bl	80015b8 <digitalWrite>
	digitalWrite(Reset, HIGH);
 800161c:	2101      	movs	r1, #1
 800161e:	2004      	movs	r0, #4
 8001620:	f7ff ffca 	bl	80015b8 <digitalWrite>
	Spi2PutByte(0x8D);		//From Univision data sheet, not in SSD1306 data sheet
 8001624:	208d      	movs	r0, #141	; 0x8d
 8001626:	f7ff ffb7 	bl	8001598 <Spi2PutByte>
	Spi2PutByte(0x14);
 800162a:	2014      	movs	r0, #20
 800162c:	f7ff ffb4 	bl	8001598 <Spi2PutByte>
	Spi2PutByte(0xD9);		//From Univision data sheet, not in SSD1306 data sheet
 8001630:	20d9      	movs	r0, #217	; 0xd9
 8001632:	f7ff ffb1 	bl	8001598 <Spi2PutByte>
	Spi2PutByte(0xF1);
 8001636:	20f1      	movs	r0, #241	; 0xf1
 8001638:	f7ff ffae 	bl	8001598 <Spi2PutByte>
	digitalWrite(VbatCtrl, LOW);
 800163c:	2100      	movs	r1, #0
 800163e:	2008      	movs	r0, #8
 8001640:	f7ff ffba 	bl	80015b8 <digitalWrite>
	Spi2PutByte(cmdOledSegRemap);		//remap columns
 8001644:	20a1      	movs	r0, #161	; 0xa1
 8001646:	f7ff ffa7 	bl	8001598 <Spi2PutByte>
	Spi2PutByte(cmdOledComDir);			//remap the rows
 800164a:	20c8      	movs	r0, #200	; 0xc8
 800164c:	f7ff ffa4 	bl	8001598 <Spi2PutByte>
	Spi2PutByte(cmdOledComConfig);		//set COM configuration command
 8001650:	20da      	movs	r0, #218	; 0xda
 8001652:	f7ff ffa1 	bl	8001598 <Spi2PutByte>
	Spi2PutByte(0x20);					//sequential COM, left/right remap enabled
 8001656:	2020      	movs	r0, #32
 8001658:	f7ff ff9e 	bl	8001598 <Spi2PutByte>
}
 800165c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Spi2PutByte(cmdOledDisplayOn);
 8001660:	20af      	movs	r0, #175	; 0xaf
 8001662:	f7ff bf99 	b.w	8001598 <Spi2PutByte>
	...

08001668 <OledUpdate>:
	{
 8001668:	b538      	push	{r3, r4, r5, lr}
	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 800166a:	2400      	movs	r4, #0
		OledPutBuffer(ccolOledMax, pb);
 800166c:	4d0e      	ldr	r5, [pc, #56]	; (80016a8 <OledUpdate+0x40>)
		digitalWrite(DataCmd, LOW);
 800166e:	2100      	movs	r1, #0
 8001670:	2002      	movs	r0, #2
 8001672:	f7ff ffa1 	bl	80015b8 <digitalWrite>
		Spi2PutByte(0x22);		//Set page command
 8001676:	2022      	movs	r0, #34	; 0x22
 8001678:	f7ff ff8e 	bl	8001598 <Spi2PutByte>
		Spi2PutByte(ipag);		//page number
 800167c:	b2e0      	uxtb	r0, r4
 800167e:	f7ff ff8b 	bl	8001598 <Spi2PutByte>
		Spi2PutByte(0x00);		//set low nybble of column
 8001682:	2000      	movs	r0, #0
 8001684:	f7ff ff88 	bl	8001598 <Spi2PutByte>
		Spi2PutByte(0x10);		//set high nybble of column
 8001688:	2010      	movs	r0, #16
 800168a:	f7ff ff85 	bl	8001598 <Spi2PutByte>
		digitalWrite(DataCmd, HIGH);
 800168e:	2101      	movs	r1, #1
 8001690:	2002      	movs	r0, #2
 8001692:	f7ff ff91 	bl	80015b8 <digitalWrite>
		OledPutBuffer(ccolOledMax, pb);
 8001696:	eb05 11c4 	add.w	r1, r5, r4, lsl #7
 800169a:	2080      	movs	r0, #128	; 0x80
	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 800169c:	3401      	adds	r4, #1
		OledPutBuffer(ccolOledMax, pb);
 800169e:	f7ff ff67 	bl	8001570 <OledPutBuffer>
	for (ipag = 0; ipag < cpagOledMax; ipag++) {
 80016a2:	2c04      	cmp	r4, #4
 80016a4:	d1e3      	bne.n	800166e <OledUpdate+0x6>
}
 80016a6:	bd38      	pop	{r3, r4, r5, pc}
 80016a8:	20000324 	.word	0x20000324

080016ac <OledClear>:
	{
 80016ac:	b508      	push	{r3, lr}
	OledClearBuffer();
 80016ae:	f7ff ff53 	bl	8001558 <OledClearBuffer>
}
 80016b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	OledUpdate();
 80016b6:	f7ff bfd7 	b.w	8001668 <OledUpdate>

080016ba <OledInit>:
	{
 80016ba:	b508      	push	{r3, lr}
	OledHostInit();
 80016bc:	f7ff ff84 	bl	80015c8 <OledHostInit>
	OledDvrInit();
 80016c0:	f7ff ff08 	bl	80014d4 <OledDvrInit>
	OledDevInit();
 80016c4:	f7ff ff97 	bl	80015f6 <OledDevInit>
}
 80016c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	OledClear();
 80016cc:	f7ff bfee 	b.w	80016ac <OledClear>

080016d0 <OledRopSet>:

uint8_t
OledRopSet(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{

	return (bDsp & ~mskPix) | (bPix & mskPix);
 80016d0:	ea21 0102 	bic.w	r1, r1, r2
 80016d4:	4010      	ands	r0, r2

}
 80016d6:	4308      	orrs	r0, r1
 80016d8:	4770      	bx	lr

080016da <OledRopOr>:

uint8_t
OledRopOr(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{

	return bDsp | (bPix & mskPix);
 80016da:	4010      	ands	r0, r2

}
 80016dc:	4308      	orrs	r0, r1
 80016de:	4770      	bx	lr

080016e0 <OledRopAnd>:

uint8_t
OledRopAnd(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{

	return bDsp & (bPix & mskPix);
 80016e0:	400a      	ands	r2, r1

}
 80016e2:	4010      	ands	r0, r2
 80016e4:	4770      	bx	lr

080016e6 <OledRopXor>:

uint8_t
OledRopXor(uint8_t bPix, uint8_t bDsp, uint8_t mskPix)
	{

	return bDsp ^ (bPix & mskPix);
 80016e6:	4010      	ands	r0, r2

}
 80016e8:	4048      	eors	r0, r1
 80016ea:	4770      	bx	lr

080016ec <OledSetDrawMode>:
	modOledCur = mod;
 80016ec:	4a09      	ldr	r2, [pc, #36]	; (8001714 <OledSetDrawMode+0x28>)
 80016ee:	4b0a      	ldr	r3, [pc, #40]	; (8001718 <OledSetDrawMode+0x2c>)
 80016f0:	6010      	str	r0, [r2, #0]
	switch(mod) {
 80016f2:	2803      	cmp	r0, #3
 80016f4:	d80a      	bhi.n	800170c <OledSetDrawMode+0x20>
 80016f6:	e8df f000 	tbb	[pc, r0]
 80016fa:	020b      	.short	0x020b
 80016fc:	0705      	.short	0x0705
			pfnDoRop = OledRopOr;
 80016fe:	4a07      	ldr	r2, [pc, #28]	; (800171c <OledSetDrawMode+0x30>)
			pfnDoRop = OledRopSet;
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	4770      	bx	lr
			pfnDoRop = OledRopAnd;
 8001704:	4a06      	ldr	r2, [pc, #24]	; (8001720 <OledSetDrawMode+0x34>)
 8001706:	e7fb      	b.n	8001700 <OledSetDrawMode+0x14>
			pfnDoRop = OledRopXor;
 8001708:	4a06      	ldr	r2, [pc, #24]	; (8001724 <OledSetDrawMode+0x38>)
 800170a:	e7f9      	b.n	8001700 <OledSetDrawMode+0x14>
			modOledCur = modOledSet;
 800170c:	2100      	movs	r1, #0
 800170e:	6011      	str	r1, [r2, #0]
			pfnDoRop = OledRopSet;
 8001710:	4a05      	ldr	r2, [pc, #20]	; (8001728 <OledSetDrawMode+0x3c>)
 8001712:	e7f5      	b.n	8001700 <OledSetDrawMode+0x14>
 8001714:	2000054c 	.word	0x2000054c
 8001718:	20000550 	.word	0x20000550
 800171c:	080016db 	.word	0x080016db
 8001720:	080016e1 	.word	0x080016e1
 8001724:	080016e7 	.word	0x080016e7
 8001728:	080016d1 	.word	0x080016d1

0800172c <OledClampXco>:
		xco = ccolOledMax-1;
	}

	return xco;

}
 800172c:	f380 0007 	usat	r0, #7, r0
 8001730:	4770      	bx	lr

08001732 <OledClampYco>:
		yco = crowOledMax-1;
	}

	return yco;

}
 8001732:	f380 0005 	usat	r0, #5, r0
 8001736:	4770      	bx	lr

08001738 <OledMoveTo>:
	{
 8001738:	b508      	push	{r3, lr}
	xco = OledClampXco(xco);
 800173a:	f7ff fff7 	bl	800172c <OledClampXco>
 800173e:	4603      	mov	r3, r0
	yco = OledClampYco(yco);
 8001740:	4608      	mov	r0, r1
 8001742:	f7ff fff6 	bl	8001732 <OledClampYco>
	xcoOledCur = xco;
 8001746:	4a09      	ldr	r2, [pc, #36]	; (800176c <OledMoveTo+0x34>)
 8001748:	6013      	str	r3, [r2, #0]
	ycoOledCur = yco;
 800174a:	4a09      	ldr	r2, [pc, #36]	; (8001770 <OledMoveTo+0x38>)
 800174c:	6010      	str	r0, [r2, #0]
	pbOledCur = &rgbOledBmp[((yco/8) * ccolOledMax) + xco];
 800174e:	2208      	movs	r2, #8
 8001750:	fb90 f2f2 	sdiv	r2, r0, r2
 8001754:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8001758:	4a06      	ldr	r2, [pc, #24]	; (8001774 <OledMoveTo+0x3c>)
	bnOledCur = yco & 7;
 800175a:	f000 0007 	and.w	r0, r0, #7
	pbOledCur = &rgbOledBmp[((yco/8) * ccolOledMax) + xco];
 800175e:	4413      	add	r3, r2
 8001760:	4a05      	ldr	r2, [pc, #20]	; (8001778 <OledMoveTo+0x40>)
 8001762:	6013      	str	r3, [r2, #0]
	bnOledCur = yco & 7;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <OledMoveTo+0x44>)
 8001766:	6018      	str	r0, [r3, #0]
 8001768:	bd08      	pop	{r3, pc}
 800176a:	bf00      	nop
 800176c:	20000524 	.word	0x20000524
 8001770:	20000320 	.word	0x20000320
 8001774:	20000324 	.word	0x20000324
 8001778:	20000528 	.word	0x20000528
 800177c:	20000548 	.word	0x20000548

08001780 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8001782:	4813      	ldr	r0, [pc, #76]	; (80017d0 <MX_ADC1_Init+0x50>)
 8001784:	4b13      	ldr	r3, [pc, #76]	; (80017d4 <MX_ADC1_Init+0x54>)
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001786:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 800178a:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800178c:	2300      	movs	r3, #0
 800178e:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001790:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001792:	6143      	str	r3, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001794:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001796:	2301      	movs	r3, #1
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001798:	61c2      	str	r2, [r0, #28]
  hadc1.Init.NbrOfConversion = 1;
 800179a:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800179c:	f7fe fe5e 	bl	800045c <HAL_ADC_Init>
 80017a0:	b118      	cbz	r0, 80017aa <MX_ADC1_Init+0x2a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80017a2:	2143      	movs	r1, #67	; 0x43
 80017a4:	480c      	ldr	r0, [pc, #48]	; (80017d8 <MX_ADC1_Init+0x58>)
 80017a6:	f000 f96d 	bl	8001a84 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_6;
 80017aa:	2306      	movs	r3, #6
 80017ac:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 1;
 80017ae:	2301      	movs	r3, #1
 80017b0:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80017b2:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017b4:	a901      	add	r1, sp, #4
 80017b6:	4806      	ldr	r0, [pc, #24]	; (80017d0 <MX_ADC1_Init+0x50>)
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80017b8:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ba:	f7fe fd0f 	bl	80001dc <HAL_ADC_ConfigChannel>
 80017be:	b118      	cbz	r0, 80017c8 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 80017c0:	214d      	movs	r1, #77	; 0x4d
 80017c2:	4805      	ldr	r0, [pc, #20]	; (80017d8 <MX_ADC1_Init+0x58>)
 80017c4:	f000 f95e 	bl	8001a84 <_Error_Handler>
  }

}
 80017c8:	b005      	add	sp, #20
 80017ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80017ce:	bf00      	nop
 80017d0:	20000554 	.word	0x20000554
 80017d4:	40012400 	.word	0x40012400
 80017d8:	08002b20 	.word	0x08002b20

080017dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80017de:	6802      	ldr	r2, [r0, #0]
 80017e0:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <HAL_ADC_MspInit+0x38>)
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d112      	bne.n	800180c <HAL_ADC_MspInit+0x30>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017e6:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80017ea:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA6     ------> ADC1_IN6 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ec:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017f2:	619a      	str	r2, [r3, #24]
 80017f4:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f6:	4808      	ldr	r0, [pc, #32]	; (8001818 <HAL_ADC_MspInit+0x3c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001800:	2340      	movs	r3, #64	; 0x40
 8001802:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001804:	2303      	movs	r3, #3
 8001806:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001808:	f7fe ff16 	bl	8000638 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800180c:	b007      	add	sp, #28
 800180e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001812:	bf00      	nop
 8001814:	40012400 	.word	0x40012400
 8001818:	40010800 	.word	0x40010800

0800181c <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800181c:	4b1f      	ldr	r3, [pc, #124]	; (800189c <MX_GPIO_Init+0x80>)
{
 800181e:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001820:	699a      	ldr	r2, [r3, #24]
{
 8001822:	b089      	sub	sp, #36	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001824:	f042 0210 	orr.w	r2, r2, #16
 8001828:	619a      	str	r2, [r3, #24]
 800182a:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800182c:	4f1c      	ldr	r7, [pc, #112]	; (80018a0 <MX_GPIO_Init+0x84>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182e:	f002 0210 	and.w	r2, r2, #16
 8001832:	9201      	str	r2, [sp, #4]
 8001834:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001836:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001838:	4c1a      	ldr	r4, [pc, #104]	; (80018a4 <MX_GPIO_Init+0x88>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800183a:	f042 0220 	orr.w	r2, r2, #32
 800183e:	619a      	str	r2, [r3, #24]
 8001840:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001842:	4638      	mov	r0, r7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001844:	f002 0220 	and.w	r2, r2, #32
 8001848:	9202      	str	r2, [sp, #8]
 800184a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800184c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800184e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001852:	f042 0204 	orr.w	r2, r2, #4
 8001856:	619a      	str	r2, [r3, #24]
 8001858:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	f003 0304 	and.w	r3, r3, #4
 8001860:	9303      	str	r3, [sp, #12]
 8001862:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001864:	f7fe ffc8 	bl	80007f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001868:	2200      	movs	r2, #0
 800186a:	4620      	mov	r0, r4
 800186c:	2107      	movs	r1, #7
 800186e:	f7fe ffc3 	bl	80007f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001872:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001874:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001878:	2502      	movs	r5, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800187a:	a904      	add	r1, sp, #16
 800187c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800187e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001880:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001884:	f7fe fed8 	bl	8000638 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001888:	2307      	movs	r3, #7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188a:	a904      	add	r1, sp, #16
 800188c:	4620      	mov	r0, r4
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800188e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001890:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001892:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001894:	f7fe fed0 	bl	8000638 <HAL_GPIO_Init>

}
 8001898:	b009      	add	sp, #36	; 0x24
 800189a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800189c:	40021000 	.word	0x40021000
 80018a0:	40011000 	.word	0x40011000
 80018a4:	40010800 	.word	0x40010800

080018a8 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018a8:	2301      	movs	r3, #1
{
 80018aa:	b510      	push	{r4, lr}
 80018ac:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018ae:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80018b0:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018b2:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80018b4:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018b6:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b8:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ba:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80018bc:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018be:	f7fe ffa1 	bl	8000804 <HAL_RCC_OscConfig>
 80018c2:	4601      	mov	r1, r0
 80018c4:	b100      	cbz	r0, 80018c8 <SystemClock_Config+0x20>
 80018c6:	e7fe      	b.n	80018c6 <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c8:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80018ca:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018cc:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018ce:	9008      	str	r0, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d0:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018d2:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d4:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018d6:	f7ff f95f 	bl	8000b98 <HAL_RCC_ClockConfig>
 80018da:	b100      	cbz	r0, 80018de <SystemClock_Config+0x36>
 80018dc:	e7fe      	b.n	80018dc <SystemClock_Config+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80018de:	9003      	str	r0, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e0:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80018e2:	9401      	str	r4, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e4:	f7ff fa02 	bl	8000cec <HAL_RCCEx_PeriphCLKConfig>
 80018e8:	4604      	mov	r4, r0
 80018ea:	b100      	cbz	r0, 80018ee <SystemClock_Config+0x46>
 80018ec:	e7fe      	b.n	80018ec <SystemClock_Config+0x44>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80018ee:	f7ff f9f7 	bl	8000ce0 <HAL_RCC_GetHCLKFreq>
 80018f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018f6:	fbb0 f0f3 	udiv	r0, r0, r3
 80018fa:	f7fe fe75 	bl	80005e8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80018fe:	2004      	movs	r0, #4
 8001900:	f7fe fe88 	bl	8000614 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001904:	4622      	mov	r2, r4
 8001906:	4621      	mov	r1, r4
 8001908:	f04f 30ff 	mov.w	r0, #4294967295
 800190c:	f7fe fe38 	bl	8000580 <HAL_NVIC_SetPriority>
}
 8001910:	b014      	add	sp, #80	; 0x50
 8001912:	bd10      	pop	{r4, pc}

08001914 <main>:
{
 8001914:	b583      	push	{r0, r1, r7, lr}
  HAL_Init();
 8001916:	f7fe fc2d 	bl	8000174 <HAL_Init>
  SystemClock_Config();
 800191a:	f7ff ffc5 	bl	80018a8 <SystemClock_Config>
  MX_GPIO_Init();
 800191e:	f7ff ff7d 	bl	800181c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001922:	f000 f8b1 	bl	8001a88 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001926:	f7ff ff2b 	bl	8001780 <MX_ADC1_Init>
  MX_TIM1_Init();
 800192a:	f000 f99f 	bl	8001c6c <MX_TIM1_Init>
  OledInit();
 800192e:	f7ff fec4 	bl	80016ba <OledInit>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // Inicializa os timers para gerao da PWM nos pinos A8, A9, A10
 8001932:	2100      	movs	r1, #0
 8001934:	4844      	ldr	r0, [pc, #272]	; (8001a48 <main+0x134>)
 8001936:	f7ff fced 	bl	8001314 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800193a:	2104      	movs	r1, #4
 800193c:	4842      	ldr	r0, [pc, #264]	; (8001a48 <main+0x134>)
 800193e:	f7ff fce9 	bl	8001314 <HAL_TIM_PWM_Start>
	  resultado = (int)(((3290*R_fixa)/Vx) - R_fixa);
 8001942:	4c42      	ldr	r4, [pc, #264]	; (8001a4c <main+0x138>)
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001944:	2108      	movs	r1, #8
 8001946:	4840      	ldr	r0, [pc, #256]	; (8001a48 <main+0x134>)
 8001948:	f7ff fce4 	bl	8001314 <HAL_TIM_PWM_Start>
  HAL_ADC_Start(&hadc1);
 800194c:	4840      	ldr	r0, [pc, #256]	; (8001a50 <main+0x13c>)
 800194e:	f7fe fd01 	bl	8000354 <HAL_ADC_Start>
 8001952:	4625      	mov	r5, r4
	  leitura = HAL_ADC_GetValue(&hadc1); //pino A6
 8001954:	4e3e      	ldr	r6, [pc, #248]	; (8001a50 <main+0x13c>)
	  OledSetCursor(0,0);
 8001956:	2100      	movs	r1, #0
 8001958:	4608      	mov	r0, r1
 800195a:	f7ff fd39 	bl	80013d0 <OledSetCursor>
	  leitura = HAL_ADC_GetValue(&hadc1); //pino A6
 800195e:	4630      	mov	r0, r6
 8001960:	f7fe fc38 	bl	80001d4 <HAL_ADC_GetValue>
 8001964:	4b3b      	ldr	r3, [pc, #236]	; (8001a54 <main+0x140>)
	  char tensao[4] = {tabelaad[leitura][0],tabelaad[leitura][1],tabelaad[leitura][2],tabelaad[leitura][3]};
 8001966:	4a3c      	ldr	r2, [pc, #240]	; (8001a58 <main+0x144>)
	  leitura = HAL_ADC_GetValue(&hadc1); //pino A6
 8001968:	6018      	str	r0, [r3, #0]
	  char tensao[4] = {tabelaad[leitura][0],tabelaad[leitura][1],tabelaad[leitura][2],tabelaad[leitura][3]};
 800196a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800196e:	1813      	adds	r3, r2, r0
 8001970:	5c12      	ldrb	r2, [r2, r0]
	  Vx = atoi(tensao);
 8001972:	a801      	add	r0, sp, #4
	  char tensao[4] = {tabelaad[leitura][0],tabelaad[leitura][1],tabelaad[leitura][2],tabelaad[leitura][3]};
 8001974:	f88d 2004 	strb.w	r2, [sp, #4]
 8001978:	785a      	ldrb	r2, [r3, #1]
	  duas_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*10/100));
 800197a:	4f38      	ldr	r7, [pc, #224]	; (8001a5c <main+0x148>)
	  char tensao[4] = {tabelaad[leitura][0],tabelaad[leitura][1],tabelaad[leitura][2],tabelaad[leitura][3]};
 800197c:	f88d 2005 	strb.w	r2, [sp, #5]
 8001980:	789a      	ldrb	r2, [r3, #2]
 8001982:	78db      	ldrb	r3, [r3, #3]
 8001984:	f88d 2006 	strb.w	r2, [sp, #6]
 8001988:	f88d 3007 	strb.w	r3, [sp, #7]
	  Vx = atoi(tensao);
 800198c:	f000 f9fb 	bl	8001d86 <atoi>
	  resultado = (int)(((3290*R_fixa)/Vx) - R_fixa);
 8001990:	f640 42da 	movw	r2, #3290	; 0xcda
	  Vx = atoi(tensao);
 8001994:	4b32      	ldr	r3, [pc, #200]	; (8001a60 <main+0x14c>)
	  duas_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*10/100));
 8001996:	f06f 0109 	mvn.w	r1, #9
	  Vx = atoi(tensao);
 800199a:	6018      	str	r0, [r3, #0]
	  resultado = (int)(((3290*R_fixa)/Vx) - R_fixa);
 800199c:	4b31      	ldr	r3, [pc, #196]	; (8001a64 <main+0x150>)
	  tres_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*7/100));
 800199e:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8001a80 <main+0x16c>
	  resultado = (int)(((3290*R_fixa)/Vx) - R_fixa);
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	435a      	muls	r2, r3
 80019a6:	fb92 f0f0 	sdiv	r0, r2, r0
 80019aa:	1ac2      	subs	r2, r0, r3
	  duas_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*10/100));
 80019ac:	fb92 f1f1 	sdiv	r1, r2, r1
 80019b0:	4411      	add	r1, r2
 80019b2:	6039      	str	r1, [r7, #0]
	  quatro_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) + R_fixa)*20/100));
 80019b4:	4403      	add	r3, r0
	  tres_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*7/100));
 80019b6:	2764      	movs	r7, #100	; 0x64
	  quatro_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) + R_fixa)*20/100));
 80019b8:	f06f 0004 	mvn.w	r0, #4
	  tres_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*7/100));
 80019bc:	eba2 01c2 	sub.w	r1, r2, r2, lsl #3
 80019c0:	fb91 f1f7 	sdiv	r1, r1, r7
	  quatro_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) + R_fixa)*20/100));
 80019c4:	fb93 f3f0 	sdiv	r3, r3, r0
 80019c8:	4f27      	ldr	r7, [pc, #156]	; (8001a68 <main+0x154>)
	  tres_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*7/100));
 80019ca:	4411      	add	r1, r2
	  quatro_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) + R_fixa)*20/100));
 80019cc:	4413      	add	r3, r2
	  if (resultado >= 0){
 80019ce:	2a00      	cmp	r2, #0
	  resultado = (int)(((3290*R_fixa)/Vx) - R_fixa);
 80019d0:	6022      	str	r2, [r4, #0]
	  tres_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) - R_fixa)*7/100));
 80019d2:	f8c8 1000 	str.w	r1, [r8]
	  quatro_casas = (int)((((3290*R_fixa)/Vx) - R_fixa) -((((3290*R_fixa)/Vx) + R_fixa)*20/100));
 80019d6:	603b      	str	r3, [r7, #0]
	  if (resultado >= 0){
 80019d8:	db34      	blt.n	8001a44 <main+0x130>
		  OledPutString("Resistencia: ");
 80019da:	4824      	ldr	r0, [pc, #144]	; (8001a6c <main+0x158>)
 80019dc:	f7ff fd66 	bl	80014ac <OledPutString>
		  if (resultado > 0 & resultado < 100){
 80019e0:	6822      	ldr	r2, [r4, #0]
 80019e2:	1e53      	subs	r3, r2, #1
 80019e4:	2b62      	cmp	r3, #98	; 0x62
 80019e6:	d81d      	bhi.n	8001a24 <main+0x110>
			  sprintf(string_r,"%d",quatro_casas);
 80019e8:	4921      	ldr	r1, [pc, #132]	; (8001a70 <main+0x15c>)
 80019ea:	4822      	ldr	r0, [pc, #136]	; (8001a74 <main+0x160>)
 80019ec:	f000 f9f4 	bl	8001dd8 <siprintf>
			  OledSetCursor(0,2);
 80019f0:	2000      	movs	r0, #0
 80019f2:	2102      	movs	r1, #2
 80019f4:	f7ff fcec 	bl	80013d0 <OledSetCursor>
			  OledPutString(string_r);
 80019f8:	481e      	ldr	r0, [pc, #120]	; (8001a74 <main+0x160>)
 80019fa:	f7ff fd57 	bl	80014ac <OledPutString>
		  OledPutString(" Ohms");
 80019fe:	481e      	ldr	r0, [pc, #120]	; (8001a78 <main+0x164>)
		  OledPutString("Circuito aberto");
 8001a00:	f7ff fd54 	bl	80014ac <OledPutString>
	  if(resultado >=1100 & resultado <= 1300){
 8001a04:	682b      	ldr	r3, [r5, #0]
 8001a06:	f2a3 434c 	subw	r3, r3, #1100	; 0x44c
 8001a0a:	2bc8      	cmp	r3, #200	; 0xc8
 8001a0c:	d803      	bhi.n	8001a16 <main+0x102>
		  HAL_Delay(5000);
 8001a0e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001a12:	f7fe fbcf 	bl	80001b4 <HAL_Delay>
	  HAL_Delay(2000);
 8001a16:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001a1a:	f7fe fbcb 	bl	80001b4 <HAL_Delay>
	  OledClear();
 8001a1e:	f7ff fe45 	bl	80016ac <OledClear>
  {
 8001a22:	e798      	b.n	8001956 <main+0x42>
		  else if (resultado >= 100 & resultado < 1000){
 8001a24:	f1a2 0364 	sub.w	r3, r2, #100	; 0x64
 8001a28:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001a2c:	d202      	bcs.n	8001a34 <main+0x120>
			  sprintf(string_r,"%d",tres_casas);
 8001a2e:	f8d8 2000 	ldr.w	r2, [r8]
 8001a32:	e7d9      	b.n	80019e8 <main+0xd4>
		  else if (resultado >= 1000 & resultado < 10000){
 8001a34:	f242 3327 	movw	r3, #8999	; 0x2327
 8001a38:	f5a2 727a 	sub.w	r2, r2, #1000	; 0x3e8
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d8de      	bhi.n	80019fe <main+0xea>
			  sprintf(string_r,"%d",quatro_casas);
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	e7d1      	b.n	80019e8 <main+0xd4>
		  OledPutString("Circuito aberto");
 8001a44:	480d      	ldr	r0, [pc, #52]	; (8001a7c <main+0x168>)
 8001a46:	e7db      	b.n	8001a00 <main+0xec>
 8001a48:	20000600 	.word	0x20000600
 8001a4c:	200001f8 	.word	0x200001f8
 8001a50:	20000554 	.word	0x20000554
 8001a54:	200001f4 	.word	0x200001f4
 8001a58:	08002b2d 	.word	0x08002b2d
 8001a5c:	20000584 	.word	0x20000584
 8001a60:	200005a0 	.word	0x200005a0
 8001a64:	20000000 	.word	0x20000000
 8001a68:	200005a4 	.word	0x200005a4
 8001a6c:	08007b2d 	.word	0x08007b2d
 8001a70:	08007b3b 	.word	0x08007b3b
 8001a74:	2000058c 	.word	0x2000058c
 8001a78:	08007b3e 	.word	0x08007b3e
 8001a7c:	08007b44 	.word	0x08007b44
 8001a80:	20000588 	.word	0x20000588

08001a84 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8001a84:	e7fe      	b.n	8001a84 <_Error_Handler>
	...

08001a88 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001a88:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001a8a:	2202      	movs	r2, #2
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a8c:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi1.Instance = SPI1;
 8001a90:	480e      	ldr	r0, [pc, #56]	; (8001acc <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a92:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <MX_SPI1_Init+0x48>)
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001a94:	6102      	str	r2, [r0, #16]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a96:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a9a:	2201      	movs	r2, #1
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a9c:	2300      	movs	r3, #0
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a9e:	6142      	str	r2, [r0, #20]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aa0:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aa2:	60c3      	str	r3, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001aa4:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001aa8:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001aaa:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001aac:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aae:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001ab0:	230a      	movs	r3, #10
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ab2:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001ab4:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ab6:	f7ff fa91 	bl	8000fdc <HAL_SPI_Init>
 8001aba:	b128      	cbz	r0, 8001ac8 <MX_SPI1_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8001abc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8001ac0:	2145      	movs	r1, #69	; 0x45
 8001ac2:	4804      	ldr	r0, [pc, #16]	; (8001ad4 <MX_SPI1_Init+0x4c>)
 8001ac4:	f7ff bfde 	b.w	8001a84 <_Error_Handler>
 8001ac8:	bd08      	pop	{r3, pc}
 8001aca:	bf00      	nop
 8001acc:	200005a8 	.word	0x200005a8
 8001ad0:	40013000 	.word	0x40013000
 8001ad4:	08007b54 	.word	0x08007b54

08001ad8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ad8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 8001ada:	6802      	ldr	r2, [r0, #0]
 8001adc:	4b0d      	ldr	r3, [pc, #52]	; (8001b14 <HAL_SPI_MspInit+0x3c>)
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d114      	bne.n	8001b0c <HAL_SPI_MspInit+0x34>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ae2:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001ae6:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae8:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001aea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001aee:	619a      	str	r2, [r3, #24]
 8001af0:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af2:	4809      	ldr	r0, [pc, #36]	; (8001b18 <HAL_SPI_MspInit+0x40>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001af4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001af8:	9301      	str	r3, [sp, #4]
 8001afa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001afc:	23a0      	movs	r3, #160	; 0xa0
 8001afe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b00:	2302      	movs	r3, #2
 8001b02:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b04:	2303      	movs	r3, #3
 8001b06:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b08:	f7fe fd96 	bl	8000638 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001b0c:	b007      	add	sp, #28
 8001b0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b12:	bf00      	nop
 8001b14:	40013000 	.word	0x40013000
 8001b18:	40010800 	.word	0x40010800

08001b1c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b1c:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <HAL_MspInit+0x88>)
{
 8001b1e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b20:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b22:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b24:	f042 0201 	orr.w	r2, r2, #1
 8001b28:	619a      	str	r2, [r3, #24]
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	9301      	str	r3, [sp, #4]
 8001b32:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b34:	f7fe fd12 	bl	800055c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f06f 000b 	mvn.w	r0, #11
 8001b3e:	4611      	mov	r1, r2
 8001b40:	f7fe fd1e 	bl	8000580 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001b44:	2200      	movs	r2, #0
 8001b46:	f06f 000a 	mvn.w	r0, #10
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	f7fe fd18 	bl	8000580 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001b50:	2200      	movs	r2, #0
 8001b52:	f06f 0009 	mvn.w	r0, #9
 8001b56:	4611      	mov	r1, r2
 8001b58:	f7fe fd12 	bl	8000580 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	f06f 0004 	mvn.w	r0, #4
 8001b62:	4611      	mov	r1, r2
 8001b64:	f7fe fd0c 	bl	8000580 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f06f 0003 	mvn.w	r0, #3
 8001b6e:	4611      	mov	r1, r2
 8001b70:	f7fe fd06 	bl	8000580 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001b74:	2200      	movs	r2, #0
 8001b76:	f06f 0001 	mvn.w	r0, #1
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	f7fe fd00 	bl	8000580 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001b80:	2200      	movs	r2, #0
 8001b82:	f04f 30ff 	mov.w	r0, #4294967295
 8001b86:	4611      	mov	r1, r2
 8001b88:	f7fe fcfa 	bl	8000580 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <HAL_MspInit+0x8c>)
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001b9c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b9e:	b003      	add	sp, #12
 8001ba0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40010000 	.word	0x40010000

08001bac <NMI_Handler>:
 8001bac:	4770      	bx	lr

08001bae <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001bae:	e7fe      	b.n	8001bae <HardFault_Handler>

08001bb0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001bb0:	e7fe      	b.n	8001bb0 <MemManage_Handler>

08001bb2 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001bb2:	e7fe      	b.n	8001bb2 <BusFault_Handler>

08001bb4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001bb4:	e7fe      	b.n	8001bb4 <UsageFault_Handler>

08001bb6 <SVC_Handler>:
 8001bb6:	4770      	bx	lr

08001bb8 <DebugMon_Handler>:
 8001bb8:	4770      	bx	lr

08001bba <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001bba:	4770      	bx	lr

08001bbc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001bbc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bbe:	f7fe faeb 	bl	8000198 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001bc6:	f7fe bd32 	b.w	800062e <HAL_SYSTICK_IRQHandler>
	...

08001bcc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001bcc:	4b0f      	ldr	r3, [pc, #60]	; (8001c0c <SystemInit+0x40>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	f042 0201 	orr.w	r2, r2, #1
 8001bd4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001bd6:	6859      	ldr	r1, [r3, #4]
 8001bd8:	4a0d      	ldr	r2, [pc, #52]	; (8001c10 <SystemInit+0x44>)
 8001bda:	400a      	ands	r2, r1
 8001bdc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001be4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001be8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bf0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001bf2:	685a      	ldr	r2, [r3, #4]
 8001bf4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001bf8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001bfa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001bfe:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c04:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <SystemInit+0x48>)
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	f8ff0000 	.word	0xf8ff0000
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8001c18:	6802      	ldr	r2, [r0, #0]
 8001c1a:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <HAL_TIM_PWM_MspInit+0x24>)
{
 8001c1c:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d10a      	bne.n	8001c38 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c22:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001c26:	699a      	ldr	r2, [r3, #24]
 8001c28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c2c:	619a      	str	r2, [r3, #24]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001c38:	b002      	add	sp, #8
 8001c3a:	4770      	bx	lr
 8001c3c:	40012c00 	.word	0x40012c00

08001c40 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c40:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8001c42:	6802      	ldr	r2, [r0, #0]
 8001c44:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <HAL_TIM_MspPostInit+0x24>)
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d109      	bne.n	8001c5e <HAL_TIM_MspPostInit+0x1e>
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001c4a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001c4e:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c52:	4669      	mov	r1, sp
 8001c54:	4804      	ldr	r0, [pc, #16]	; (8001c68 <HAL_TIM_MspPostInit+0x28>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c56:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c5a:	f7fe fced 	bl	8000638 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c5e:	b005      	add	sp, #20
 8001c60:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c64:	40012c00 	.word	0x40012c00
 8001c68:	40010800 	.word	0x40010800

08001c6c <MX_TIM1_Init>:
  htim1.Init.Prescaler = 8;
 8001c6c:	f04f 0c08 	mov.w	ip, #8
  htim1.Instance = TIM1;
 8001c70:	482f      	ldr	r0, [pc, #188]	; (8001d30 <MX_TIM1_Init+0xc4>)
  htim1.Init.Prescaler = 8;
 8001c72:	4b30      	ldr	r3, [pc, #192]	; (8001d34 <MX_TIM1_Init+0xc8>)
{
 8001c74:	b510      	push	{r4, lr}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c76:	2400      	movs	r4, #0
  htim1.Init.Prescaler = 8;
 8001c78:	e880 1008 	stmia.w	r0, {r3, ip}
  htim1.Init.Period = 1999;
 8001c7c:	f240 73cf 	movw	r3, #1999	; 0x7cf
{
 8001c80:	b090      	sub	sp, #64	; 0x40
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c82:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 1999;
 8001c84:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c86:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c88:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8a:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c8c:	f7ff fa8e 	bl	80011ac <HAL_TIM_PWM_Init>
 8001c90:	b118      	cbz	r0, 8001c9a <MX_TIM1_Init+0x2e>
    _Error_Handler(__FILE__, __LINE__);
 8001c92:	2141      	movs	r1, #65	; 0x41
 8001c94:	4828      	ldr	r0, [pc, #160]	; (8001d38 <MX_TIM1_Init+0xcc>)
 8001c96:	f7ff fef5 	bl	8001a84 <_Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c9a:	4669      	mov	r1, sp
 8001c9c:	4824      	ldr	r0, [pc, #144]	; (8001d30 <MX_TIM1_Init+0xc4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9e:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca0:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ca2:	f7ff fb73 	bl	800138c <HAL_TIMEx_MasterConfigSynchronization>
 8001ca6:	b118      	cbz	r0, 8001cb0 <MX_TIM1_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
 8001ca8:	2148      	movs	r1, #72	; 0x48
 8001caa:	4823      	ldr	r0, [pc, #140]	; (8001d38 <MX_TIM1_Init+0xcc>)
 8001cac:	f7ff feea 	bl	8001a84 <_Error_Handler>
  sConfigOC.Pulse = 0;
 8001cb0:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb2:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cb4:	a902      	add	r1, sp, #8
 8001cb6:	481e      	ldr	r0, [pc, #120]	; (8001d30 <MX_TIM1_Init+0xc4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb8:	9302      	str	r3, [sp, #8]
  sConfigOC.Pulse = 0;
 8001cba:	9203      	str	r2, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cbc:	9204      	str	r2, [sp, #16]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cbe:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc0:	9206      	str	r2, [sp, #24]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cc2:	9207      	str	r2, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cc4:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc6:	f7ff fab7 	bl	8001238 <HAL_TIM_PWM_ConfigChannel>
 8001cca:	b118      	cbz	r0, 8001cd4 <MX_TIM1_Init+0x68>
    _Error_Handler(__FILE__, __LINE__);
 8001ccc:	2154      	movs	r1, #84	; 0x54
 8001cce:	481a      	ldr	r0, [pc, #104]	; (8001d38 <MX_TIM1_Init+0xcc>)
 8001cd0:	f7ff fed8 	bl	8001a84 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cd4:	2204      	movs	r2, #4
 8001cd6:	a902      	add	r1, sp, #8
 8001cd8:	4815      	ldr	r0, [pc, #84]	; (8001d30 <MX_TIM1_Init+0xc4>)
 8001cda:	f7ff faad 	bl	8001238 <HAL_TIM_PWM_ConfigChannel>
 8001cde:	b118      	cbz	r0, 8001ce8 <MX_TIM1_Init+0x7c>
    _Error_Handler(__FILE__, __LINE__);
 8001ce0:	2159      	movs	r1, #89	; 0x59
 8001ce2:	4815      	ldr	r0, [pc, #84]	; (8001d38 <MX_TIM1_Init+0xcc>)
 8001ce4:	f7ff fece 	bl	8001a84 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ce8:	2208      	movs	r2, #8
 8001cea:	4811      	ldr	r0, [pc, #68]	; (8001d30 <MX_TIM1_Init+0xc4>)
 8001cec:	eb0d 0102 	add.w	r1, sp, r2
 8001cf0:	f7ff faa2 	bl	8001238 <HAL_TIM_PWM_ConfigChannel>
 8001cf4:	b118      	cbz	r0, 8001cfe <MX_TIM1_Init+0x92>
    _Error_Handler(__FILE__, __LINE__);
 8001cf6:	215e      	movs	r1, #94	; 0x5e
 8001cf8:	480f      	ldr	r0, [pc, #60]	; (8001d38 <MX_TIM1_Init+0xcc>)
 8001cfa:	f7ff fec3 	bl	8001a84 <_Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cfe:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d00:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d04:	a909      	add	r1, sp, #36	; 0x24
 8001d06:	480a      	ldr	r0, [pc, #40]	; (8001d30 <MX_TIM1_Init+0xc4>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d08:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d0a:	930a      	str	r3, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d0c:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d0e:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d10:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d12:	920e      	str	r2, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d14:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d16:	f7ff fb13 	bl	8001340 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d1a:	b118      	cbz	r0, 8001d24 <MX_TIM1_Init+0xb8>
    _Error_Handler(__FILE__, __LINE__);
 8001d1c:	216a      	movs	r1, #106	; 0x6a
 8001d1e:	4806      	ldr	r0, [pc, #24]	; (8001d38 <MX_TIM1_Init+0xcc>)
 8001d20:	f7ff feb0 	bl	8001a84 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8001d24:	4802      	ldr	r0, [pc, #8]	; (8001d30 <MX_TIM1_Init+0xc4>)
 8001d26:	f7ff ff8b 	bl	8001c40 <HAL_TIM_MspPostInit>
}
 8001d2a:	b010      	add	sp, #64	; 0x40
 8001d2c:	bd10      	pop	{r4, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000600 	.word	0x20000600
 8001d34:	40012c00 	.word	0x40012c00
 8001d38:	08007b71 	.word	0x08007b71

08001d3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001d3c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001d3e:	e003      	b.n	8001d48 <LoopCopyDataInit>

08001d40 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001d40:	4b0b      	ldr	r3, [pc, #44]	; (8001d70 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001d42:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001d44:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001d46:	3104      	adds	r1, #4

08001d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001d48:	480a      	ldr	r0, [pc, #40]	; (8001d74 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001d4c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001d4e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001d50:	d3f6      	bcc.n	8001d40 <CopyDataInit>
  ldr r2, =_sbss
 8001d52:	4a0a      	ldr	r2, [pc, #40]	; (8001d7c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001d54:	e002      	b.n	8001d5c <LoopFillZerobss>

08001d56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001d56:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001d58:	f842 3b04 	str.w	r3, [r2], #4

08001d5c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001d5c:	4b08      	ldr	r3, [pc, #32]	; (8001d80 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001d5e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001d60:	d3f9      	bcc.n	8001d56 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d62:	f7ff ff33 	bl	8001bcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d66:	f000 f813 	bl	8001d90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d6a:	f7ff fdd3 	bl	8001914 <main>
  bx lr
 8001d6e:	4770      	bx	lr
  ldr r3, =_sidata
 8001d70:	08007cc4 	.word	0x08007cc4
  ldr r0, =_sdata
 8001d74:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001d78:	200001d8 	.word	0x200001d8
  ldr r2, =_sbss
 8001d7c:	200001d8 	.word	0x200001d8
  ldr r3, = _ebss
 8001d80:	20000644 	.word	0x20000644

08001d84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d84:	e7fe      	b.n	8001d84 <ADC1_2_IRQHandler>

08001d86 <atoi>:
 8001d86:	220a      	movs	r2, #10
 8001d88:	2100      	movs	r1, #0
 8001d8a:	f000 b8c9 	b.w	8001f20 <strtol>
	...

08001d90 <__libc_init_array>:
 8001d90:	b570      	push	{r4, r5, r6, lr}
 8001d92:	2500      	movs	r5, #0
 8001d94:	4e0c      	ldr	r6, [pc, #48]	; (8001dc8 <__libc_init_array+0x38>)
 8001d96:	4c0d      	ldr	r4, [pc, #52]	; (8001dcc <__libc_init_array+0x3c>)
 8001d98:	1ba4      	subs	r4, r4, r6
 8001d9a:	10a4      	asrs	r4, r4, #2
 8001d9c:	42a5      	cmp	r5, r4
 8001d9e:	d109      	bne.n	8001db4 <__libc_init_array+0x24>
 8001da0:	f000 fd0a 	bl	80027b8 <_init>
 8001da4:	2500      	movs	r5, #0
 8001da6:	4e0a      	ldr	r6, [pc, #40]	; (8001dd0 <__libc_init_array+0x40>)
 8001da8:	4c0a      	ldr	r4, [pc, #40]	; (8001dd4 <__libc_init_array+0x44>)
 8001daa:	1ba4      	subs	r4, r4, r6
 8001dac:	10a4      	asrs	r4, r4, #2
 8001dae:	42a5      	cmp	r5, r4
 8001db0:	d105      	bne.n	8001dbe <__libc_init_array+0x2e>
 8001db2:	bd70      	pop	{r4, r5, r6, pc}
 8001db4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001db8:	4798      	blx	r3
 8001dba:	3501      	adds	r5, #1
 8001dbc:	e7ee      	b.n	8001d9c <__libc_init_array+0xc>
 8001dbe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001dc2:	4798      	blx	r3
 8001dc4:	3501      	adds	r5, #1
 8001dc6:	e7f2      	b.n	8001dae <__libc_init_array+0x1e>
 8001dc8:	08007cbc 	.word	0x08007cbc
 8001dcc:	08007cbc 	.word	0x08007cbc
 8001dd0:	08007cbc 	.word	0x08007cbc
 8001dd4:	08007cc0 	.word	0x08007cc0

08001dd8 <siprintf>:
 8001dd8:	b40e      	push	{r1, r2, r3}
 8001dda:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001dde:	b500      	push	{lr}
 8001de0:	b09c      	sub	sp, #112	; 0x70
 8001de2:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001de6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001dea:	9104      	str	r1, [sp, #16]
 8001dec:	9107      	str	r1, [sp, #28]
 8001dee:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001df2:	ab1d      	add	r3, sp, #116	; 0x74
 8001df4:	9002      	str	r0, [sp, #8]
 8001df6:	9006      	str	r0, [sp, #24]
 8001df8:	4808      	ldr	r0, [pc, #32]	; (8001e1c <siprintf+0x44>)
 8001dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8001dfe:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001e02:	6800      	ldr	r0, [r0, #0]
 8001e04:	a902      	add	r1, sp, #8
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	f000 f910 	bl	800202c <_svfiprintf_r>
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	9b02      	ldr	r3, [sp, #8]
 8001e10:	701a      	strb	r2, [r3, #0]
 8001e12:	b01c      	add	sp, #112	; 0x70
 8001e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8001e18:	b003      	add	sp, #12
 8001e1a:	4770      	bx	lr
 8001e1c:	20000008 	.word	0x20000008

08001e20 <_strtol_l.isra.0>:
 8001e20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e24:	4680      	mov	r8, r0
 8001e26:	4689      	mov	r9, r1
 8001e28:	4692      	mov	sl, r2
 8001e2a:	461f      	mov	r7, r3
 8001e2c:	468b      	mov	fp, r1
 8001e2e:	465d      	mov	r5, fp
 8001e30:	980a      	ldr	r0, [sp, #40]	; 0x28
 8001e32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001e36:	f000 f889 	bl	8001f4c <__locale_ctype_ptr_l>
 8001e3a:	4420      	add	r0, r4
 8001e3c:	7846      	ldrb	r6, [r0, #1]
 8001e3e:	f016 0608 	ands.w	r6, r6, #8
 8001e42:	d10b      	bne.n	8001e5c <_strtol_l.isra.0+0x3c>
 8001e44:	2c2d      	cmp	r4, #45	; 0x2d
 8001e46:	d10b      	bne.n	8001e60 <_strtol_l.isra.0+0x40>
 8001e48:	2601      	movs	r6, #1
 8001e4a:	782c      	ldrb	r4, [r5, #0]
 8001e4c:	f10b 0502 	add.w	r5, fp, #2
 8001e50:	b167      	cbz	r7, 8001e6c <_strtol_l.isra.0+0x4c>
 8001e52:	2f10      	cmp	r7, #16
 8001e54:	d114      	bne.n	8001e80 <_strtol_l.isra.0+0x60>
 8001e56:	2c30      	cmp	r4, #48	; 0x30
 8001e58:	d00a      	beq.n	8001e70 <_strtol_l.isra.0+0x50>
 8001e5a:	e011      	b.n	8001e80 <_strtol_l.isra.0+0x60>
 8001e5c:	46ab      	mov	fp, r5
 8001e5e:	e7e6      	b.n	8001e2e <_strtol_l.isra.0+0xe>
 8001e60:	2c2b      	cmp	r4, #43	; 0x2b
 8001e62:	bf04      	itt	eq
 8001e64:	782c      	ldrbeq	r4, [r5, #0]
 8001e66:	f10b 0502 	addeq.w	r5, fp, #2
 8001e6a:	e7f1      	b.n	8001e50 <_strtol_l.isra.0+0x30>
 8001e6c:	2c30      	cmp	r4, #48	; 0x30
 8001e6e:	d127      	bne.n	8001ec0 <_strtol_l.isra.0+0xa0>
 8001e70:	782b      	ldrb	r3, [r5, #0]
 8001e72:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001e76:	2b58      	cmp	r3, #88	; 0x58
 8001e78:	d14b      	bne.n	8001f12 <_strtol_l.isra.0+0xf2>
 8001e7a:	2710      	movs	r7, #16
 8001e7c:	786c      	ldrb	r4, [r5, #1]
 8001e7e:	3502      	adds	r5, #2
 8001e80:	2e00      	cmp	r6, #0
 8001e82:	bf0c      	ite	eq
 8001e84:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8001e88:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	fbb1 fef7 	udiv	lr, r1, r7
 8001e92:	4610      	mov	r0, r2
 8001e94:	fb07 1c1e 	mls	ip, r7, lr, r1
 8001e98:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8001e9c:	2b09      	cmp	r3, #9
 8001e9e:	d811      	bhi.n	8001ec4 <_strtol_l.isra.0+0xa4>
 8001ea0:	461c      	mov	r4, r3
 8001ea2:	42a7      	cmp	r7, r4
 8001ea4:	dd1d      	ble.n	8001ee2 <_strtol_l.isra.0+0xc2>
 8001ea6:	1c53      	adds	r3, r2, #1
 8001ea8:	d007      	beq.n	8001eba <_strtol_l.isra.0+0x9a>
 8001eaa:	4586      	cmp	lr, r0
 8001eac:	d316      	bcc.n	8001edc <_strtol_l.isra.0+0xbc>
 8001eae:	d101      	bne.n	8001eb4 <_strtol_l.isra.0+0x94>
 8001eb0:	45a4      	cmp	ip, r4
 8001eb2:	db13      	blt.n	8001edc <_strtol_l.isra.0+0xbc>
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	fb00 4007 	mla	r0, r0, r7, r4
 8001eba:	f815 4b01 	ldrb.w	r4, [r5], #1
 8001ebe:	e7eb      	b.n	8001e98 <_strtol_l.isra.0+0x78>
 8001ec0:	270a      	movs	r7, #10
 8001ec2:	e7dd      	b.n	8001e80 <_strtol_l.isra.0+0x60>
 8001ec4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8001ec8:	2b19      	cmp	r3, #25
 8001eca:	d801      	bhi.n	8001ed0 <_strtol_l.isra.0+0xb0>
 8001ecc:	3c37      	subs	r4, #55	; 0x37
 8001ece:	e7e8      	b.n	8001ea2 <_strtol_l.isra.0+0x82>
 8001ed0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8001ed4:	2b19      	cmp	r3, #25
 8001ed6:	d804      	bhi.n	8001ee2 <_strtol_l.isra.0+0xc2>
 8001ed8:	3c57      	subs	r4, #87	; 0x57
 8001eda:	e7e2      	b.n	8001ea2 <_strtol_l.isra.0+0x82>
 8001edc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee0:	e7eb      	b.n	8001eba <_strtol_l.isra.0+0x9a>
 8001ee2:	1c53      	adds	r3, r2, #1
 8001ee4:	d108      	bne.n	8001ef8 <_strtol_l.isra.0+0xd8>
 8001ee6:	2322      	movs	r3, #34	; 0x22
 8001ee8:	4608      	mov	r0, r1
 8001eea:	f8c8 3000 	str.w	r3, [r8]
 8001eee:	f1ba 0f00 	cmp.w	sl, #0
 8001ef2:	d107      	bne.n	8001f04 <_strtol_l.isra.0+0xe4>
 8001ef4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ef8:	b106      	cbz	r6, 8001efc <_strtol_l.isra.0+0xdc>
 8001efa:	4240      	negs	r0, r0
 8001efc:	f1ba 0f00 	cmp.w	sl, #0
 8001f00:	d00c      	beq.n	8001f1c <_strtol_l.isra.0+0xfc>
 8001f02:	b122      	cbz	r2, 8001f0e <_strtol_l.isra.0+0xee>
 8001f04:	3d01      	subs	r5, #1
 8001f06:	f8ca 5000 	str.w	r5, [sl]
 8001f0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001f0e:	464d      	mov	r5, r9
 8001f10:	e7f9      	b.n	8001f06 <_strtol_l.isra.0+0xe6>
 8001f12:	2430      	movs	r4, #48	; 0x30
 8001f14:	2f00      	cmp	r7, #0
 8001f16:	d1b3      	bne.n	8001e80 <_strtol_l.isra.0+0x60>
 8001f18:	2708      	movs	r7, #8
 8001f1a:	e7b1      	b.n	8001e80 <_strtol_l.isra.0+0x60>
 8001f1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001f20 <strtol>:
 8001f20:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <strtol+0x24>)
 8001f22:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f24:	681c      	ldr	r4, [r3, #0]
 8001f26:	4d08      	ldr	r5, [pc, #32]	; (8001f48 <strtol+0x28>)
 8001f28:	6a23      	ldr	r3, [r4, #32]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	bf08      	it	eq
 8001f2e:	462b      	moveq	r3, r5
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	4613      	mov	r3, r2
 8001f34:	460a      	mov	r2, r1
 8001f36:	4601      	mov	r1, r0
 8001f38:	4620      	mov	r0, r4
 8001f3a:	f7ff ff71 	bl	8001e20 <_strtol_l.isra.0>
 8001f3e:	b003      	add	sp, #12
 8001f40:	bd30      	pop	{r4, r5, pc}
 8001f42:	bf00      	nop
 8001f44:	20000008 	.word	0x20000008
 8001f48:	2000006c 	.word	0x2000006c

08001f4c <__locale_ctype_ptr_l>:
 8001f4c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8001f50:	4770      	bx	lr

08001f52 <__ascii_mbtowc>:
 8001f52:	b082      	sub	sp, #8
 8001f54:	b901      	cbnz	r1, 8001f58 <__ascii_mbtowc+0x6>
 8001f56:	a901      	add	r1, sp, #4
 8001f58:	b142      	cbz	r2, 8001f6c <__ascii_mbtowc+0x1a>
 8001f5a:	b14b      	cbz	r3, 8001f70 <__ascii_mbtowc+0x1e>
 8001f5c:	7813      	ldrb	r3, [r2, #0]
 8001f5e:	600b      	str	r3, [r1, #0]
 8001f60:	7812      	ldrb	r2, [r2, #0]
 8001f62:	1c10      	adds	r0, r2, #0
 8001f64:	bf18      	it	ne
 8001f66:	2001      	movne	r0, #1
 8001f68:	b002      	add	sp, #8
 8001f6a:	4770      	bx	lr
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	e7fb      	b.n	8001f68 <__ascii_mbtowc+0x16>
 8001f70:	f06f 0001 	mvn.w	r0, #1
 8001f74:	e7f8      	b.n	8001f68 <__ascii_mbtowc+0x16>

08001f76 <__ssputs_r>:
 8001f76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f7a:	688e      	ldr	r6, [r1, #8]
 8001f7c:	4682      	mov	sl, r0
 8001f7e:	429e      	cmp	r6, r3
 8001f80:	460c      	mov	r4, r1
 8001f82:	4691      	mov	r9, r2
 8001f84:	4698      	mov	r8, r3
 8001f86:	d835      	bhi.n	8001ff4 <__ssputs_r+0x7e>
 8001f88:	898a      	ldrh	r2, [r1, #12]
 8001f8a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001f8e:	d031      	beq.n	8001ff4 <__ssputs_r+0x7e>
 8001f90:	2302      	movs	r3, #2
 8001f92:	6825      	ldr	r5, [r4, #0]
 8001f94:	6909      	ldr	r1, [r1, #16]
 8001f96:	1a6f      	subs	r7, r5, r1
 8001f98:	6965      	ldr	r5, [r4, #20]
 8001f9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001f9e:	fb95 f5f3 	sdiv	r5, r5, r3
 8001fa2:	f108 0301 	add.w	r3, r8, #1
 8001fa6:	443b      	add	r3, r7
 8001fa8:	429d      	cmp	r5, r3
 8001faa:	bf38      	it	cc
 8001fac:	461d      	movcc	r5, r3
 8001fae:	0553      	lsls	r3, r2, #21
 8001fb0:	d531      	bpl.n	8002016 <__ssputs_r+0xa0>
 8001fb2:	4629      	mov	r1, r5
 8001fb4:	f000 fb52 	bl	800265c <_malloc_r>
 8001fb8:	4606      	mov	r6, r0
 8001fba:	b950      	cbnz	r0, 8001fd2 <__ssputs_r+0x5c>
 8001fbc:	230c      	movs	r3, #12
 8001fbe:	f8ca 3000 	str.w	r3, [sl]
 8001fc2:	89a3      	ldrh	r3, [r4, #12]
 8001fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fcc:	81a3      	strh	r3, [r4, #12]
 8001fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001fd2:	463a      	mov	r2, r7
 8001fd4:	6921      	ldr	r1, [r4, #16]
 8001fd6:	f000 fad0 	bl	800257a <memcpy>
 8001fda:	89a3      	ldrh	r3, [r4, #12]
 8001fdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fe4:	81a3      	strh	r3, [r4, #12]
 8001fe6:	6126      	str	r6, [r4, #16]
 8001fe8:	443e      	add	r6, r7
 8001fea:	6026      	str	r6, [r4, #0]
 8001fec:	4646      	mov	r6, r8
 8001fee:	6165      	str	r5, [r4, #20]
 8001ff0:	1bed      	subs	r5, r5, r7
 8001ff2:	60a5      	str	r5, [r4, #8]
 8001ff4:	4546      	cmp	r6, r8
 8001ff6:	bf28      	it	cs
 8001ff8:	4646      	movcs	r6, r8
 8001ffa:	4649      	mov	r1, r9
 8001ffc:	4632      	mov	r2, r6
 8001ffe:	6820      	ldr	r0, [r4, #0]
 8002000:	f000 fac6 	bl	8002590 <memmove>
 8002004:	68a3      	ldr	r3, [r4, #8]
 8002006:	2000      	movs	r0, #0
 8002008:	1b9b      	subs	r3, r3, r6
 800200a:	60a3      	str	r3, [r4, #8]
 800200c:	6823      	ldr	r3, [r4, #0]
 800200e:	441e      	add	r6, r3
 8002010:	6026      	str	r6, [r4, #0]
 8002012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002016:	462a      	mov	r2, r5
 8002018:	f000 fb7e 	bl	8002718 <_realloc_r>
 800201c:	4606      	mov	r6, r0
 800201e:	2800      	cmp	r0, #0
 8002020:	d1e1      	bne.n	8001fe6 <__ssputs_r+0x70>
 8002022:	6921      	ldr	r1, [r4, #16]
 8002024:	4650      	mov	r0, sl
 8002026:	f000 facd 	bl	80025c4 <_free_r>
 800202a:	e7c7      	b.n	8001fbc <__ssputs_r+0x46>

0800202c <_svfiprintf_r>:
 800202c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002030:	b09d      	sub	sp, #116	; 0x74
 8002032:	9303      	str	r3, [sp, #12]
 8002034:	898b      	ldrh	r3, [r1, #12]
 8002036:	4680      	mov	r8, r0
 8002038:	061c      	lsls	r4, r3, #24
 800203a:	460d      	mov	r5, r1
 800203c:	4616      	mov	r6, r2
 800203e:	d50f      	bpl.n	8002060 <_svfiprintf_r+0x34>
 8002040:	690b      	ldr	r3, [r1, #16]
 8002042:	b96b      	cbnz	r3, 8002060 <_svfiprintf_r+0x34>
 8002044:	2140      	movs	r1, #64	; 0x40
 8002046:	f000 fb09 	bl	800265c <_malloc_r>
 800204a:	6028      	str	r0, [r5, #0]
 800204c:	6128      	str	r0, [r5, #16]
 800204e:	b928      	cbnz	r0, 800205c <_svfiprintf_r+0x30>
 8002050:	230c      	movs	r3, #12
 8002052:	f8c8 3000 	str.w	r3, [r8]
 8002056:	f04f 30ff 	mov.w	r0, #4294967295
 800205a:	e0c4      	b.n	80021e6 <_svfiprintf_r+0x1ba>
 800205c:	2340      	movs	r3, #64	; 0x40
 800205e:	616b      	str	r3, [r5, #20]
 8002060:	2300      	movs	r3, #0
 8002062:	9309      	str	r3, [sp, #36]	; 0x24
 8002064:	2320      	movs	r3, #32
 8002066:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800206a:	2330      	movs	r3, #48	; 0x30
 800206c:	f04f 0b01 	mov.w	fp, #1
 8002070:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002074:	4637      	mov	r7, r6
 8002076:	463c      	mov	r4, r7
 8002078:	f814 3b01 	ldrb.w	r3, [r4], #1
 800207c:	2b00      	cmp	r3, #0
 800207e:	d13c      	bne.n	80020fa <_svfiprintf_r+0xce>
 8002080:	ebb7 0a06 	subs.w	sl, r7, r6
 8002084:	d00b      	beq.n	800209e <_svfiprintf_r+0x72>
 8002086:	4653      	mov	r3, sl
 8002088:	4632      	mov	r2, r6
 800208a:	4629      	mov	r1, r5
 800208c:	4640      	mov	r0, r8
 800208e:	f7ff ff72 	bl	8001f76 <__ssputs_r>
 8002092:	3001      	adds	r0, #1
 8002094:	f000 80a2 	beq.w	80021dc <_svfiprintf_r+0x1b0>
 8002098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800209a:	4453      	add	r3, sl
 800209c:	9309      	str	r3, [sp, #36]	; 0x24
 800209e:	783b      	ldrb	r3, [r7, #0]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f000 809b 	beq.w	80021dc <_svfiprintf_r+0x1b0>
 80020a6:	2300      	movs	r3, #0
 80020a8:	f04f 32ff 	mov.w	r2, #4294967295
 80020ac:	9304      	str	r3, [sp, #16]
 80020ae:	9307      	str	r3, [sp, #28]
 80020b0:	9205      	str	r2, [sp, #20]
 80020b2:	9306      	str	r3, [sp, #24]
 80020b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80020b8:	931a      	str	r3, [sp, #104]	; 0x68
 80020ba:	2205      	movs	r2, #5
 80020bc:	7821      	ldrb	r1, [r4, #0]
 80020be:	4850      	ldr	r0, [pc, #320]	; (8002200 <_svfiprintf_r+0x1d4>)
 80020c0:	f000 fa4d 	bl	800255e <memchr>
 80020c4:	1c67      	adds	r7, r4, #1
 80020c6:	9b04      	ldr	r3, [sp, #16]
 80020c8:	b9d8      	cbnz	r0, 8002102 <_svfiprintf_r+0xd6>
 80020ca:	06d9      	lsls	r1, r3, #27
 80020cc:	bf44      	itt	mi
 80020ce:	2220      	movmi	r2, #32
 80020d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80020d4:	071a      	lsls	r2, r3, #28
 80020d6:	bf44      	itt	mi
 80020d8:	222b      	movmi	r2, #43	; 0x2b
 80020da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80020de:	7822      	ldrb	r2, [r4, #0]
 80020e0:	2a2a      	cmp	r2, #42	; 0x2a
 80020e2:	d016      	beq.n	8002112 <_svfiprintf_r+0xe6>
 80020e4:	2100      	movs	r1, #0
 80020e6:	200a      	movs	r0, #10
 80020e8:	9a07      	ldr	r2, [sp, #28]
 80020ea:	4627      	mov	r7, r4
 80020ec:	783b      	ldrb	r3, [r7, #0]
 80020ee:	3401      	adds	r4, #1
 80020f0:	3b30      	subs	r3, #48	; 0x30
 80020f2:	2b09      	cmp	r3, #9
 80020f4:	d950      	bls.n	8002198 <_svfiprintf_r+0x16c>
 80020f6:	b1c9      	cbz	r1, 800212c <_svfiprintf_r+0x100>
 80020f8:	e011      	b.n	800211e <_svfiprintf_r+0xf2>
 80020fa:	2b25      	cmp	r3, #37	; 0x25
 80020fc:	d0c0      	beq.n	8002080 <_svfiprintf_r+0x54>
 80020fe:	4627      	mov	r7, r4
 8002100:	e7b9      	b.n	8002076 <_svfiprintf_r+0x4a>
 8002102:	4a3f      	ldr	r2, [pc, #252]	; (8002200 <_svfiprintf_r+0x1d4>)
 8002104:	463c      	mov	r4, r7
 8002106:	1a80      	subs	r0, r0, r2
 8002108:	fa0b f000 	lsl.w	r0, fp, r0
 800210c:	4318      	orrs	r0, r3
 800210e:	9004      	str	r0, [sp, #16]
 8002110:	e7d3      	b.n	80020ba <_svfiprintf_r+0x8e>
 8002112:	9a03      	ldr	r2, [sp, #12]
 8002114:	1d11      	adds	r1, r2, #4
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	9103      	str	r1, [sp, #12]
 800211a:	2a00      	cmp	r2, #0
 800211c:	db01      	blt.n	8002122 <_svfiprintf_r+0xf6>
 800211e:	9207      	str	r2, [sp, #28]
 8002120:	e004      	b.n	800212c <_svfiprintf_r+0x100>
 8002122:	4252      	negs	r2, r2
 8002124:	f043 0302 	orr.w	r3, r3, #2
 8002128:	9207      	str	r2, [sp, #28]
 800212a:	9304      	str	r3, [sp, #16]
 800212c:	783b      	ldrb	r3, [r7, #0]
 800212e:	2b2e      	cmp	r3, #46	; 0x2e
 8002130:	d10d      	bne.n	800214e <_svfiprintf_r+0x122>
 8002132:	787b      	ldrb	r3, [r7, #1]
 8002134:	1c79      	adds	r1, r7, #1
 8002136:	2b2a      	cmp	r3, #42	; 0x2a
 8002138:	d132      	bne.n	80021a0 <_svfiprintf_r+0x174>
 800213a:	9b03      	ldr	r3, [sp, #12]
 800213c:	3702      	adds	r7, #2
 800213e:	1d1a      	adds	r2, r3, #4
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	9203      	str	r2, [sp, #12]
 8002144:	2b00      	cmp	r3, #0
 8002146:	bfb8      	it	lt
 8002148:	f04f 33ff 	movlt.w	r3, #4294967295
 800214c:	9305      	str	r3, [sp, #20]
 800214e:	4c2d      	ldr	r4, [pc, #180]	; (8002204 <_svfiprintf_r+0x1d8>)
 8002150:	2203      	movs	r2, #3
 8002152:	7839      	ldrb	r1, [r7, #0]
 8002154:	4620      	mov	r0, r4
 8002156:	f000 fa02 	bl	800255e <memchr>
 800215a:	b138      	cbz	r0, 800216c <_svfiprintf_r+0x140>
 800215c:	2340      	movs	r3, #64	; 0x40
 800215e:	1b00      	subs	r0, r0, r4
 8002160:	fa03 f000 	lsl.w	r0, r3, r0
 8002164:	9b04      	ldr	r3, [sp, #16]
 8002166:	3701      	adds	r7, #1
 8002168:	4303      	orrs	r3, r0
 800216a:	9304      	str	r3, [sp, #16]
 800216c:	7839      	ldrb	r1, [r7, #0]
 800216e:	2206      	movs	r2, #6
 8002170:	4825      	ldr	r0, [pc, #148]	; (8002208 <_svfiprintf_r+0x1dc>)
 8002172:	1c7e      	adds	r6, r7, #1
 8002174:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002178:	f000 f9f1 	bl	800255e <memchr>
 800217c:	2800      	cmp	r0, #0
 800217e:	d035      	beq.n	80021ec <_svfiprintf_r+0x1c0>
 8002180:	4b22      	ldr	r3, [pc, #136]	; (800220c <_svfiprintf_r+0x1e0>)
 8002182:	b9fb      	cbnz	r3, 80021c4 <_svfiprintf_r+0x198>
 8002184:	9b03      	ldr	r3, [sp, #12]
 8002186:	3307      	adds	r3, #7
 8002188:	f023 0307 	bic.w	r3, r3, #7
 800218c:	3308      	adds	r3, #8
 800218e:	9303      	str	r3, [sp, #12]
 8002190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002192:	444b      	add	r3, r9
 8002194:	9309      	str	r3, [sp, #36]	; 0x24
 8002196:	e76d      	b.n	8002074 <_svfiprintf_r+0x48>
 8002198:	fb00 3202 	mla	r2, r0, r2, r3
 800219c:	2101      	movs	r1, #1
 800219e:	e7a4      	b.n	80020ea <_svfiprintf_r+0xbe>
 80021a0:	2300      	movs	r3, #0
 80021a2:	240a      	movs	r4, #10
 80021a4:	4618      	mov	r0, r3
 80021a6:	9305      	str	r3, [sp, #20]
 80021a8:	460f      	mov	r7, r1
 80021aa:	783a      	ldrb	r2, [r7, #0]
 80021ac:	3101      	adds	r1, #1
 80021ae:	3a30      	subs	r2, #48	; 0x30
 80021b0:	2a09      	cmp	r2, #9
 80021b2:	d903      	bls.n	80021bc <_svfiprintf_r+0x190>
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ca      	beq.n	800214e <_svfiprintf_r+0x122>
 80021b8:	9005      	str	r0, [sp, #20]
 80021ba:	e7c8      	b.n	800214e <_svfiprintf_r+0x122>
 80021bc:	fb04 2000 	mla	r0, r4, r0, r2
 80021c0:	2301      	movs	r3, #1
 80021c2:	e7f1      	b.n	80021a8 <_svfiprintf_r+0x17c>
 80021c4:	ab03      	add	r3, sp, #12
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	462a      	mov	r2, r5
 80021ca:	4b11      	ldr	r3, [pc, #68]	; (8002210 <_svfiprintf_r+0x1e4>)
 80021cc:	a904      	add	r1, sp, #16
 80021ce:	4640      	mov	r0, r8
 80021d0:	f3af 8000 	nop.w
 80021d4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80021d8:	4681      	mov	r9, r0
 80021da:	d1d9      	bne.n	8002190 <_svfiprintf_r+0x164>
 80021dc:	89ab      	ldrh	r3, [r5, #12]
 80021de:	065b      	lsls	r3, r3, #25
 80021e0:	f53f af39 	bmi.w	8002056 <_svfiprintf_r+0x2a>
 80021e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80021e6:	b01d      	add	sp, #116	; 0x74
 80021e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021ec:	ab03      	add	r3, sp, #12
 80021ee:	9300      	str	r3, [sp, #0]
 80021f0:	462a      	mov	r2, r5
 80021f2:	4b07      	ldr	r3, [pc, #28]	; (8002210 <_svfiprintf_r+0x1e4>)
 80021f4:	a904      	add	r1, sp, #16
 80021f6:	4640      	mov	r0, r8
 80021f8:	f000 f884 	bl	8002304 <_printf_i>
 80021fc:	e7ea      	b.n	80021d4 <_svfiprintf_r+0x1a8>
 80021fe:	bf00      	nop
 8002200:	08007b88 	.word	0x08007b88
 8002204:	08007b8e 	.word	0x08007b8e
 8002208:	08007b92 	.word	0x08007b92
 800220c:	00000000 	.word	0x00000000
 8002210:	08001f77 	.word	0x08001f77

08002214 <_printf_common>:
 8002214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002218:	4691      	mov	r9, r2
 800221a:	461f      	mov	r7, r3
 800221c:	688a      	ldr	r2, [r1, #8]
 800221e:	690b      	ldr	r3, [r1, #16]
 8002220:	4606      	mov	r6, r0
 8002222:	4293      	cmp	r3, r2
 8002224:	bfb8      	it	lt
 8002226:	4613      	movlt	r3, r2
 8002228:	f8c9 3000 	str.w	r3, [r9]
 800222c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002230:	460c      	mov	r4, r1
 8002232:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002236:	b112      	cbz	r2, 800223e <_printf_common+0x2a>
 8002238:	3301      	adds	r3, #1
 800223a:	f8c9 3000 	str.w	r3, [r9]
 800223e:	6823      	ldr	r3, [r4, #0]
 8002240:	0699      	lsls	r1, r3, #26
 8002242:	bf42      	ittt	mi
 8002244:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002248:	3302      	addmi	r3, #2
 800224a:	f8c9 3000 	strmi.w	r3, [r9]
 800224e:	6825      	ldr	r5, [r4, #0]
 8002250:	f015 0506 	ands.w	r5, r5, #6
 8002254:	d107      	bne.n	8002266 <_printf_common+0x52>
 8002256:	f104 0a19 	add.w	sl, r4, #25
 800225a:	68e3      	ldr	r3, [r4, #12]
 800225c:	f8d9 2000 	ldr.w	r2, [r9]
 8002260:	1a9b      	subs	r3, r3, r2
 8002262:	429d      	cmp	r5, r3
 8002264:	db2a      	blt.n	80022bc <_printf_common+0xa8>
 8002266:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800226a:	6822      	ldr	r2, [r4, #0]
 800226c:	3300      	adds	r3, #0
 800226e:	bf18      	it	ne
 8002270:	2301      	movne	r3, #1
 8002272:	0692      	lsls	r2, r2, #26
 8002274:	d42f      	bmi.n	80022d6 <_printf_common+0xc2>
 8002276:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800227a:	4639      	mov	r1, r7
 800227c:	4630      	mov	r0, r6
 800227e:	47c0      	blx	r8
 8002280:	3001      	adds	r0, #1
 8002282:	d022      	beq.n	80022ca <_printf_common+0xb6>
 8002284:	6823      	ldr	r3, [r4, #0]
 8002286:	68e5      	ldr	r5, [r4, #12]
 8002288:	f003 0306 	and.w	r3, r3, #6
 800228c:	2b04      	cmp	r3, #4
 800228e:	bf18      	it	ne
 8002290:	2500      	movne	r5, #0
 8002292:	f8d9 2000 	ldr.w	r2, [r9]
 8002296:	f04f 0900 	mov.w	r9, #0
 800229a:	bf08      	it	eq
 800229c:	1aad      	subeq	r5, r5, r2
 800229e:	68a3      	ldr	r3, [r4, #8]
 80022a0:	6922      	ldr	r2, [r4, #16]
 80022a2:	bf08      	it	eq
 80022a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022a8:	4293      	cmp	r3, r2
 80022aa:	bfc4      	itt	gt
 80022ac:	1a9b      	subgt	r3, r3, r2
 80022ae:	18ed      	addgt	r5, r5, r3
 80022b0:	341a      	adds	r4, #26
 80022b2:	454d      	cmp	r5, r9
 80022b4:	d11b      	bne.n	80022ee <_printf_common+0xda>
 80022b6:	2000      	movs	r0, #0
 80022b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022bc:	2301      	movs	r3, #1
 80022be:	4652      	mov	r2, sl
 80022c0:	4639      	mov	r1, r7
 80022c2:	4630      	mov	r0, r6
 80022c4:	47c0      	blx	r8
 80022c6:	3001      	adds	r0, #1
 80022c8:	d103      	bne.n	80022d2 <_printf_common+0xbe>
 80022ca:	f04f 30ff 	mov.w	r0, #4294967295
 80022ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80022d2:	3501      	adds	r5, #1
 80022d4:	e7c1      	b.n	800225a <_printf_common+0x46>
 80022d6:	2030      	movs	r0, #48	; 0x30
 80022d8:	18e1      	adds	r1, r4, r3
 80022da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80022de:	1c5a      	adds	r2, r3, #1
 80022e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80022e4:	4422      	add	r2, r4
 80022e6:	3302      	adds	r3, #2
 80022e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80022ec:	e7c3      	b.n	8002276 <_printf_common+0x62>
 80022ee:	2301      	movs	r3, #1
 80022f0:	4622      	mov	r2, r4
 80022f2:	4639      	mov	r1, r7
 80022f4:	4630      	mov	r0, r6
 80022f6:	47c0      	blx	r8
 80022f8:	3001      	adds	r0, #1
 80022fa:	d0e6      	beq.n	80022ca <_printf_common+0xb6>
 80022fc:	f109 0901 	add.w	r9, r9, #1
 8002300:	e7d7      	b.n	80022b2 <_printf_common+0x9e>
	...

08002304 <_printf_i>:
 8002304:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002308:	4617      	mov	r7, r2
 800230a:	7e0a      	ldrb	r2, [r1, #24]
 800230c:	b085      	sub	sp, #20
 800230e:	2a6e      	cmp	r2, #110	; 0x6e
 8002310:	4698      	mov	r8, r3
 8002312:	4606      	mov	r6, r0
 8002314:	460c      	mov	r4, r1
 8002316:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002318:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800231c:	f000 80bc 	beq.w	8002498 <_printf_i+0x194>
 8002320:	d81a      	bhi.n	8002358 <_printf_i+0x54>
 8002322:	2a63      	cmp	r2, #99	; 0x63
 8002324:	d02e      	beq.n	8002384 <_printf_i+0x80>
 8002326:	d80a      	bhi.n	800233e <_printf_i+0x3a>
 8002328:	2a00      	cmp	r2, #0
 800232a:	f000 80c8 	beq.w	80024be <_printf_i+0x1ba>
 800232e:	2a58      	cmp	r2, #88	; 0x58
 8002330:	f000 808a 	beq.w	8002448 <_printf_i+0x144>
 8002334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002338:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800233c:	e02a      	b.n	8002394 <_printf_i+0x90>
 800233e:	2a64      	cmp	r2, #100	; 0x64
 8002340:	d001      	beq.n	8002346 <_printf_i+0x42>
 8002342:	2a69      	cmp	r2, #105	; 0x69
 8002344:	d1f6      	bne.n	8002334 <_printf_i+0x30>
 8002346:	6821      	ldr	r1, [r4, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800234e:	d023      	beq.n	8002398 <_printf_i+0x94>
 8002350:	1d11      	adds	r1, r2, #4
 8002352:	6019      	str	r1, [r3, #0]
 8002354:	6813      	ldr	r3, [r2, #0]
 8002356:	e027      	b.n	80023a8 <_printf_i+0xa4>
 8002358:	2a73      	cmp	r2, #115	; 0x73
 800235a:	f000 80b4 	beq.w	80024c6 <_printf_i+0x1c2>
 800235e:	d808      	bhi.n	8002372 <_printf_i+0x6e>
 8002360:	2a6f      	cmp	r2, #111	; 0x6f
 8002362:	d02a      	beq.n	80023ba <_printf_i+0xb6>
 8002364:	2a70      	cmp	r2, #112	; 0x70
 8002366:	d1e5      	bne.n	8002334 <_printf_i+0x30>
 8002368:	680a      	ldr	r2, [r1, #0]
 800236a:	f042 0220 	orr.w	r2, r2, #32
 800236e:	600a      	str	r2, [r1, #0]
 8002370:	e003      	b.n	800237a <_printf_i+0x76>
 8002372:	2a75      	cmp	r2, #117	; 0x75
 8002374:	d021      	beq.n	80023ba <_printf_i+0xb6>
 8002376:	2a78      	cmp	r2, #120	; 0x78
 8002378:	d1dc      	bne.n	8002334 <_printf_i+0x30>
 800237a:	2278      	movs	r2, #120	; 0x78
 800237c:	496f      	ldr	r1, [pc, #444]	; (800253c <_printf_i+0x238>)
 800237e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002382:	e064      	b.n	800244e <_printf_i+0x14a>
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800238a:	1d11      	adds	r1, r2, #4
 800238c:	6019      	str	r1, [r3, #0]
 800238e:	6813      	ldr	r3, [r2, #0]
 8002390:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002394:	2301      	movs	r3, #1
 8002396:	e0a3      	b.n	80024e0 <_printf_i+0x1dc>
 8002398:	f011 0f40 	tst.w	r1, #64	; 0x40
 800239c:	f102 0104 	add.w	r1, r2, #4
 80023a0:	6019      	str	r1, [r3, #0]
 80023a2:	d0d7      	beq.n	8002354 <_printf_i+0x50>
 80023a4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	da03      	bge.n	80023b4 <_printf_i+0xb0>
 80023ac:	222d      	movs	r2, #45	; 0x2d
 80023ae:	425b      	negs	r3, r3
 80023b0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80023b4:	4962      	ldr	r1, [pc, #392]	; (8002540 <_printf_i+0x23c>)
 80023b6:	220a      	movs	r2, #10
 80023b8:	e017      	b.n	80023ea <_printf_i+0xe6>
 80023ba:	6820      	ldr	r0, [r4, #0]
 80023bc:	6819      	ldr	r1, [r3, #0]
 80023be:	f010 0f80 	tst.w	r0, #128	; 0x80
 80023c2:	d003      	beq.n	80023cc <_printf_i+0xc8>
 80023c4:	1d08      	adds	r0, r1, #4
 80023c6:	6018      	str	r0, [r3, #0]
 80023c8:	680b      	ldr	r3, [r1, #0]
 80023ca:	e006      	b.n	80023da <_printf_i+0xd6>
 80023cc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80023d0:	f101 0004 	add.w	r0, r1, #4
 80023d4:	6018      	str	r0, [r3, #0]
 80023d6:	d0f7      	beq.n	80023c8 <_printf_i+0xc4>
 80023d8:	880b      	ldrh	r3, [r1, #0]
 80023da:	2a6f      	cmp	r2, #111	; 0x6f
 80023dc:	bf14      	ite	ne
 80023de:	220a      	movne	r2, #10
 80023e0:	2208      	moveq	r2, #8
 80023e2:	4957      	ldr	r1, [pc, #348]	; (8002540 <_printf_i+0x23c>)
 80023e4:	2000      	movs	r0, #0
 80023e6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80023ea:	6865      	ldr	r5, [r4, #4]
 80023ec:	2d00      	cmp	r5, #0
 80023ee:	60a5      	str	r5, [r4, #8]
 80023f0:	f2c0 809c 	blt.w	800252c <_printf_i+0x228>
 80023f4:	6820      	ldr	r0, [r4, #0]
 80023f6:	f020 0004 	bic.w	r0, r0, #4
 80023fa:	6020      	str	r0, [r4, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d13f      	bne.n	8002480 <_printf_i+0x17c>
 8002400:	2d00      	cmp	r5, #0
 8002402:	f040 8095 	bne.w	8002530 <_printf_i+0x22c>
 8002406:	4675      	mov	r5, lr
 8002408:	2a08      	cmp	r2, #8
 800240a:	d10b      	bne.n	8002424 <_printf_i+0x120>
 800240c:	6823      	ldr	r3, [r4, #0]
 800240e:	07da      	lsls	r2, r3, #31
 8002410:	d508      	bpl.n	8002424 <_printf_i+0x120>
 8002412:	6923      	ldr	r3, [r4, #16]
 8002414:	6862      	ldr	r2, [r4, #4]
 8002416:	429a      	cmp	r2, r3
 8002418:	bfde      	ittt	le
 800241a:	2330      	movle	r3, #48	; 0x30
 800241c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002420:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002424:	ebae 0305 	sub.w	r3, lr, r5
 8002428:	6123      	str	r3, [r4, #16]
 800242a:	f8cd 8000 	str.w	r8, [sp]
 800242e:	463b      	mov	r3, r7
 8002430:	aa03      	add	r2, sp, #12
 8002432:	4621      	mov	r1, r4
 8002434:	4630      	mov	r0, r6
 8002436:	f7ff feed 	bl	8002214 <_printf_common>
 800243a:	3001      	adds	r0, #1
 800243c:	d155      	bne.n	80024ea <_printf_i+0x1e6>
 800243e:	f04f 30ff 	mov.w	r0, #4294967295
 8002442:	b005      	add	sp, #20
 8002444:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002448:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800244c:	493c      	ldr	r1, [pc, #240]	; (8002540 <_printf_i+0x23c>)
 800244e:	6822      	ldr	r2, [r4, #0]
 8002450:	6818      	ldr	r0, [r3, #0]
 8002452:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002456:	f100 0504 	add.w	r5, r0, #4
 800245a:	601d      	str	r5, [r3, #0]
 800245c:	d001      	beq.n	8002462 <_printf_i+0x15e>
 800245e:	6803      	ldr	r3, [r0, #0]
 8002460:	e002      	b.n	8002468 <_printf_i+0x164>
 8002462:	0655      	lsls	r5, r2, #25
 8002464:	d5fb      	bpl.n	800245e <_printf_i+0x15a>
 8002466:	8803      	ldrh	r3, [r0, #0]
 8002468:	07d0      	lsls	r0, r2, #31
 800246a:	bf44      	itt	mi
 800246c:	f042 0220 	orrmi.w	r2, r2, #32
 8002470:	6022      	strmi	r2, [r4, #0]
 8002472:	b91b      	cbnz	r3, 800247c <_printf_i+0x178>
 8002474:	6822      	ldr	r2, [r4, #0]
 8002476:	f022 0220 	bic.w	r2, r2, #32
 800247a:	6022      	str	r2, [r4, #0]
 800247c:	2210      	movs	r2, #16
 800247e:	e7b1      	b.n	80023e4 <_printf_i+0xe0>
 8002480:	4675      	mov	r5, lr
 8002482:	fbb3 f0f2 	udiv	r0, r3, r2
 8002486:	fb02 3310 	mls	r3, r2, r0, r3
 800248a:	5ccb      	ldrb	r3, [r1, r3]
 800248c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002490:	4603      	mov	r3, r0
 8002492:	2800      	cmp	r0, #0
 8002494:	d1f5      	bne.n	8002482 <_printf_i+0x17e>
 8002496:	e7b7      	b.n	8002408 <_printf_i+0x104>
 8002498:	6808      	ldr	r0, [r1, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	f010 0f80 	tst.w	r0, #128	; 0x80
 80024a0:	6949      	ldr	r1, [r1, #20]
 80024a2:	d004      	beq.n	80024ae <_printf_i+0x1aa>
 80024a4:	1d10      	adds	r0, r2, #4
 80024a6:	6018      	str	r0, [r3, #0]
 80024a8:	6813      	ldr	r3, [r2, #0]
 80024aa:	6019      	str	r1, [r3, #0]
 80024ac:	e007      	b.n	80024be <_printf_i+0x1ba>
 80024ae:	f010 0f40 	tst.w	r0, #64	; 0x40
 80024b2:	f102 0004 	add.w	r0, r2, #4
 80024b6:	6018      	str	r0, [r3, #0]
 80024b8:	6813      	ldr	r3, [r2, #0]
 80024ba:	d0f6      	beq.n	80024aa <_printf_i+0x1a6>
 80024bc:	8019      	strh	r1, [r3, #0]
 80024be:	2300      	movs	r3, #0
 80024c0:	4675      	mov	r5, lr
 80024c2:	6123      	str	r3, [r4, #16]
 80024c4:	e7b1      	b.n	800242a <_printf_i+0x126>
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	1d11      	adds	r1, r2, #4
 80024ca:	6019      	str	r1, [r3, #0]
 80024cc:	6815      	ldr	r5, [r2, #0]
 80024ce:	2100      	movs	r1, #0
 80024d0:	6862      	ldr	r2, [r4, #4]
 80024d2:	4628      	mov	r0, r5
 80024d4:	f000 f843 	bl	800255e <memchr>
 80024d8:	b108      	cbz	r0, 80024de <_printf_i+0x1da>
 80024da:	1b40      	subs	r0, r0, r5
 80024dc:	6060      	str	r0, [r4, #4]
 80024de:	6863      	ldr	r3, [r4, #4]
 80024e0:	6123      	str	r3, [r4, #16]
 80024e2:	2300      	movs	r3, #0
 80024e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80024e8:	e79f      	b.n	800242a <_printf_i+0x126>
 80024ea:	6923      	ldr	r3, [r4, #16]
 80024ec:	462a      	mov	r2, r5
 80024ee:	4639      	mov	r1, r7
 80024f0:	4630      	mov	r0, r6
 80024f2:	47c0      	blx	r8
 80024f4:	3001      	adds	r0, #1
 80024f6:	d0a2      	beq.n	800243e <_printf_i+0x13a>
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	079b      	lsls	r3, r3, #30
 80024fc:	d507      	bpl.n	800250e <_printf_i+0x20a>
 80024fe:	2500      	movs	r5, #0
 8002500:	f104 0919 	add.w	r9, r4, #25
 8002504:	68e3      	ldr	r3, [r4, #12]
 8002506:	9a03      	ldr	r2, [sp, #12]
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	429d      	cmp	r5, r3
 800250c:	db05      	blt.n	800251a <_printf_i+0x216>
 800250e:	68e0      	ldr	r0, [r4, #12]
 8002510:	9b03      	ldr	r3, [sp, #12]
 8002512:	4298      	cmp	r0, r3
 8002514:	bfb8      	it	lt
 8002516:	4618      	movlt	r0, r3
 8002518:	e793      	b.n	8002442 <_printf_i+0x13e>
 800251a:	2301      	movs	r3, #1
 800251c:	464a      	mov	r2, r9
 800251e:	4639      	mov	r1, r7
 8002520:	4630      	mov	r0, r6
 8002522:	47c0      	blx	r8
 8002524:	3001      	adds	r0, #1
 8002526:	d08a      	beq.n	800243e <_printf_i+0x13a>
 8002528:	3501      	adds	r5, #1
 800252a:	e7eb      	b.n	8002504 <_printf_i+0x200>
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1a7      	bne.n	8002480 <_printf_i+0x17c>
 8002530:	780b      	ldrb	r3, [r1, #0]
 8002532:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002536:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800253a:	e765      	b.n	8002408 <_printf_i+0x104>
 800253c:	08007baa 	.word	0x08007baa
 8002540:	08007b99 	.word	0x08007b99

08002544 <__ascii_wctomb>:
 8002544:	b149      	cbz	r1, 800255a <__ascii_wctomb+0x16>
 8002546:	2aff      	cmp	r2, #255	; 0xff
 8002548:	bf8b      	itete	hi
 800254a:	238a      	movhi	r3, #138	; 0x8a
 800254c:	700a      	strbls	r2, [r1, #0]
 800254e:	6003      	strhi	r3, [r0, #0]
 8002550:	2001      	movls	r0, #1
 8002552:	bf88      	it	hi
 8002554:	f04f 30ff 	movhi.w	r0, #4294967295
 8002558:	4770      	bx	lr
 800255a:	4608      	mov	r0, r1
 800255c:	4770      	bx	lr

0800255e <memchr>:
 800255e:	b510      	push	{r4, lr}
 8002560:	b2c9      	uxtb	r1, r1
 8002562:	4402      	add	r2, r0
 8002564:	4290      	cmp	r0, r2
 8002566:	4603      	mov	r3, r0
 8002568:	d101      	bne.n	800256e <memchr+0x10>
 800256a:	2000      	movs	r0, #0
 800256c:	bd10      	pop	{r4, pc}
 800256e:	781c      	ldrb	r4, [r3, #0]
 8002570:	3001      	adds	r0, #1
 8002572:	428c      	cmp	r4, r1
 8002574:	d1f6      	bne.n	8002564 <memchr+0x6>
 8002576:	4618      	mov	r0, r3
 8002578:	bd10      	pop	{r4, pc}

0800257a <memcpy>:
 800257a:	b510      	push	{r4, lr}
 800257c:	1e43      	subs	r3, r0, #1
 800257e:	440a      	add	r2, r1
 8002580:	4291      	cmp	r1, r2
 8002582:	d100      	bne.n	8002586 <memcpy+0xc>
 8002584:	bd10      	pop	{r4, pc}
 8002586:	f811 4b01 	ldrb.w	r4, [r1], #1
 800258a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800258e:	e7f7      	b.n	8002580 <memcpy+0x6>

08002590 <memmove>:
 8002590:	4288      	cmp	r0, r1
 8002592:	b510      	push	{r4, lr}
 8002594:	eb01 0302 	add.w	r3, r1, r2
 8002598:	d803      	bhi.n	80025a2 <memmove+0x12>
 800259a:	1e42      	subs	r2, r0, #1
 800259c:	4299      	cmp	r1, r3
 800259e:	d10c      	bne.n	80025ba <memmove+0x2a>
 80025a0:	bd10      	pop	{r4, pc}
 80025a2:	4298      	cmp	r0, r3
 80025a4:	d2f9      	bcs.n	800259a <memmove+0xa>
 80025a6:	1881      	adds	r1, r0, r2
 80025a8:	1ad2      	subs	r2, r2, r3
 80025aa:	42d3      	cmn	r3, r2
 80025ac:	d100      	bne.n	80025b0 <memmove+0x20>
 80025ae:	bd10      	pop	{r4, pc}
 80025b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80025b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80025b8:	e7f7      	b.n	80025aa <memmove+0x1a>
 80025ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80025be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80025c2:	e7eb      	b.n	800259c <memmove+0xc>

080025c4 <_free_r>:
 80025c4:	b538      	push	{r3, r4, r5, lr}
 80025c6:	4605      	mov	r5, r0
 80025c8:	2900      	cmp	r1, #0
 80025ca:	d043      	beq.n	8002654 <_free_r+0x90>
 80025cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80025d0:	1f0c      	subs	r4, r1, #4
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	bfb8      	it	lt
 80025d6:	18e4      	addlt	r4, r4, r3
 80025d8:	f000 f8d4 	bl	8002784 <__malloc_lock>
 80025dc:	4a1e      	ldr	r2, [pc, #120]	; (8002658 <_free_r+0x94>)
 80025de:	6813      	ldr	r3, [r2, #0]
 80025e0:	4610      	mov	r0, r2
 80025e2:	b933      	cbnz	r3, 80025f2 <_free_r+0x2e>
 80025e4:	6063      	str	r3, [r4, #4]
 80025e6:	6014      	str	r4, [r2, #0]
 80025e8:	4628      	mov	r0, r5
 80025ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025ee:	f000 b8ca 	b.w	8002786 <__malloc_unlock>
 80025f2:	42a3      	cmp	r3, r4
 80025f4:	d90b      	bls.n	800260e <_free_r+0x4a>
 80025f6:	6821      	ldr	r1, [r4, #0]
 80025f8:	1862      	adds	r2, r4, r1
 80025fa:	4293      	cmp	r3, r2
 80025fc:	bf01      	itttt	eq
 80025fe:	681a      	ldreq	r2, [r3, #0]
 8002600:	685b      	ldreq	r3, [r3, #4]
 8002602:	1852      	addeq	r2, r2, r1
 8002604:	6022      	streq	r2, [r4, #0]
 8002606:	6063      	str	r3, [r4, #4]
 8002608:	6004      	str	r4, [r0, #0]
 800260a:	e7ed      	b.n	80025e8 <_free_r+0x24>
 800260c:	4613      	mov	r3, r2
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	b10a      	cbz	r2, 8002616 <_free_r+0x52>
 8002612:	42a2      	cmp	r2, r4
 8002614:	d9fa      	bls.n	800260c <_free_r+0x48>
 8002616:	6819      	ldr	r1, [r3, #0]
 8002618:	1858      	adds	r0, r3, r1
 800261a:	42a0      	cmp	r0, r4
 800261c:	d10b      	bne.n	8002636 <_free_r+0x72>
 800261e:	6820      	ldr	r0, [r4, #0]
 8002620:	4401      	add	r1, r0
 8002622:	1858      	adds	r0, r3, r1
 8002624:	4282      	cmp	r2, r0
 8002626:	6019      	str	r1, [r3, #0]
 8002628:	d1de      	bne.n	80025e8 <_free_r+0x24>
 800262a:	6810      	ldr	r0, [r2, #0]
 800262c:	6852      	ldr	r2, [r2, #4]
 800262e:	4401      	add	r1, r0
 8002630:	6019      	str	r1, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
 8002634:	e7d8      	b.n	80025e8 <_free_r+0x24>
 8002636:	d902      	bls.n	800263e <_free_r+0x7a>
 8002638:	230c      	movs	r3, #12
 800263a:	602b      	str	r3, [r5, #0]
 800263c:	e7d4      	b.n	80025e8 <_free_r+0x24>
 800263e:	6820      	ldr	r0, [r4, #0]
 8002640:	1821      	adds	r1, r4, r0
 8002642:	428a      	cmp	r2, r1
 8002644:	bf01      	itttt	eq
 8002646:	6811      	ldreq	r1, [r2, #0]
 8002648:	6852      	ldreq	r2, [r2, #4]
 800264a:	1809      	addeq	r1, r1, r0
 800264c:	6021      	streq	r1, [r4, #0]
 800264e:	6062      	str	r2, [r4, #4]
 8002650:	605c      	str	r4, [r3, #4]
 8002652:	e7c9      	b.n	80025e8 <_free_r+0x24>
 8002654:	bd38      	pop	{r3, r4, r5, pc}
 8002656:	bf00      	nop
 8002658:	200001fc 	.word	0x200001fc

0800265c <_malloc_r>:
 800265c:	b570      	push	{r4, r5, r6, lr}
 800265e:	1ccd      	adds	r5, r1, #3
 8002660:	f025 0503 	bic.w	r5, r5, #3
 8002664:	3508      	adds	r5, #8
 8002666:	2d0c      	cmp	r5, #12
 8002668:	bf38      	it	cc
 800266a:	250c      	movcc	r5, #12
 800266c:	2d00      	cmp	r5, #0
 800266e:	4606      	mov	r6, r0
 8002670:	db01      	blt.n	8002676 <_malloc_r+0x1a>
 8002672:	42a9      	cmp	r1, r5
 8002674:	d903      	bls.n	800267e <_malloc_r+0x22>
 8002676:	230c      	movs	r3, #12
 8002678:	6033      	str	r3, [r6, #0]
 800267a:	2000      	movs	r0, #0
 800267c:	bd70      	pop	{r4, r5, r6, pc}
 800267e:	f000 f881 	bl	8002784 <__malloc_lock>
 8002682:	4a23      	ldr	r2, [pc, #140]	; (8002710 <_malloc_r+0xb4>)
 8002684:	6814      	ldr	r4, [r2, #0]
 8002686:	4621      	mov	r1, r4
 8002688:	b991      	cbnz	r1, 80026b0 <_malloc_r+0x54>
 800268a:	4c22      	ldr	r4, [pc, #136]	; (8002714 <_malloc_r+0xb8>)
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	b91b      	cbnz	r3, 8002698 <_malloc_r+0x3c>
 8002690:	4630      	mov	r0, r6
 8002692:	f000 f867 	bl	8002764 <_sbrk_r>
 8002696:	6020      	str	r0, [r4, #0]
 8002698:	4629      	mov	r1, r5
 800269a:	4630      	mov	r0, r6
 800269c:	f000 f862 	bl	8002764 <_sbrk_r>
 80026a0:	1c43      	adds	r3, r0, #1
 80026a2:	d126      	bne.n	80026f2 <_malloc_r+0x96>
 80026a4:	230c      	movs	r3, #12
 80026a6:	4630      	mov	r0, r6
 80026a8:	6033      	str	r3, [r6, #0]
 80026aa:	f000 f86c 	bl	8002786 <__malloc_unlock>
 80026ae:	e7e4      	b.n	800267a <_malloc_r+0x1e>
 80026b0:	680b      	ldr	r3, [r1, #0]
 80026b2:	1b5b      	subs	r3, r3, r5
 80026b4:	d41a      	bmi.n	80026ec <_malloc_r+0x90>
 80026b6:	2b0b      	cmp	r3, #11
 80026b8:	d90f      	bls.n	80026da <_malloc_r+0x7e>
 80026ba:	600b      	str	r3, [r1, #0]
 80026bc:	18cc      	adds	r4, r1, r3
 80026be:	50cd      	str	r5, [r1, r3]
 80026c0:	4630      	mov	r0, r6
 80026c2:	f000 f860 	bl	8002786 <__malloc_unlock>
 80026c6:	f104 000b 	add.w	r0, r4, #11
 80026ca:	1d23      	adds	r3, r4, #4
 80026cc:	f020 0007 	bic.w	r0, r0, #7
 80026d0:	1ac3      	subs	r3, r0, r3
 80026d2:	d01b      	beq.n	800270c <_malloc_r+0xb0>
 80026d4:	425a      	negs	r2, r3
 80026d6:	50e2      	str	r2, [r4, r3]
 80026d8:	bd70      	pop	{r4, r5, r6, pc}
 80026da:	428c      	cmp	r4, r1
 80026dc:	bf0b      	itete	eq
 80026de:	6863      	ldreq	r3, [r4, #4]
 80026e0:	684b      	ldrne	r3, [r1, #4]
 80026e2:	6013      	streq	r3, [r2, #0]
 80026e4:	6063      	strne	r3, [r4, #4]
 80026e6:	bf18      	it	ne
 80026e8:	460c      	movne	r4, r1
 80026ea:	e7e9      	b.n	80026c0 <_malloc_r+0x64>
 80026ec:	460c      	mov	r4, r1
 80026ee:	6849      	ldr	r1, [r1, #4]
 80026f0:	e7ca      	b.n	8002688 <_malloc_r+0x2c>
 80026f2:	1cc4      	adds	r4, r0, #3
 80026f4:	f024 0403 	bic.w	r4, r4, #3
 80026f8:	42a0      	cmp	r0, r4
 80026fa:	d005      	beq.n	8002708 <_malloc_r+0xac>
 80026fc:	1a21      	subs	r1, r4, r0
 80026fe:	4630      	mov	r0, r6
 8002700:	f000 f830 	bl	8002764 <_sbrk_r>
 8002704:	3001      	adds	r0, #1
 8002706:	d0cd      	beq.n	80026a4 <_malloc_r+0x48>
 8002708:	6025      	str	r5, [r4, #0]
 800270a:	e7d9      	b.n	80026c0 <_malloc_r+0x64>
 800270c:	bd70      	pop	{r4, r5, r6, pc}
 800270e:	bf00      	nop
 8002710:	200001fc 	.word	0x200001fc
 8002714:	20000200 	.word	0x20000200

08002718 <_realloc_r>:
 8002718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800271a:	4607      	mov	r7, r0
 800271c:	4614      	mov	r4, r2
 800271e:	460e      	mov	r6, r1
 8002720:	b921      	cbnz	r1, 800272c <_realloc_r+0x14>
 8002722:	4611      	mov	r1, r2
 8002724:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002728:	f7ff bf98 	b.w	800265c <_malloc_r>
 800272c:	b922      	cbnz	r2, 8002738 <_realloc_r+0x20>
 800272e:	f7ff ff49 	bl	80025c4 <_free_r>
 8002732:	4625      	mov	r5, r4
 8002734:	4628      	mov	r0, r5
 8002736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002738:	f000 f826 	bl	8002788 <_malloc_usable_size_r>
 800273c:	4284      	cmp	r4, r0
 800273e:	d90f      	bls.n	8002760 <_realloc_r+0x48>
 8002740:	4621      	mov	r1, r4
 8002742:	4638      	mov	r0, r7
 8002744:	f7ff ff8a 	bl	800265c <_malloc_r>
 8002748:	4605      	mov	r5, r0
 800274a:	2800      	cmp	r0, #0
 800274c:	d0f2      	beq.n	8002734 <_realloc_r+0x1c>
 800274e:	4631      	mov	r1, r6
 8002750:	4622      	mov	r2, r4
 8002752:	f7ff ff12 	bl	800257a <memcpy>
 8002756:	4631      	mov	r1, r6
 8002758:	4638      	mov	r0, r7
 800275a:	f7ff ff33 	bl	80025c4 <_free_r>
 800275e:	e7e9      	b.n	8002734 <_realloc_r+0x1c>
 8002760:	4635      	mov	r5, r6
 8002762:	e7e7      	b.n	8002734 <_realloc_r+0x1c>

08002764 <_sbrk_r>:
 8002764:	b538      	push	{r3, r4, r5, lr}
 8002766:	2300      	movs	r3, #0
 8002768:	4c05      	ldr	r4, [pc, #20]	; (8002780 <_sbrk_r+0x1c>)
 800276a:	4605      	mov	r5, r0
 800276c:	4608      	mov	r0, r1
 800276e:	6023      	str	r3, [r4, #0]
 8002770:	f000 f814 	bl	800279c <_sbrk>
 8002774:	1c43      	adds	r3, r0, #1
 8002776:	d102      	bne.n	800277e <_sbrk_r+0x1a>
 8002778:	6823      	ldr	r3, [r4, #0]
 800277a:	b103      	cbz	r3, 800277e <_sbrk_r+0x1a>
 800277c:	602b      	str	r3, [r5, #0]
 800277e:	bd38      	pop	{r3, r4, r5, pc}
 8002780:	20000640 	.word	0x20000640

08002784 <__malloc_lock>:
 8002784:	4770      	bx	lr

08002786 <__malloc_unlock>:
 8002786:	4770      	bx	lr

08002788 <_malloc_usable_size_r>:
 8002788:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800278c:	2800      	cmp	r0, #0
 800278e:	f1a0 0004 	sub.w	r0, r0, #4
 8002792:	bfbc      	itt	lt
 8002794:	580b      	ldrlt	r3, [r1, r0]
 8002796:	18c0      	addlt	r0, r0, r3
 8002798:	4770      	bx	lr
	...

0800279c <_sbrk>:
 800279c:	4b04      	ldr	r3, [pc, #16]	; (80027b0 <_sbrk+0x14>)
 800279e:	4602      	mov	r2, r0
 80027a0:	6819      	ldr	r1, [r3, #0]
 80027a2:	b909      	cbnz	r1, 80027a8 <_sbrk+0xc>
 80027a4:	4903      	ldr	r1, [pc, #12]	; (80027b4 <_sbrk+0x18>)
 80027a6:	6019      	str	r1, [r3, #0]
 80027a8:	6818      	ldr	r0, [r3, #0]
 80027aa:	4402      	add	r2, r0
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	4770      	bx	lr
 80027b0:	20000204 	.word	0x20000204
 80027b4:	20000644 	.word	0x20000644

080027b8 <_init>:
 80027b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ba:	bf00      	nop
 80027bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027be:	bc08      	pop	{r3}
 80027c0:	469e      	mov	lr, r3
 80027c2:	4770      	bx	lr

080027c4 <_fini>:
 80027c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027c6:	bf00      	nop
 80027c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027ca:	bc08      	pop	{r3}
 80027cc:	469e      	mov	lr, r3
 80027ce:	4770      	bx	lr
