<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V CPU: RISC-V-main/Docs/RTL/as_rv32i_writeback.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Université_du_Québec_à_Chicoutimi_(logo).png"/></td>
  <td id="projectalign">
   <div id="projectname">RISC-V CPU<span id="projectnumber">&#160;v1</span>
   </div>
   <div id="projectbrief">The goal of this project is to develop RISC-V processors on FPGAs dedicated to artificial intelligence at the edge.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('as__rv32i__writeback_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">as_rv32i_writeback.c</div></div>
</div><!--header-->
<div class="contents">
<a href="as__rv32i__writeback_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">// Company: UQAC</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Engineer: SHACHA</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// </span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// Create Date: 09/07/2023 01:48:15 PM</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">// Design Name: </span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">// Module Name: as_rv32i_writeback</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// Project Name: </span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Target Devices: </span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Tool Versions: </span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Description: Pipeline Stage 5, logic controller for the next PC and rd value [WRITEBACK STAGE]</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* </span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">   The pipelined processor&#39;s writeback stage is handled by the as_rv32i_writeback module. This stage is in charge of determining the next programme counter (PC) value, writing data back to the destination register, and dealing with trap-related operations (interrupts and exceptions). Furthermore, the module is in charge of pipeline control, such as halting and flushing prior stages. </span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">   The as_rv32i_writeback module&#39;s key features are as follows:</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> - Determining the next programme counter (PC) value and updating the o_next_pc register: If the module detects an interrupt or exception, it sets the PC to the trap address (i_trap_address) and asserts the o_change_pc signal. When the processor exits a trap, the module sets the PC to the return address (i_return_address) and asserts the o_change_pc signal. In normal operation, the preceding stage&#39;s PC value (i_pc) is passed across.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> - Handling destination register writeback: Based on the instruction&#39;s opcode and funct3 fields, the module writes data back to the target register: If the instruction is a load operation, memory data (i_data_load) is written back. The CSR value (i_csr_out) is written back if the instruction is a CSR write operation. In other circumstances, the data is computed and written back at the ALU stage (i_rd). The i_wr_rd input and the current pipeline control state (i_ce and o_stall) are used to determine the o_wr_rd signal. The i_rd_addr input is used to send over the destination register address (o_rd_addr).</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> - Trap-handler control: The module handles interrupts and exceptions by checking the i_go_to_trap and i_return_from_trap input signals. When the processor enters a trap, it sets the o_next_pc register to the trap address (i_trap_address) and flushes the pipeline. When the processor exits a trap, it sets the o_next_pc register to the return address (i_return_address) and flushes the pipeline.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> - Pipeline control: When necessary, the module can stall the pipeline by asserting the o_stall signal. Based on the condition of the pipeline and trap-related activities, it can additionally flush the current and prior stages by asserting the o_flush signal.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// Dependencies: </span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// </span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// Revision:</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Revision 0.01 - File Created</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Additional Comments:</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// </span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"></span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>`timescale 1ns / 1ps</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>`default_nettype none</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>`include <span class="stringliteral">&quot;as_rv32i_header.vh&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#aecbc47b277c7b92c977cd44810fdd887">   32</a></span>module <a class="code hl_function" href="as__rv32i__writeback_8c.html#aecbc47b277c7b92c977cd44810fdd887">as_rv32i_writeback</a> (</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    input wire[2:0] <a class="code hl_variable" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>, <span class="comment">//function type </span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    input wire[31:0] i_data_load, <span class="comment">//data to be loaded to base reg</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    input wire[31:0] i_csr_out, <span class="comment">//CSR value to be loaded to basereg</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    input wire i_opcode_load,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    input wire i_opcode_system, </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    input wire i_wr_rd,         <span class="comment">//write rd to basereg if enabled (from previous stage)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    output reg <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a>,         <span class="comment">//write rd to the base reg if enabled</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    input wire[4:0] i_rd_addr,  <span class="comment">//address for destination register (from previous stage)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    output reg[4:0] <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a>,  <span class="comment">//address for destination register</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    input wire[31:0] i_rd,      <span class="comment">//value to be written back to destination register (from previous stage)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    output reg[31:0] <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a>,      <span class="comment">//value to be written back to destination register</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    input wire[31:0] <a class="code hl_variable" href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a>,      <span class="comment">//pc value (from previous stage)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    output reg[31:0] <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a>, <span class="comment">//new pc value</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    output reg <a class="code hl_variable" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a>,     <span class="comment">//high if PC needs to jump</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    input wire i_go_to_trap,            <span class="comment">//high before going to trap (if exception/interrupt detected)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    input wire i_return_from_trap,      <span class="comment">//high before returning from trap (via mret)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    input wire[31:0] i_return_address,  <span class="comment">//mepc CSR</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    input wire[31:0] i_trap_address,    <span class="comment">//mtvec CSR</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    input wire <a class="code hl_variable" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>,    <span class="comment">//input clk enable for pipeline stalling of this stage</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    output reg <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>, <span class="comment">//informs pipeline to stall</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    output reg <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a>  <span class="comment">//flush previous stages</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="comment">//determine next value of pc and o_rd</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_function" href="as__rv32i__alu_8c.html#a8b898c62e2bd4471eacdecb5b1fe47a4">always</a> @* <a class="code hl_variable" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">   66</a></span>        <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a> = 0; <span class="comment">//stall when this stage needs wait time</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">   67</a></span>        <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a> = 0; <span class="comment">//flush this stage along with previous stages when changing PC</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">   68</a></span>        <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a> = i_wr_rd &amp;&amp; <a class="code hl_variable" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a> &amp;&amp; !<a class="code hl_variable" href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">   69</a></span>        <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a> = i_rd_addr;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">   70</a></span>        <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a> = 0;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">   71</a></span>        <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a> = 0;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">   72</a></span>        <a class="code hl_variable" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a> = 0;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        <span class="keywordflow">if</span>(i_go_to_trap) <a class="code hl_variable" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            <a class="code hl_variable" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a> = 1;            <span class="comment">//change PC only when ce of this stage is high (o_change_pc is valid)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>            <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a> = i_trap_address; <span class="comment">//interrupt or exception detected so go to trap address (mtvec value)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a> = <a class="code hl_variable" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>            <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a> = 0;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>        end</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>        </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(i_return_from_trap) <a class="code hl_variable" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>            <a class="code hl_variable" href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a> = 1;                <span class="comment">//change PC only when ce of this stage is high (o_change_pc is valid)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>             <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a> = i_return_address;  <span class="comment">//return from trap via mret (mepc value)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>             <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a> = <a class="code hl_variable" href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>             <a class="code hl_variable" href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a> = 0;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        end</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>        </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>        <span class="keywordflow">else</span> <a class="code hl_variable" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <span class="comment">//normal operation</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>            <span class="keywordflow">if</span>(i_opcode_load) <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a> = i_data_load; <span class="comment">//load data from memory to basereg</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>            <span class="keywordflow">else</span> <span class="keywordflow">if</span>(i_opcode_system &amp;&amp; <a class="code hl_variable" href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a>!=0) <a class="code hl_variable" href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a> <span class="comment">//CSR write</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a> = i_csr_out; </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>            end</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            <span class="keywordflow">else</span> <a class="code hl_variable" href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a> = i_rd; <span class="comment">//rd value is already computed at ALU stage</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        end</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>        </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    end</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>endmodule</div>
<div class="ttc" id="aas__rv32i__alu_8c_html_a8b898c62e2bd4471eacdecb5b1fe47a4"><div class="ttname"><a href="as__rv32i__alu_8c.html#a8b898c62e2bd4471eacdecb5b1fe47a4">always</a></div><div class="ttdeci">always(posedge i_clk, negedge i_rst_n) begin if(!i_rst_n) begin o_exception&lt;=0</div><div class="ttdoc">Register the output of i_alu ///.</div></div>
<div class="ttc" id="aas__rv32i__core_8c_html_aa5a8548a4d67626e84523b1cea7169e2"><div class="ttname"><a href="as__rv32i__core_8c.html#aa5a8548a4d67626e84523b1cea7169e2">begin</a></div><div class="ttdeci">end else begin</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__core_8c_source.html#l00396">as_rv32i_core.c:397</a></div></div>
<div class="ttc" id="aas__rv32i__csr_8c_html_a099f0d7e789c16b0b58efd1f006982ef"><div class="ttname"><a href="as__rv32i__csr_8c.html#a099f0d7e789c16b0b58efd1f006982ef">i_ce</a></div><div class="ttdeci">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] input wire output reg[31:0] output reg[31:0] output reg output reg input wire input wire i_ce</div><div class="ttdoc">Pipeline Control ///.</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__csr_8c_source.html#l00066">as_rv32i_csr.c:66</a></div></div>
<div class="ttc" id="aas__rv32i__csr_8c_html_a555a308f8c05788044cf70ec35840817"><div class="ttname"><a href="as__rv32i__csr_8c.html#a555a308f8c05788044cf70ec35840817">i_pc</a></div><div class="ttdeci">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] input wire[11:0] input wire[31:0] input wire[31:0] output reg[31:0] input wire[31:0] i_pc</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__csr_8c_source.html#l00057">as_rv32i_csr.c:57</a></div></div>
<div class="ttc" id="aas__rv32i__csr_8c_html_af7306f4eb0695d1f982a02472a30eb88"><div class="ttname"><a href="as__rv32i__csr_8c.html#af7306f4eb0695d1f982a02472a30eb88">i_funct3</a></div><div class="ttdeci">timescale default_nettype none include as_rv32i_header vh module as_rv32i_csr input wire input wire input wire input wire input wire input wire input wire input wire input wire[`OPCODE_WIDTH-1:0] input wire[31:0] input wire[2:0] i_funct3</div><div class="ttdoc">CSR instruction ///.</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__csr_8c_source.html#l00050">as_rv32i_csr.c:50</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_a02fdc11cdf23d5b1404763d007f0a1dc"><div class="ttname"><a href="as__rv32i__writeback_8c.html#a02fdc11cdf23d5b1404763d007f0a1dc">o_wr_rd</a></div><div class="ttdeci">o_wr_rd</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__writeback_8c_source.html#l00068">as_rv32i_writeback.c:68</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_a24010168fbf4d736bc91875de484f353"><div class="ttname"><a href="as__rv32i__writeback_8c.html#a24010168fbf4d736bc91875de484f353">o_stall</a></div><div class="ttdeci">always *begin o_stall</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__writeback_8c_source.html#l00066">as_rv32i_writeback.c:66</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_a5f9c59d0b911dadbb5fe636f50078969"><div class="ttname"><a href="as__rv32i__writeback_8c.html#a5f9c59d0b911dadbb5fe636f50078969">o_rd_addr</a></div><div class="ttdeci">o_rd_addr</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__writeback_8c_source.html#l00069">as_rv32i_writeback.c:69</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_a8dfc9afcb215c78e5b0c28c6efcd898d"><div class="ttname"><a href="as__rv32i__writeback_8c.html#a8dfc9afcb215c78e5b0c28c6efcd898d">o_flush</a></div><div class="ttdeci">o_flush</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__writeback_8c_source.html#l00067">as_rv32i_writeback.c:67</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_aa33002b0cfca9f6c4f475b94ab68ca57"><div class="ttname"><a href="as__rv32i__writeback_8c.html#aa33002b0cfca9f6c4f475b94ab68ca57">o_next_pc</a></div><div class="ttdeci">o_next_pc</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__writeback_8c_source.html#l00071">as_rv32i_writeback.c:71</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_ae6955d91f3bebea952891fc1107ed167"><div class="ttname"><a href="as__rv32i__writeback_8c.html#ae6955d91f3bebea952891fc1107ed167">o_change_pc</a></div><div class="ttdeci">o_change_pc</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__writeback_8c_source.html#l00072">as_rv32i_writeback.c:72</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_aeb9a6f27cfa6e8eb9b1a99df5e042536"><div class="ttname"><a href="as__rv32i__writeback_8c.html#aeb9a6f27cfa6e8eb9b1a99df5e042536">o_rd</a></div><div class="ttdeci">o_rd</div><div class="ttdef"><b>Definition</b> <a href="as__rv32i__writeback_8c_source.html#l00070">as_rv32i_writeback.c:70</a></div></div>
<div class="ttc" id="aas__rv32i__writeback_8c_html_aecbc47b277c7b92c977cd44810fdd887"><div class="ttname"><a href="as__rv32i__writeback_8c.html#aecbc47b277c7b92c977cd44810fdd887">as_rv32i_writeback</a></div><div class="ttdeci">timescale default_nettype none include as_rv32i_header vh module as_rv32i_writeback(input wire[2:0] i_funct3, input wire[31:0] i_data_load, input wire[31:0] i_csr_out, input wire i_opcode_load, input wire i_opcode_system, input wire i_wr_rd, output reg o_wr_rd, input wire[4:0] i_rd_addr, output reg[4:0] o_rd_addr, input wire[31:0] i_rd, output reg[31:0] o_rd, input wire[31:0] i_pc, output reg[31:0] o_next_pc, output reg o_change_pc, input wire i_go_to_trap, input wire i_return_from_trap, input wire[31:0] i_return_address, input wire[31:0] i_trap_address, input wire i_ce, output reg o_stall, output reg o_flush)</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_35191fc563656ec8e3f935b60461952d.html">RISC-V-main</a></li><li class="navelem"><a class="el" href="dir_275d7bbcd657260ed72fb35e0e3948dd.html">Docs</a></li><li class="navelem"><a class="el" href="dir_569154f18a69f4f69df5baf3de4c8d50.html">RTL</a></li><li class="navelem"><a class="el" href="as__rv32i__writeback_8c.html">as_rv32i_writeback.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
