Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: BR_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BR_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BR_Top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : BR_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v" into library work
Parsing module <x7segbc>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ps2_receiver.v" into library work
Parsing module <ps2_receiver>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\startBtn.v" into library work
Parsing module <startBtn>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\road.v" into library work
Parsing module <road>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\background.v" into library work
Parsing module <background>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" into library work
Parsing module <Renderer>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v" into library work
Parsing module <Model>.
Analyzing Verilog file "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\BR_Top.v" into library work
Parsing module <BR_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <BR_Top>.

Elaborating module <Renderer>.

Elaborating module <clkdiv>.

Elaborating module <vga_sync>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 37: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 38: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 52: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v" Line 81: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <background>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\background.v" Line 39: Empty module <background> remains a black box.

Elaborating module <startBtn>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\startBtn.v" Line 39: Empty module <startBtn> remains a black box.

Elaborating module <road>.
WARNING:HDLCompiler:1499 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ipcore_dir\road.v" Line 39: Empty module <road> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 67: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 70: Result of 21-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 73: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 74: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 77: Result of 20-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v" Line 84: Result of 21-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v" Line 51: Port clk100 is not connected to this instance

Elaborating module <Model>.

Elaborating module <ps2_receiver>.

Elaborating module <x7segbc>.
WARNING:HDLCompiler:413 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v" Line 118: Result of 21-bit expression is truncated to fit in 20-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BR_Top>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\BR_Top.v".
    Summary:
	no macro.
Unit <BR_Top> synthesized.

Synthesizing Unit <Renderer>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Renderer.v".
WARNING:Xst:647 - Input <direction> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <scroll>.
    Found 11-bit subtractor for signal <n0075> created at line 73.
    Found 11-bit subtractor for signal <n0076> created at line 74.
    Found 32-bit subtractor for signal <scroll[31]_GND_2_o_sub_27_OUT> created at line 90.
    Found 20-bit adder for signal <n0085> created at line 70.
    Found 19-bit adder for signal <n0086> created at line 77.
    Found 32-bit adder for signal <GND_2_o_scroll[31]_add_21_OUT> created at line 83.
    Found 20-bit adder for signal <n0087> created at line 84.
    Found 10-bit subtractor for signal <back_y> created at line 38.
    Found 11x9-bit multiplier for signal <n0133> created at line 70.
    Found 11x8-bit multiplier for signal <n0136> created at line 77.
    Found 11x9-bit multiplier for signal <n0142> created at line 84.
    Found 4-bit 3-to-1 multiplexer for signal <_n0162> created at line 103.
    Found 4-bit 3-to-1 multiplexer for signal <_n0176> created at line 103.
    Found 4-bit 3-to-1 multiplexer for signal <_n0190> created at line 103.
WARNING:Xst:737 - Found 1-bit latch for signal <red<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0006> created at line 71
    Found 10-bit comparator greater for signal <pixel_y[9]_GND_2_o_LessThan_8_o> created at line 71
    Found 10-bit comparator greater for signal <GND_2_o_pixel_x[9]_LessThan_15_o> created at line 78
    Found 10-bit comparator lessequal for signal <n0017> created at line 78
    Found 10-bit comparator lessequal for signal <n0020> created at line 78
    Summary:
	inferred   3 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  12 Latch(s).
	inferred   5 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <Renderer> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\clkdiv.v".
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_3_o_add_1_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\vga_sync.v".
        hpixels = 800
        vlines = 525
        hbp = 144
        hfp = 784
        vbp = 35
        vfp = 515
    Found 10-bit register for signal <vc>.
    Found 10-bit register for signal <hc>.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_1_OUT> created at line 37.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT> created at line 38.
    Found 10-bit adder for signal <hc[9]_GND_4_o_add_6_OUT> created at line 52.
    Found 10-bit adder for signal <vc[9]_GND_4_o_add_13_OUT> created at line 81.
    Found 10-bit subtractor for signal <pixel_x> created at line 25.
    Found 10-bit subtractor for signal <pixel_y> created at line 25.
    Found 10-bit comparator lessequal for signal <n0007> created at line 59
    Found 10-bit comparator lessequal for signal <n0015> created at line 89
    Found 10-bit comparator greater for signal <hc[9]_PWR_4_o_LessThan_19_o> created at line 95
    Found 10-bit comparator greater for signal <GND_4_o_hc[9]_LessThan_20_o> created at line 95
    Found 10-bit comparator greater for signal <vc[9]_PWR_4_o_LessThan_21_o> created at line 95
    Found 10-bit comparator greater for signal <GND_4_o_vc[9]_LessThan_22_o> created at line 95
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <mod_32u_9u>.
    Related source file is "".
    Found 41-bit adder for signal <GND_10_o_b[8]_add_1_OUT> created at line 0.
    Found 40-bit adder for signal <GND_10_o_b[8]_add_3_OUT> created at line 0.
    Found 39-bit adder for signal <GND_10_o_b[8]_add_5_OUT> created at line 0.
    Found 38-bit adder for signal <GND_10_o_b[8]_add_7_OUT> created at line 0.
    Found 37-bit adder for signal <GND_10_o_b[8]_add_9_OUT> created at line 0.
    Found 36-bit adder for signal <GND_10_o_b[8]_add_11_OUT> created at line 0.
    Found 35-bit adder for signal <GND_10_o_b[8]_add_13_OUT> created at line 0.
    Found 34-bit adder for signal <GND_10_o_b[8]_add_15_OUT> created at line 0.
    Found 33-bit adder for signal <GND_10_o_b[8]_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[8]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_10_o_add_65_OUT> created at line 0.
    Found 41-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_9u> synthesized.

Synthesizing Unit <Model>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v".
INFO:Xst:3210 - "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\Model.v" line 51: Output port <clk100> of the instance <div_key> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <direction>.
    Found 1-bit register for signal <flag>.
    Found 4-bit register for signal <status>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Model> synthesized.

Synthesizing Unit <ps2_receiver>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\ps2_receiver.v".
    Found 1-bit register for signal <PS2Df>.
    Found 1-bit register for signal <PS2Cf>.
    Found 8-bit register for signal <ps2d_filter>.
    Found 8-bit register for signal <ps2c_filter>.
    Found 11-bit register for signal <shift1>.
    Found 10-bit register for signal <shift2<10:1>>.
    Summary:
	inferred  39 D-type flip-flop(s).
Unit <ps2_receiver> synthesized.

Synthesizing Unit <x7segbc>.
    Related source file is "C:\Users\fairy\Documents\Computer Science\Digital Logic Design\Project\BlockyRoads\src\BlockyRoads\x7segbc.v".
    Found 20-bit register for signal <clkdiv>.
    Found 20-bit adder for signal <clkdiv[19]_GND_26_o_add_16_OUT> created at line 118.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 1-bit 8-to-1 multiplexer for signal <GND_26_o_GND_26_o_equal_5_o> created at line 108.
    Found 1-bit 8-to-1 multiplexer for signal <digit<3>> created at line 84.
    Found 1-bit 8-to-1 multiplexer for signal <digit<2>> created at line 84.
    Found 1-bit 8-to-1 multiplexer for signal <digit<1>> created at line 84.
    Found 1-bit 8-to-1 multiplexer for signal <digit<0>> created at line 84.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <x7segbc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 3
 11x8-bit multiplier                                   : 1
 11x9-bit multiplier                                   : 2
# Adders/Subtractors                                   : 50
 10-bit adder                                          : 2
 10-bit subtractor                                     : 3
 11-bit subtractor                                     : 4
 19-bit adder                                          : 1
 20-bit adder                                          : 3
 32-bit adder                                          : 27
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 40-bit adder                                          : 1
 41-bit adder                                          : 1
# Registers                                            : 15
 1-bit register                                        : 3
 10-bit register                                       : 3
 11-bit register                                       : 1
 20-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 2
 8-bit register                                        : 2
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 44
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 5
 32-bit comparator lessequal                           : 24
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
# Multiplexers                                         : 1051
 1-bit 2-to-1 multiplexer                              : 1024
 1-bit 8-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 15
 4-bit 3-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/background.ngc>.
Reading core <ipcore_dir/startBtn.ngc>.
Reading core <ipcore_dir/road.ngc>.
Loading core <background> for timing and area information for instance <P1>.
Loading core <startBtn> for timing and area information for instance <P2>.
Loading core <road> for timing and area information for instance <P3>.
WARNING:Xst:1710 - FF/Latch <status_0> (without init value) has a constant value of 0 in block <model_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_1> (without init value) has a constant value of 0 in block <model_unit>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Renderer>.
The following registers are absorbed into counter <scroll>: 1 register on signal <scroll>.
	Multiplier <Mmult_n0142> in block <Renderer> and adder/subtractor <Madd_n0087_Madd> in block <Renderer> are combined into a MAC<Maddsub_n0142>.
	Multiplier <Mmult_n0133> in block <Renderer> and adder/subtractor <Madd_n0085_Madd> in block <Renderer> are combined into a MAC<Maddsub_n0133>.
	Multiplier <Mmult_n0136> in block <Renderer> and adder/subtractor <Madd_n0086_Madd> in block <Renderer> are combined into a MAC<Maddsub_n0136>.
Unit <Renderer> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
Unit <vga_sync> synthesized (advanced).

Synthesizing (advanced) Unit <x7segbc>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <x7segbc> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 3
 10x8-to-13-bit MAC                                    : 1
 10x9-to-16-bit MAC                                    : 1
 10x9-to-17-bit MAC                                    : 1
# Adders/Subtractors                                   : 39
 10-bit subtractor                                     : 3
 10-bit subtractor borrow in                           : 2
 32-bit adder                                          : 33
 9-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
 32-bit down counter                                   : 1
 32-bit up counter                                     : 2
# Registers                                            : 48
 Flip-Flops                                            : 48
# Comparators                                          : 44
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 5
 32-bit comparator lessequal                           : 24
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
# Multiplexers                                         : 1049
 1-bit 2-to-1 multiplexer                              : 1024
 1-bit 8-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 15
 4-bit 3-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <status_0> (without init value) has a constant value of 0 in block <Model>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_1> (without init value) has a constant value of 0 in block <Model>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <div_unit/cnt_20> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_21> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_22> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_23> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_24> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_25> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_26> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_27> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_28> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_29> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_30> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_unit/cnt_31> of sequential type is unconnected in block <Renderer>.
WARNING:Xst:2677 - Node <div_key/cnt_2> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_3> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_4> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_5> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_6> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_7> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_8> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_9> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_10> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_11> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_12> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_13> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_14> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_15> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_16> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_17> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_18> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_19> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_20> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_21> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_22> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_23> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_24> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_25> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_26> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_27> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_28> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_29> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_30> of sequential type is unconnected in block <Model>.
WARNING:Xst:2677 - Node <div_key/cnt_31> of sequential type is unconnected in block <Model>.

Optimizing unit <BR_Top> ...

Optimizing unit <Renderer> ...

Optimizing unit <Model> ...

Optimizing unit <x7segbc> ...

Optimizing unit <ps2_receiver> ...
WARNING:Xst:2677 - Node <model_unit/direction_3> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <model_unit/direction_2> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <model_unit/direction_1> of sequential type is unconnected in block <BR_Top>.
WARNING:Xst:2677 - Node <model_unit/direction_0> of sequential type is unconnected in block <BR_Top>.
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_10> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_10> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_11> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_11> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_12> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_12> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_13> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_13> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_14> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_14> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_15> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_15> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_16> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_16> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_17> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_17> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_18> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_18> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_19> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_19> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_0> in Unit <BR_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <model_unit/div_key/cnt_0> <model_unit/seg_disp/clkdiv_0> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_1> in Unit <BR_Top> is equivalent to the following 2 FFs/Latches, which will be removed : <model_unit/div_key/cnt_1> <model_unit/seg_disp/clkdiv_1> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_2> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_2> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_3> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_3> 
INFO:Xst:2261 - The FF/Latch <model_unit/status_2> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/flag> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_4> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_4> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_5> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_5> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_6> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_6> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_7> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_7> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_8> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_8> 
INFO:Xst:2261 - The FF/Latch <render_unit/div_unit/cnt_9> in Unit <BR_Top> is equivalent to the following FF/Latch, which will be removed : <model_unit/seg_disp/clkdiv_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BR_Top, actual ratio is 2.

Final Macro Processing ...

Processing Unit <BR_Top> :
	Found 4-bit shift register for signal <model_unit/keyboard/shift2_8>.
Unit <BR_Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BR_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2650
#      GND                         : 4
#      INV                         : 55
#      LUT1                        : 66
#      LUT2                        : 29
#      LUT3                        : 278
#      LUT4                        : 86
#      LUT5                        : 556
#      LUT6                        : 436
#      MUXCY                       : 578
#      MUXF7                       : 3
#      VCC                         : 4
#      XORCY                       : 555
# FlipFlops/Latches                : 137
#      FD                          : 32
#      FDC                         : 46
#      FDC_1                       : 17
#      FDCE                        : 14
#      FDE                         : 12
#      FDPE                        : 2
#      FDRE                        : 2
#      LDC                         : 12
# RAMS                             : 60
#      RAMB18E1                    : 4
#      RAMB36E1                    : 56
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 3
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             125  out of  126800     0%  
 Number of Slice LUTs:                 1507  out of  63400     2%  
    Number used as Logic:              1506  out of  63400     2%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1540
   Number with an unused Flip Flop:    1415  out of   1540    91%  
   Number with an unused LUT:            33  out of   1540     2%  
   Number of fully used LUT-FF pairs:    92  out of   1540     5%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of Block RAM/FIFO:               58  out of    135    42%  
    Number using Block RAM only:         58
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+----------------------------+-------+
Clock Signal                          | Clock buffer(FF name)      | Load  |
--------------------------------------+----------------------------+-------+
render_unit/div_unit/cnt_1            | BUFG                       | 40    |
render_unit/div_unit/cnt_19           | BUFG                       | 32    |
clk                                   | BUFGP                      | 91    |
render_unit/_n0150(render_unit/out1:O)| NONE(*)(render_unit/blue_0)| 12    |
model_unit/keyboard/PS2Cf             | BUFG                       | 23    |
--------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                          | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
render_unit/P3/N1(render_unit/P3/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 60    |
render_unit/P1/N1(render_unit/P1/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 34    |
render_unit/P2/N1(render_unit/P2/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(render_unit/P2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 6     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(render_unit/P1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(render_unit/P3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.424ns (Maximum Frequency: 292.056MHz)
   Minimum input arrival time before clock: 1.253ns
   Maximum output required time after clock: 3.778ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'render_unit/div_unit/cnt_1'
  Clock period: 3.424ns (frequency: 292.056MHz)
  Total number of paths / destination ports: 1153 / 54
-------------------------------------------------------------------------
Delay:               3.424ns (Levels of Logic = 12)
  Source:            render_unit/sync_unit/hc_5 (FF)
  Destination:       render_unit/sync_unit/hc_9 (FF)
  Source Clock:      render_unit/div_unit/cnt_1 rising
  Destination Clock: render_unit/div_unit/cnt_1 rising

  Data Path: render_unit/sync_unit/hc_5 to render_unit/sync_unit/hc_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.478   0.959  render_unit/sync_unit/hc_5 (render_unit/sync_unit/hc_5)
     LUT5:I0->O           12   0.124   0.493  render_unit/sync_unit/GND_4_o_GND_4_o_equal_12_o<9>_SW0 (N6)
     LUT6:I5->O            1   0.124   0.000  render_unit/sync_unit/Mcount_hc_lut<0> (render_unit/sync_unit/Mcount_hc_lut<0>)
     MUXCY:S->O            1   0.472   0.000  render_unit/sync_unit/Mcount_hc_cy<0> (render_unit/sync_unit/Mcount_hc_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<1> (render_unit/sync_unit/Mcount_hc_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<2> (render_unit/sync_unit/Mcount_hc_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<3> (render_unit/sync_unit/Mcount_hc_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<4> (render_unit/sync_unit/Mcount_hc_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<5> (render_unit/sync_unit/Mcount_hc_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<6> (render_unit/sync_unit/Mcount_hc_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<7> (render_unit/sync_unit/Mcount_hc_cy<7>)
     MUXCY:CI->O           0   0.029   0.000  render_unit/sync_unit/Mcount_hc_cy<8> (render_unit/sync_unit/Mcount_hc_cy<8>)
     XORCY:CI->O           1   0.510   0.000  render_unit/sync_unit/Mcount_hc_xor<9> (render_unit/sync_unit/Mcount_hc9)
     FDC:D                     0.030          render_unit/sync_unit/hc_9
    ----------------------------------------
    Total                      3.424ns (1.972ns logic, 1.452ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'render_unit/div_unit/cnt_19'
  Clock period: 2.918ns (frequency: 342.642MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.918ns (Levels of Logic = 33)
  Source:            render_unit/scroll_0 (FF)
  Destination:       render_unit/scroll_31 (FF)
  Source Clock:      render_unit/div_unit/cnt_19 rising
  Destination Clock: render_unit/div_unit/cnt_19 rising

  Data Path: render_unit/scroll_0 to render_unit/scroll_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.427  render_unit/scroll_0 (render_unit/scroll_0)
     LUT1:I0->O            1   0.124   0.000  render_unit/Mcount_scroll_cy<0>_rt (render_unit/Mcount_scroll_cy<0>_rt)
     MUXCY:S->O            1   0.472   0.000  render_unit/Mcount_scroll_cy<0> (render_unit/Mcount_scroll_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<1> (render_unit/Mcount_scroll_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<2> (render_unit/Mcount_scroll_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<3> (render_unit/Mcount_scroll_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<4> (render_unit/Mcount_scroll_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<5> (render_unit/Mcount_scroll_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<6> (render_unit/Mcount_scroll_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<7> (render_unit/Mcount_scroll_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<8> (render_unit/Mcount_scroll_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<9> (render_unit/Mcount_scroll_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<10> (render_unit/Mcount_scroll_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<11> (render_unit/Mcount_scroll_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<12> (render_unit/Mcount_scroll_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<13> (render_unit/Mcount_scroll_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<14> (render_unit/Mcount_scroll_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<15> (render_unit/Mcount_scroll_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<16> (render_unit/Mcount_scroll_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<17> (render_unit/Mcount_scroll_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<18> (render_unit/Mcount_scroll_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<19> (render_unit/Mcount_scroll_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<20> (render_unit/Mcount_scroll_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<21> (render_unit/Mcount_scroll_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<22> (render_unit/Mcount_scroll_cy<22>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<23> (render_unit/Mcount_scroll_cy<23>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<24> (render_unit/Mcount_scroll_cy<24>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<25> (render_unit/Mcount_scroll_cy<25>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<26> (render_unit/Mcount_scroll_cy<26>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<27> (render_unit/Mcount_scroll_cy<27>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<28> (render_unit/Mcount_scroll_cy<28>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/Mcount_scroll_cy<29> (render_unit/Mcount_scroll_cy<29>)
     MUXCY:CI->O           0   0.029   0.000  render_unit/Mcount_scroll_cy<30> (render_unit/Mcount_scroll_cy<30>)
     XORCY:CI->O           1   0.510   0.000  render_unit/Mcount_scroll_xor<31> (render_unit/Result<31>1)
     FD:D                      0.030          render_unit/scroll_31
    ----------------------------------------
    Total                      2.918ns (2.491ns logic, 0.427ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.562ns (frequency: 390.396MHz)
  Total number of paths / destination ports: 210 / 20
-------------------------------------------------------------------------
Delay:               2.562ns (Levels of Logic = 21)
  Source:            render_unit/div_unit/cnt_0 (FF)
  Destination:       render_unit/div_unit/cnt_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: render_unit/div_unit/cnt_0 to render_unit/div_unit/cnt_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.478   0.399  render_unit/div_unit/cnt_0 (render_unit/div_unit/cnt_0)
     INV:I->O              1   0.146   0.000  render_unit/div_unit/Mcount_cnt_lut<0>_INV_0 (render_unit/div_unit/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.472   0.000  render_unit/div_unit/Mcount_cnt_cy<0> (render_unit/div_unit/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<1> (render_unit/div_unit/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<2> (render_unit/div_unit/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<3> (render_unit/div_unit/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<4> (render_unit/div_unit/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<5> (render_unit/div_unit/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<6> (render_unit/div_unit/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<7> (render_unit/div_unit/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<8> (render_unit/div_unit/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<9> (render_unit/div_unit/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<10> (render_unit/div_unit/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<11> (render_unit/div_unit/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<12> (render_unit/div_unit/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<13> (render_unit/div_unit/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<14> (render_unit/div_unit/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<15> (render_unit/div_unit/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<16> (render_unit/div_unit/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<17> (render_unit/div_unit/Mcount_cnt_cy<17>)
     MUXCY:CI->O           0   0.029   0.000  render_unit/div_unit/Mcount_cnt_cy<18> (render_unit/div_unit/Mcount_cnt_cy<18>)
     XORCY:CI->O           1   0.510   0.000  render_unit/div_unit/Mcount_cnt_xor<19> (render_unit/Result<19>)
     FDC:D                     0.030          render_unit/div_unit/cnt_19
    ----------------------------------------
    Total                      2.562ns (2.163ns logic, 0.399ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'model_unit/keyboard/PS2Cf'
  Clock period: 1.798ns (frequency: 556.174MHz)
  Total number of paths / destination ports: 22 / 21
-------------------------------------------------------------------------
Delay:               1.798ns (Levels of Logic = 0)
  Source:            model_unit/keyboard/Mshreg_shift2_8 (FF)
  Destination:       model_unit/keyboard/shift2_81 (FF)
  Source Clock:      model_unit/keyboard/PS2Cf falling
  Destination Clock: model_unit/keyboard/PS2Cf falling

  Data Path: model_unit/keyboard/Mshreg_shift2_8 to model_unit/keyboard/shift2_81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.768   0.000  model_unit/keyboard/Mshreg_shift2_8 (model_unit/keyboard/Mshreg_shift2_8)
     FDE:D                     0.030          model_unit/keyboard/shift2_81
    ----------------------------------------
    Total                      1.798ns (1.798ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'render_unit/div_unit/cnt_1'
  Total number of paths / destination ports: 42 / 42
-------------------------------------------------------------------------
Offset:              1.253ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       model_unit/status_3 (FF)
  Destination Clock: render_unit/div_unit/cnt_1 rising

  Data Path: clr to model_unit/status_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.584  clr_IBUF (clr_IBUF)
     LUT3:I2->O            2   0.124   0.405  model_unit/_n0118_inv11 (model_unit/_n0118_inv1)
     FDRE:CE                   0.139          model_unit/status_2
    ----------------------------------------
    Total                      1.253ns (0.264ns logic, 0.989ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.057ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       render_unit/div_unit/cnt_19 (FF)
  Destination Clock: clk rising

  Data Path: clr to render_unit/div_unit/cnt_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.562  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.494          render_unit/div_unit/cnt_0
    ----------------------------------------
    Total                      1.057ns (0.495ns logic, 0.562ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'model_unit/keyboard/PS2Cf'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              1.057ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       model_unit/keyboard/shift2_7 (FF)
  Destination Clock: model_unit/keyboard/PS2Cf falling

  Data Path: clr to model_unit/keyboard/shift2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            80   0.001   0.562  clr_IBUF (clr_IBUF)
     FDC_1:CLR                 0.494          model_unit/keyboard/shift1_1
    ----------------------------------------
    Total                      1.057ns (0.495ns logic, 0.562ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'render_unit/_n0150'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.024ns (Levels of Logic = 1)
  Source:            render_unit/red_3 (LATCH)
  Destination:       red<3> (PAD)
  Source Clock:      render_unit/_n0150 falling

  Data Path: render_unit/red_3 to red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.625   0.399  render_unit/red_3 (render_unit/red_3)
     OBUF:I->O                 0.000          red_3_OBUF (red<3>)
    ----------------------------------------
    Total                      1.024ns (0.625ns logic, 0.399ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'model_unit/keyboard/PS2Cf'
  Total number of paths / destination ports: 136 / 10
-------------------------------------------------------------------------
Offset:              3.778ns (Levels of Logic = 4)
  Source:            model_unit/keyboard/shift2_5 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      model_unit/keyboard/PS2Cf falling

  Data Path: model_unit/keyboard/shift2_5 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            4   0.484   0.796  model_unit/keyboard/shift2_5 (model_unit/keyboard/shift2_5)
     LUT4:I0->O            2   0.124   0.782  model_unit/seg_disp/aen<3><4>1 (model_unit/seg_disp/aen<3>)
     LUT5:I1->O            2   0.124   0.945  model_unit/seg_disp/aen<2><3>1 (model_unit/seg_disp/aen<2>)
     LUT6:I0->O            1   0.124   0.399  model_unit/seg_disp/Mmux_an2 (an_1_OBUF)
     OBUF:I->O                 0.000          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      3.778ns (0.856ns logic, 2.922ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 124 / 11
-------------------------------------------------------------------------
Offset:              3.094ns (Levels of Logic = 4)
  Source:            render_unit/div_unit/cnt_17 (FF)
  Destination:       segment<5> (PAD)
  Source Clock:      clk rising

  Data Path: render_unit/div_unit/cnt_17 to segment<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.478   0.608  render_unit/div_unit/cnt_17 (render_unit/div_unit/cnt_17)
     LUT3:I1->O            1   0.124   0.421  model_unit/seg_disp/Mmux_digit<2>1_SW0 (N16)
     LUT6:I5->O            7   0.124   0.816  model_unit/seg_disp/Mmux_digit<2>1 (model_unit/seg_disp/digit<2>)
     LUT4:I0->O            1   0.124   0.399  model_unit/seg_disp/Mram_a_to_g111 (segment_1_OBUF)
     OBUF:I->O                 0.000          segment_1_OBUF (segment<1>)
    ----------------------------------------
    Total                      3.094ns (0.850ns logic, 2.244ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'render_unit/div_unit/cnt_1'
  Total number of paths / destination ports: 14 / 2
-------------------------------------------------------------------------
Offset:              2.394ns (Levels of Logic = 3)
  Source:            render_unit/sync_unit/vc_6 (FF)
  Destination:       vsync (PAD)
  Source Clock:      render_unit/div_unit/cnt_1 rising

  Data Path: render_unit/sync_unit/vc_6 to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.478   0.848  render_unit/sync_unit/vc_6 (render_unit/sync_unit/vc_6)
     LUT4:I0->O            1   0.124   0.421  render_unit/vsync1_SW0 (N4)
     LUT6:I5->O            1   0.124   0.399  render_unit/vsync1 (vsync_OBUF)
     OBUF:I->O                 0.000          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      2.394ns (0.726ns logic, 1.668ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    2.562|         |         |         |
render_unit/div_unit/cnt_1 |   92.197|         |         |         |
render_unit/div_unit/cnt_19|   90.093|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock model_unit/keyboard/PS2Cf
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
model_unit/keyboard/PS2Cf |         |         |    1.798|         |
render_unit/div_unit/cnt_1|         |         |    0.907|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock render_unit/_n0150
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clk                       |         |         |    6.773|         |
render_unit/div_unit/cnt_1|         |         |    6.944|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock render_unit/div_unit/cnt_1
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
model_unit/keyboard/PS2Cf |         |    5.520|         |         |
render_unit/div_unit/cnt_1|    3.424|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock render_unit/div_unit/cnt_19
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
render_unit/div_unit/cnt_19|    2.918|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 38.53 secs
 
--> 

Total memory usage is 477596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   78 (   0 filtered)
Number of infos    :   24 (   0 filtered)

