// Generated by CIRCT firtool-1.135.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module FallThroughPredictor(
  input         clock,
  input         io_stageCtrl_s0_fire,
  input         io_stageCtrl_s1_fire,
  input  [48:0] io_startPc_addr,
  output [4:0]  io_prediction_cfiPosition,
  output [48:0] io_prediction_target_addr
);

  reg  [48:0] s1_startPc_addr;
  wire [49:0] _s1_nextBlockAlignedPc_T_1 = 50'({s1_startPc_addr, 1'h0} + 50'h40);
  wire [48:0] s1_nextBlockAlignedPc_addr = {_s1_nextBlockAlignedPc_T_1[49:5], 4'h0};
  wire [48:0] s1_nextPageAlignedPc_addr = {_s1_nextBlockAlignedPc_T_1[49:12], 11'h0};
  wire        _GEN = s1_startPc_addr[11] == _s1_nextBlockAlignedPc_T_1[12];
  wire        _GEN_0 =
    io_stageCtrl_s1_fire & s1_startPc_addr[11] != _s1_nextBlockAlignedPc_T_1[12];
  wire        _GEN_1 = _GEN_0 & s1_nextBlockAlignedPc_addr != s1_nextPageAlignedPc_addr;
  always @(posedge clock) begin
    if (io_stageCtrl_s0_fire)
      s1_startPc_addr <= io_startPc_addr;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        s1_startPc_addr = {_RANDOM[1'h0], _RANDOM[1'h1][16:0]};
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_prediction_cfiPosition =
    _GEN ? 5'h1F : {~(_s1_nextBlockAlignedPc_T_1[5]), 4'hF};
  assign io_prediction_target_addr =
    _GEN ? s1_nextBlockAlignedPc_addr : s1_nextPageAlignedPc_addr;
endmodule

