Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Mon Apr 20 10:09:23 2015
| Host              : Thinkpad running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.680        0.000                      0               128209        0.181        0.000                      0               128209        3.000        0.000                       0                 13927  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           6.377        0.000                      0                  172        0.181        0.000                      0                  172        4.500        0.000                       0                    95  
  clkout1                                                                                                                                                      18.751        0.000                       0                     1  
  clkout2                                                                                                                                                      38.751        0.000                       0                     1  
  clkout3          36.701        0.000                      0               128036        0.491        0.000                      0               128036       38.750        0.000                       0                 13826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout3             3.680        0.000                      0                   33        0.397        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                  
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y18   clkdv/bufclkfb/I     
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 keyboard/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.913%)  route 2.658ns (82.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.716    -0.824    keyboard/clk100
    SLICE_X86Y105                                                     r  keyboard/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  keyboard/count_reg[0]/Q
                         net (fo=6, routed)           0.890     0.522    keyboard/count_reg__0[0]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.646 r  keyboard/keyb_char[22]_i_1/O
                         net (fo=17, routed)          1.768     2.414    keyboard/count0
    SLICE_X83Y91         FDRE                                         r  keyboard/keyb_char_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.609     8.589    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[12]/C
                         clock pessimism              0.480     9.069    
                         clock uncertainty           -0.074     8.996    
    SLICE_X83Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.791    keyboard/keyb_char_reg[12]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 keyboard/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.913%)  route 2.658ns (82.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.716    -0.824    keyboard/clk100
    SLICE_X86Y105                                                     r  keyboard/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  keyboard/count_reg[0]/Q
                         net (fo=6, routed)           0.890     0.522    keyboard/count_reg__0[0]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.646 r  keyboard/keyb_char[22]_i_1/O
                         net (fo=17, routed)          1.768     2.414    keyboard/count0
    SLICE_X83Y91         FDRE                                         r  keyboard/keyb_char_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.609     8.589    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[14]/C
                         clock pessimism              0.480     9.069    
                         clock uncertainty           -0.074     8.996    
    SLICE_X83Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.791    keyboard/keyb_char_reg[14]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 keyboard/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.913%)  route 2.658ns (82.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.716    -0.824    keyboard/clk100
    SLICE_X86Y105                                                     r  keyboard/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  keyboard/count_reg[0]/Q
                         net (fo=6, routed)           0.890     0.522    keyboard/count_reg__0[0]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.646 r  keyboard/keyb_char[22]_i_1/O
                         net (fo=17, routed)          1.768     2.414    keyboard/count0
    SLICE_X83Y91         FDRE                                         r  keyboard/keyb_char_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.609     8.589    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[20]/C
                         clock pessimism              0.480     9.069    
                         clock uncertainty           -0.074     8.996    
    SLICE_X83Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.791    keyboard/keyb_char_reg[20]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.377ns  (required time - arrival time)
  Source:                 keyboard/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.580ns (17.913%)  route 2.658ns (82.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.716    -0.824    keyboard/clk100
    SLICE_X86Y105                                                     r  keyboard/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  keyboard/count_reg[0]/Q
                         net (fo=6, routed)           0.890     0.522    keyboard/count_reg__0[0]
    SLICE_X86Y105        LUT5 (Prop_lut5_I3_O)        0.124     0.646 r  keyboard/keyb_char[22]_i_1/O
                         net (fo=17, routed)          1.768     2.414    keyboard/count0
    SLICE_X83Y91         FDRE                                         r  keyboard/keyb_char_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.609     8.589    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[22]/C
                         clock pessimism              0.480     9.069    
                         clock uncertainty           -0.074     8.996    
    SLICE_X83Y91         FDRE (Setup_fdre_C_CE)      -0.205     8.791    keyboard/keyb_char_reg[22]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -2.414    
  -------------------------------------------------------------------
                         slack                                  6.377    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.196ns (34.737%)  route 2.247ns (65.263%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.617    -0.923    display/myvgatimer/xy/clk100
    SLICE_X47Y142                                                     r  display/myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.504 r  display/myvgatimer/xy/y_reg[1]/Q
                         net (fo=14, routed)          0.979     0.475    display/myvgatimer/xy/y[1]
    SLICE_X48Y140        LUT5 (Prop_lut5_I3_O)        0.327     0.802 f  display/myvgatimer/xy/y[8]_i_2/O
                         net (fo=4, routed)           0.586     1.388    display/myvgatimer/xy/n_0_y[8]_i_2
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.326     1.714 r  display/myvgatimer/xy/y[9]_i_5/O
                         net (fo=1, routed)           0.682     2.396    display/myvgatimer/xy/n_0_y[9]_i_5
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.520 r  display/myvgatimer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000     2.520    display/myvgatimer/xy/n_0_y[9]_i_2
    SLICE_X47Y141        FDRE                                         r  display/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.496     8.475    display/myvgatimer/xy/clk100
    SLICE_X47Y141                                                     r  display/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.577     9.052    
                         clock uncertainty           -0.074     8.978    
    SLICE_X47Y141        FDRE (Setup_fdre_C_D)        0.029     9.007    display/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.839ns (27.381%)  route 2.225ns (72.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.619    -0.921    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.502 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        0.850     0.347    display/myvgatimer/xy/screenaddr[2]
    SLICE_X48Y148        LUT5 (Prop_lut5_I0_O)        0.296     0.643 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.444     1.087    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.124     1.211 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.932     2.143    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X47Y140        FDRE                                         r  display/myvgatimer/xy/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.495     8.474    display/myvgatimer/xy/clk100
    SLICE_X47Y140                                                     r  display/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X47Y140        FDRE (Setup_fdre_C_CE)      -0.205     8.772    display/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.839ns (27.381%)  route 2.225ns (72.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.619    -0.921    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.502 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        0.850     0.347    display/myvgatimer/xy/screenaddr[2]
    SLICE_X48Y148        LUT5 (Prop_lut5_I0_O)        0.296     0.643 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.444     1.087    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.124     1.211 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.932     2.143    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X47Y140        FDRE                                         r  display/myvgatimer/xy/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.495     8.474    display/myvgatimer/xy/clk100
    SLICE_X47Y140                                                     r  display/myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X47Y140        FDRE (Setup_fdre_C_CE)      -0.205     8.772    display/myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.839ns (27.381%)  route 2.225ns (72.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.619    -0.921    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.502 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        0.850     0.347    display/myvgatimer/xy/screenaddr[2]
    SLICE_X48Y148        LUT5 (Prop_lut5_I0_O)        0.296     0.643 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.444     1.087    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.124     1.211 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.932     2.143    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X47Y140        FDRE                                         r  display/myvgatimer/xy/y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.495     8.474    display/myvgatimer/xy/clk100
    SLICE_X47Y140                                                     r  display/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.577     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X47Y140        FDRE (Setup_fdre_C_CE)      -0.205     8.772    display/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.839ns (30.390%)  route 1.922ns (69.610%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.619    -0.921    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.502 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        0.850     0.347    display/myvgatimer/xy/screenaddr[2]
    SLICE_X48Y148        LUT5 (Prop_lut5_I0_O)        0.296     0.643 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.444     1.087    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.124     1.211 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.629     1.840    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X49Y148        FDRE                                         r  display/myvgatimer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.498     8.477    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[0]/C
                         clock pessimism              0.602     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X49Y148        FDRE (Setup_fdre_C_R)       -0.429     8.576    display/myvgatimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  6.737    

Slack (MET) :             6.737ns  (required time - arrival time)
  Source:                 display/myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.839ns (30.390%)  route 1.922ns (69.610%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=90, routed)          1.619    -0.921    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDRE (Prop_fdre_C_Q)         0.419    -0.502 r  display/myvgatimer/xy/x_reg[3]/Q
                         net (fo=4804, routed)        0.850     0.347    display/myvgatimer/xy/screenaddr[2]
    SLICE_X48Y148        LUT5 (Prop_lut5_I0_O)        0.296     0.643 f  display/myvgatimer/xy/y[9]_i_3/O
                         net (fo=5, routed)           0.444     1.087    display/myvgatimer/xy/n_0_y[9]_i_3
    SLICE_X48Y148        LUT3 (Prop_lut3_I0_O)        0.124     1.211 r  display/myvgatimer/xy/y[9]_i_1/O
                         net (fo=20, routed)          0.629     1.840    display/myvgatimer/xy/n_0_y[9]_i_1
    SLICE_X49Y148        FDRE                                         r  display/myvgatimer/xy/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=90, routed)          1.498     8.477    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.602     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X49Y148        FDRE (Setup_fdre_C_R)       -0.429     8.576    display/myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  6.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.475%)  route 0.128ns (47.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X86Y96                                                      r  keyboard/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/bits_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.289    keyboard/n_0_bits_reg[6]
    SLICE_X86Y95         FDRE                                         r  keyboard/bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.879    -0.794    keyboard/clk100
    SLICE_X86Y95                                                      r  keyboard/bits_reg[5]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.072    -0.469    keyboard/bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X87Y95                                                      r  keyboard/bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/bits_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.286    keyboard/n_0_bits_reg[1]
    SLICE_X86Y96         FDRE                                         r  keyboard/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.879    -0.794    keyboard/clk100
    SLICE_X86Y96                                                      r  keyboard/bits_reg[0]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.070    -0.471    keyboard/bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.389%)  route 0.128ns (47.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X86Y95                                                      r  keyboard/bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/bits_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.288    keyboard/n_0_bits_reg[3]
    SLICE_X86Y93         FDRE                                         r  keyboard/keyb_char_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.879    -0.794    keyboard/clk100
    SLICE_X86Y93                                                      r  keyboard/keyb_char_reg[3]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X86Y93         FDRE (Hold_fdre_C_D)         0.066    -0.475    keyboard/keyb_char_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.593%)  route 0.389ns (73.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.602    -0.562    keyboard/clk100
    SLICE_X86Y101                                                     r  keyboard/bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  keyboard/bits_reg[7]/Q
                         net (fo=2, routed)           0.389    -0.032    keyboard/n_0_bits_reg[7]
    SLICE_X86Y96         FDRE                                         r  keyboard/bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.879    -0.794    keyboard/clk100
    SLICE_X86Y96                                                      r  keyboard/bits_reg[6]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.066    -0.219    keyboard/bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X86Y96                                                      r  keyboard/bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/bits_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.244    keyboard/n_0_bits_reg[0]
    SLICE_X85Y96         FDRE                                         r  keyboard/keyb_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.878    -0.795    keyboard/clk100
    SLICE_X85Y96                                                      r  keyboard/keyb_char_reg[0]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.070    -0.450    keyboard/keyb_char_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X87Y95                                                      r  keyboard/bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/bits_reg[1]/Q
                         net (fo=2, routed)           0.181    -0.235    keyboard/n_0_bits_reg[1]
    SLICE_X85Y95         FDRE                                         r  keyboard/keyb_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.878    -0.795    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[1]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X85Y95         FDRE (Hold_fdre_C_D)         0.070    -0.450    keyboard/keyb_char_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X86Y95                                                      r  keyboard/bits_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/bits_reg[2]/Q
                         net (fo=2, routed)           0.178    -0.239    keyboard/n_0_bits_reg[2]
    SLICE_X85Y95         FDRE                                         r  keyboard/keyb_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.878    -0.795    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[2]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X85Y95         FDRE (Hold_fdre_C_D)         0.066    -0.454    keyboard/keyb_char_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X86Y95                                                      r  keyboard/bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/bits_reg[4]/Q
                         net (fo=2, routed)           0.182    -0.235    keyboard/n_0_bits_reg[4]
    SLICE_X85Y95         FDRE                                         r  keyboard/keyb_char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.878    -0.795    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[4]/C
                         clock pessimism              0.275    -0.520    
    SLICE_X85Y95         FDRE (Hold_fdre_C_D)         0.070    -0.450    keyboard/keyb_char_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 display/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/myvgatimer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.588%)  route 0.143ns (43.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.561    -0.603    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  display/myvgatimer/xy/x_reg[0]/Q
                         net (fo=7, routed)           0.143    -0.319    display/myvgatimer/xy/x[0]
    SLICE_X49Y148        LUT6 (Prop_lut6_I2_O)        0.045    -0.274 r  display/myvgatimer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    display/myvgatimer/xy/p_0_in[5]
    SLICE_X49Y148        FDRE                                         r  display/myvgatimer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.831    -0.841    display/myvgatimer/xy/clk100
    SLICE_X49Y148                                                     r  display/myvgatimer/xy/x_reg[5]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.092    -0.511    display/myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keyboard/bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard/keyb_char_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.921%)  route 0.448ns (76.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.602    -0.562    keyboard/clk100
    SLICE_X86Y101                                                     r  keyboard/bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  keyboard/bits_reg[7]/Q
                         net (fo=2, routed)           0.448     0.027    keyboard/n_0_bits_reg[7]
    SLICE_X85Y96         FDRE                                         r  keyboard/keyb_char_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=90, routed)          0.878    -0.795    keyboard/clk100
    SLICE_X85Y96                                                      r  keyboard/keyb_char_reg[7]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.066    -0.220    keyboard/keyb_char_reg[7]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                          
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17   clkdv/buf100/I0              
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0           
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X52Y101    clkdv/start_cnt_reg[1]/C     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X52Y101    clkdv/start_cnt_reg[2]/C     
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X89Y86     disp/counter_reg[0]/C        
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X89Y88     disp/counter_reg[10]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X89Y88     disp/counter_reg[11]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X89Y89     disp/counter_reg[12]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X89Y89     disp/counter_reg[13]/C       
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y96     keyboard/bits_reg[0]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X87Y95     keyboard/bits_reg[1]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y95     keyboard/bits_reg[2]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y95     keyboard/bits_reg[3]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y95     keyboard/bits_reg[4]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y95     keyboard/bits_reg[5]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y96     keyboard/bits_reg[6]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y93     keyboard/keyb_char_reg[3]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X86Y93     keyboard/keyb_char_reg[5]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C     
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[0]/C     
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[1]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[1]/C     
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[2]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X52Y101    clkdv/start_cnt_reg[2]/C     
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X89Y88     disp/counter_reg[10]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X89Y88     disp/counter_reg[11]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X89Y89     disp/counter_reg[12]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X89Y89     disp/counter_reg[13]/C       



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkdv/mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform:           { 0 20 }
Period:             40.000
Sources:            { clkdv/mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       36.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.701ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.921ns  (logic 4.424ns (10.307%)  route 38.497ns (89.693%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 78.494 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      12.920    30.948    memIO/screenmem/rf_reg_25856_25983_3_3/A0
    SLICE_X62Y190        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.072 r  memIO/screenmem/rf_reg_25856_25983_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    31.072    memIO/screenmem/rf_reg_25856_25983_3_3/SPO0
    SLICE_X62Y190        MUXF7 (Prop_muxf7_I0_O)      0.241    31.313 r  memIO/screenmem/rf_reg_25856_25983_3_3/F7.SP/O
                         net (fo=1, routed)           1.503    32.817    memIO/screenmem/n_1_rf_reg_25856_25983_3_3
    SLICE_X59Y178        LUT6 (Prop_lut6_I1_O)        0.298    33.115 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1268/O
                         net (fo=1, routed)           0.000    33.115    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1268
    SLICE_X59Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    33.327 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_805/O
                         net (fo=1, routed)           0.000    33.327    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_805
    SLICE_X59Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    33.421 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_550/O
                         net (fo=1, routed)           2.059    35.480    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_550
    SLICE_X63Y143        LUT6 (Prop_lut6_I5_O)        0.316    35.796 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_336/O
                         net (fo=1, routed)           0.000    35.796    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_336
    SLICE_X63Y143        MUXF7 (Prop_muxf7_I1_O)      0.217    36.013 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_198/O
                         net (fo=1, routed)           0.000    36.013    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_198
    SLICE_X63Y143        MUXF8 (Prop_muxf8_I1_O)      0.094    36.107 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           2.200    38.307    mips/dp/regFile/I12
    SLICE_X35Y125        LUT6 (Prop_lut6_I5_O)        0.316    38.623 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           2.397    41.020    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_35
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.144 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.878    42.022    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.514    78.494    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.559    79.053    
                         clock uncertainty           -0.102    78.951    
    SLICE_X30Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.723    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.723    
                         arrival time                         -42.022    
  -------------------------------------------------------------------
                         slack                                 36.701    

Slack (MET) :             36.804ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.788ns  (logic 4.424ns (10.339%)  route 38.364ns (89.661%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 78.494 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      13.212    31.240    memIO/screenmem/rf_reg_27776_27903_1_1/A0
    SLICE_X66Y188        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.364 r  memIO/screenmem/rf_reg_27776_27903_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    31.364    memIO/screenmem/rf_reg_27776_27903_1_1/SPO0
    SLICE_X66Y188        MUXF7 (Prop_muxf7_I0_O)      0.241    31.605 r  memIO/screenmem/rf_reg_27776_27903_1_1/F7.SP/O
                         net (fo=1, routed)           0.928    32.533    memIO/screenmem/n_1_rf_reg_27776_27903_1_1
    SLICE_X55Y182        LUT6 (Prop_lut6_I3_O)        0.298    32.831 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1008/O
                         net (fo=1, routed)           0.000    32.831    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1008
    SLICE_X55Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    33.043 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_659/O
                         net (fo=1, routed)           0.000    33.043    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_659
    SLICE_X55Y182        MUXF8 (Prop_muxf8_I1_O)      0.094    33.137 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_445/O
                         net (fo=1, routed)           2.208    35.345    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_445
    SLICE_X68Y142        LUT6 (Prop_lut6_I3_O)        0.316    35.661 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_287/O
                         net (fo=1, routed)           0.000    35.661    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_287
    SLICE_X68Y142        MUXF7 (Prop_muxf7_I1_O)      0.217    35.878 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_177/O
                         net (fo=1, routed)           0.000    35.878    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_177
    SLICE_X68Y142        MUXF8 (Prop_muxf8_I1_O)      0.094    35.972 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_81/O
                         net (fo=1, routed)           1.947    37.918    mips/dp/regFile/I16
    SLICE_X35Y127        LUT6 (Prop_lut6_I5_O)        0.316    38.234 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           2.682    40.917    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_28
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124    41.041 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.848    41.889    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.514    78.494    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.559    79.053    
                         clock uncertainty           -0.102    78.951    
    SLICE_X30Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.693    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.693    
                         arrival time                         -41.889    
  -------------------------------------------------------------------
                         slack                                 36.804    

Slack (MET) :             36.855ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.765ns  (logic 4.424ns (10.345%)  route 38.341ns (89.655%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      12.920    30.948    memIO/screenmem/rf_reg_25856_25983_3_3/A0
    SLICE_X62Y190        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.072 r  memIO/screenmem/rf_reg_25856_25983_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    31.072    memIO/screenmem/rf_reg_25856_25983_3_3/SPO0
    SLICE_X62Y190        MUXF7 (Prop_muxf7_I0_O)      0.241    31.313 r  memIO/screenmem/rf_reg_25856_25983_3_3/F7.SP/O
                         net (fo=1, routed)           1.503    32.817    memIO/screenmem/n_1_rf_reg_25856_25983_3_3
    SLICE_X59Y178        LUT6 (Prop_lut6_I1_O)        0.298    33.115 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1268/O
                         net (fo=1, routed)           0.000    33.115    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1268
    SLICE_X59Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    33.327 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_805/O
                         net (fo=1, routed)           0.000    33.327    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_805
    SLICE_X59Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    33.421 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_550/O
                         net (fo=1, routed)           2.059    35.480    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_550
    SLICE_X63Y143        LUT6 (Prop_lut6_I5_O)        0.316    35.796 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_336/O
                         net (fo=1, routed)           0.000    35.796    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_336
    SLICE_X63Y143        MUXF7 (Prop_muxf7_I1_O)      0.217    36.013 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_198/O
                         net (fo=1, routed)           0.000    36.013    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_198
    SLICE_X63Y143        MUXF8 (Prop_muxf8_I1_O)      0.094    36.107 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_91/O
                         net (fo=1, routed)           2.200    38.307    mips/dp/regFile/I12
    SLICE_X35Y125        LUT6 (Prop_lut6_I5_O)        0.316    38.623 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           2.397    41.020    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_35
    SLICE_X35Y75         LUT6 (Prop_lut6_I4_O)        0.124    41.144 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.723    41.867    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.512    78.492    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.559    79.051    
                         clock uncertainty           -0.102    78.949    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.721    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.721    
                         arrival time                         -41.867    
  -------------------------------------------------------------------
                         slack                                 36.855    

Slack (MET) :             37.096ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.494ns  (logic 4.424ns (10.411%)  route 38.070ns (89.589%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      13.212    31.240    memIO/screenmem/rf_reg_27776_27903_1_1/A0
    SLICE_X66Y188        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.364 r  memIO/screenmem/rf_reg_27776_27903_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    31.364    memIO/screenmem/rf_reg_27776_27903_1_1/SPO0
    SLICE_X66Y188        MUXF7 (Prop_muxf7_I0_O)      0.241    31.605 r  memIO/screenmem/rf_reg_27776_27903_1_1/F7.SP/O
                         net (fo=1, routed)           0.928    32.533    memIO/screenmem/n_1_rf_reg_27776_27903_1_1
    SLICE_X55Y182        LUT6 (Prop_lut6_I3_O)        0.298    32.831 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1008/O
                         net (fo=1, routed)           0.000    32.831    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1008
    SLICE_X55Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    33.043 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_659/O
                         net (fo=1, routed)           0.000    33.043    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_659
    SLICE_X55Y182        MUXF8 (Prop_muxf8_I1_O)      0.094    33.137 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_445/O
                         net (fo=1, routed)           2.208    35.345    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_445
    SLICE_X68Y142        LUT6 (Prop_lut6_I3_O)        0.316    35.661 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_287/O
                         net (fo=1, routed)           0.000    35.661    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_287
    SLICE_X68Y142        MUXF7 (Prop_muxf7_I1_O)      0.217    35.878 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_177/O
                         net (fo=1, routed)           0.000    35.878    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_177
    SLICE_X68Y142        MUXF8 (Prop_muxf8_I1_O)      0.094    35.972 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_81/O
                         net (fo=1, routed)           1.947    37.918    mips/dp/regFile/I16
    SLICE_X35Y127        LUT6 (Prop_lut6_I5_O)        0.316    38.234 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           2.682    40.917    mips/dp/regFile/n_0_rf_reg_r1_0_31_0_5_i_28
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124    41.041 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.554    41.595    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.512    78.492    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.559    79.051    
                         clock uncertainty           -0.102    78.949    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.691    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.691    
                         arrival time                         -41.595    
  -------------------------------------------------------------------
                         slack                                 37.096    

Slack (MET) :             37.118ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.547ns  (logic 4.467ns (10.499%)  route 38.080ns (89.501%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 78.494 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      13.224    31.252    memIO/screenmem/rf_reg_31360_31487_2_2/A0
    SLICE_X78Y182        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.376 r  memIO/screenmem/rf_reg_31360_31487_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    31.376    memIO/screenmem/rf_reg_31360_31487_2_2/SPO0
    SLICE_X78Y182        MUXF7 (Prop_muxf7_I0_O)      0.241    31.617 r  memIO/screenmem/rf_reg_31360_31487_2_2/F7.SP/O
                         net (fo=1, routed)           1.831    33.448    memIO/screenmem/n_1_rf_reg_31360_31487_2_2
    SLICE_X79Y155        LUT6 (Prop_lut6_I5_O)        0.298    33.746 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1383/O
                         net (fo=1, routed)           0.000    33.746    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1383
    SLICE_X79Y155        MUXF7 (Prop_muxf7_I1_O)      0.245    33.991 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_862/O
                         net (fo=1, routed)           0.000    33.991    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_862
    SLICE_X79Y155        MUXF8 (Prop_muxf8_I0_O)      0.104    34.095 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_579/O
                         net (fo=1, routed)           1.790    35.885    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_579
    SLICE_X65Y141        LUT6 (Prop_lut6_I0_O)        0.316    36.201 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_352/O
                         net (fo=1, routed)           0.000    36.201    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_352
    SLICE_X65Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    36.418 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_206/O
                         net (fo=1, routed)           0.000    36.418    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_206
    SLICE_X65Y141        MUXF8 (Prop_muxf8_I1_O)      0.094    36.512 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_95/O
                         net (fo=1, routed)           2.250    38.762    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_95
    SLICE_X39Y123        LUT6 (Prop_lut6_I3_O)        0.316    39.078 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           1.766    40.844    mips/dp/regFile/I3
    SLICE_X32Y72         LUT6 (Prop_lut6_I4_O)        0.124    40.968 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.680    41.648    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIB0
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.514    78.494    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    79.053    
                         clock uncertainty           -0.102    78.951    
    SLICE_X30Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.766    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.766    
                         arrival time                         -41.648    
  -------------------------------------------------------------------
                         slack                                 37.118    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.540ns  (logic 4.467ns (10.501%)  route 38.073ns (89.499%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      13.224    31.252    memIO/screenmem/rf_reg_31360_31487_2_2/A0
    SLICE_X78Y182        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.376 r  memIO/screenmem/rf_reg_31360_31487_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    31.376    memIO/screenmem/rf_reg_31360_31487_2_2/SPO0
    SLICE_X78Y182        MUXF7 (Prop_muxf7_I0_O)      0.241    31.617 r  memIO/screenmem/rf_reg_31360_31487_2_2/F7.SP/O
                         net (fo=1, routed)           1.831    33.448    memIO/screenmem/n_1_rf_reg_31360_31487_2_2
    SLICE_X79Y155        LUT6 (Prop_lut6_I5_O)        0.298    33.746 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1383/O
                         net (fo=1, routed)           0.000    33.746    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1383
    SLICE_X79Y155        MUXF7 (Prop_muxf7_I1_O)      0.245    33.991 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_862/O
                         net (fo=1, routed)           0.000    33.991    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_862
    SLICE_X79Y155        MUXF8 (Prop_muxf8_I0_O)      0.104    34.095 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_579/O
                         net (fo=1, routed)           1.790    35.885    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_579
    SLICE_X65Y141        LUT6 (Prop_lut6_I0_O)        0.316    36.201 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_352/O
                         net (fo=1, routed)           0.000    36.201    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_352
    SLICE_X65Y141        MUXF7 (Prop_muxf7_I1_O)      0.217    36.418 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_206/O
                         net (fo=1, routed)           0.000    36.418    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_206
    SLICE_X65Y141        MUXF8 (Prop_muxf8_I1_O)      0.094    36.512 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_95/O
                         net (fo=1, routed)           2.250    38.762    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_95
    SLICE_X39Y123        LUT6 (Prop_lut6_I3_O)        0.316    39.078 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           1.766    40.844    mips/dp/regFile/I3
    SLICE_X32Y72         LUT6 (Prop_lut6_I4_O)        0.124    40.968 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.673    41.641    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.512    78.492    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.559    79.051    
                         clock uncertainty           -0.102    78.949    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    78.764    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         78.764    
                         arrival time                         -41.641    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.383ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.306ns  (logic 4.467ns (10.559%)  route 37.839ns (89.441%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 78.494 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      13.247    31.275    memIO/screenmem/rf_reg_25344_25471_0_0/A0
    SLICE_X70Y185        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.399 r  memIO/screenmem/rf_reg_25344_25471_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.399    memIO/screenmem/rf_reg_25344_25471_0_0/SPO0
    SLICE_X70Y185        MUXF7 (Prop_muxf7_I0_O)      0.241    31.640 r  memIO/screenmem/rf_reg_25344_25471_0_0/F7.SP/O
                         net (fo=1, routed)           1.543    33.182    memIO/screenmem/n_1_rf_reg_25344_25471_0_0
    SLICE_X59Y176        LUT6 (Prop_lut6_I1_O)        0.298    33.480 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1139/O
                         net (fo=1, routed)           0.000    33.480    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1139
    SLICE_X59Y176        MUXF7 (Prop_muxf7_I1_O)      0.245    33.725 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_740/O
                         net (fo=1, routed)           0.000    33.725    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_740
    SLICE_X59Y176        MUXF8 (Prop_muxf8_I0_O)      0.104    33.829 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_492/O
                         net (fo=1, routed)           2.123    35.952    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_492
    SLICE_X67Y139        LUT6 (Prop_lut6_I5_O)        0.316    36.268 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_310/O
                         net (fo=1, routed)           0.000    36.268    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_310
    SLICE_X67Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    36.485 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_187/O
                         net (fo=1, routed)           0.000    36.485    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_187
    SLICE_X67Y139        MUXF8 (Prop_muxf8_I1_O)      0.094    36.579 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           1.513    38.092    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_86
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.316    38.408 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           2.174    40.582    keyboard/I2
    SLICE_X32Y72         LUT6 (Prop_lut6_I4_O)        0.124    40.706 r  keyboard/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.701    41.407    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.514    78.494    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.559    79.053    
                         clock uncertainty           -0.102    78.951    
    SLICE_X30Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.790    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.790    
                         arrival time                         -41.407    
  -------------------------------------------------------------------
                         slack                                 37.383    

Slack (MET) :             37.401ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        42.286ns  (logic 4.467ns (10.564%)  route 37.819ns (89.436%))
  Logic Levels:           24  (LUT3=2 LUT4=1 LUT5=3 LUT6=11 MUXF7=3 MUXF8=2 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         2.398     1.955    mips/dp/n_0_pcreg_reg[3]
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.079 r  mips/dp/rf_reg_r2_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433     2.512    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_54
    SLICE_X11Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.636 r  mips/dp/rf_reg_r2_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.634     3.271    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_27
    SLICE_X11Y82         LUT6 (Prop_lut6_I4_O)        0.124     3.395 r  mips/dp/rf_reg_r2_0_31_0_5_i_10/O
                         net (fo=1, routed)           0.580     3.974    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_10
    SLICE_X9Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.098 r  mips/dp/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=90, routed)          2.147     6.245    mips/dp/regFile/rf_reg_r2_0_31_0_5/ADDRB3
    SLICE_X34Y66         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     6.369 r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=20, routed)          2.637     9.006    mips/dp/regFile/ReadData20[3]
    SLICE_X13Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.130 r  mips/dp/regFile/rf_reg_65536_65663_3_3_i_1/O
                         net (fo=128, routed)         1.759    10.889    mips/dp/regFile/O13
    SLICE_X11Y65         LUT3 (Prop_lut3_I2_O)        0.118    11.007 r  mips/dp/regFile/rf_reg_0_127_0_0_i_77/O
                         net (fo=12, routed)          1.851    12.858    mips/dp/regFile/aluB[3]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.326    13.184 r  mips/dp/regFile/rf_reg_0_127_0_0_i_108/O
                         net (fo=1, routed)           0.416    13.600    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_108
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.124    13.724 r  mips/dp/regFile/rf_reg_0_127_0_0_i_53/O
                         net (fo=8, routed)           0.974    14.698    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_53
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.124    14.822 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_53/O
                         net (fo=18, routed)          0.664    15.486    mips/dp/regFile/n_0_rf_reg_r1_0_31_18_23_i_53
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124    15.610 r  mips/dp/regFile/rf_reg_r1_0_31_24_29_i_33/O
                         net (fo=4, routed)           0.581    16.191    mips/dp/regFile/n_0_rf_reg_r1_0_31_24_29_i_33
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    16.315 f  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_8/O
                         net (fo=2, routed)           0.847    17.162    mips/dp/regFile/myALU/AS/add/carry[31]
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    17.286 r  mips/dp/regFile/rf_reg_0_127_0_0_i_39/O
                         net (fo=3, routed)           0.618    17.904    mips/dp/regFile/n_0_rf_reg_0_127_0_0_i_39
    SLICE_X11Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.028 r  mips/dp/regFile/rf_reg_0_127_0_0_i_9/O
                         net (fo=14400, routed)      13.247    31.275    memIO/screenmem/rf_reg_25344_25471_0_0/A0
    SLICE_X70Y185        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    31.399 r  memIO/screenmem/rf_reg_25344_25471_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.399    memIO/screenmem/rf_reg_25344_25471_0_0/SPO0
    SLICE_X70Y185        MUXF7 (Prop_muxf7_I0_O)      0.241    31.640 r  memIO/screenmem/rf_reg_25344_25471_0_0/F7.SP/O
                         net (fo=1, routed)           1.543    33.182    memIO/screenmem/n_1_rf_reg_25344_25471_0_0
    SLICE_X59Y176        LUT6 (Prop_lut6_I1_O)        0.298    33.480 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_1139/O
                         net (fo=1, routed)           0.000    33.480    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_1139
    SLICE_X59Y176        MUXF7 (Prop_muxf7_I1_O)      0.245    33.725 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_740/O
                         net (fo=1, routed)           0.000    33.725    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_740
    SLICE_X59Y176        MUXF8 (Prop_muxf8_I0_O)      0.104    33.829 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_492/O
                         net (fo=1, routed)           2.123    35.952    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_492
    SLICE_X67Y139        LUT6 (Prop_lut6_I5_O)        0.316    36.268 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_310/O
                         net (fo=1, routed)           0.000    36.268    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_310
    SLICE_X67Y139        MUXF7 (Prop_muxf7_I1_O)      0.217    36.485 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_187/O
                         net (fo=1, routed)           0.000    36.485    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_187
    SLICE_X67Y139        MUXF8 (Prop_muxf8_I1_O)      0.094    36.579 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           1.513    38.092    memIO/screenmem/n_0_rf_reg_r1_0_31_0_5_i_86
    SLICE_X35Y124        LUT6 (Prop_lut6_I5_O)        0.316    38.408 r  memIO/screenmem/rf_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           2.174    40.582    keyboard/I2
    SLICE_X32Y72         LUT6 (Prop_lut6_I4_O)        0.124    40.706 r  keyboard/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.681    41.387    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.512    78.492    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.559    79.051    
                         clock uncertainty           -0.102    78.949    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.788    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.788    
                         arrival time                         -41.387    
  -------------------------------------------------------------------
                         slack                                 37.401    

Slack (MET) :             39.035ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        40.388ns  (logic 2.767ns (6.851%)  route 37.621ns (93.149%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 78.672 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[2]/Q
                         net (fo=227, routed)         2.737     2.295    mips/dp/n_0_pcreg_reg[2]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.124     2.419 r  mips/dp/rf_reg_r2_0_31_0_5_i_42/O
                         net (fo=1, routed)           0.607     3.026    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_42
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.150 r  mips/dp/rf_reg_r2_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.424     3.574    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_18
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.124     3.698 r  mips/dp/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=90, routed)          4.502     8.200    mips/dp/regFile/rf_reg_r2_0_31_30_31/ADDRA0
    SLICE_X30Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.350 r  mips/dp/regFile/rf_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           1.557     9.907    mips/dp/regFile/ReadData20[30]
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.328    10.235 r  mips/dp/regFile/rf_reg_0_255_30_30_i_1/O
                         net (fo=132, routed)         0.822    11.057    mips/dp/regFile/O10
    SLICE_X28Y63         LUT3 (Prop_lut3_I2_O)        0.152    11.209 r  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_37/O
                         net (fo=15, routed)          1.719    12.928    mips/dp/regFile/aluB[30]
    SLICE_X14Y56         LUT5 (Prop_lut5_I2_O)        0.332    13.260 r  mips/dp/regFile/rf_reg_0_255_0_0_i_61/O
                         net (fo=4, routed)           1.378    14.638    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_61
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.762 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_112/O
                         net (fo=2, routed)           0.483    15.244    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_112
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124    15.368 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_59/O
                         net (fo=1, routed)           0.445    15.814    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_59
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.124    15.938 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           1.255    17.193    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_23
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.149    17.342 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=356, routed)         9.752    27.094    mips/dp/regFile/mem_addr[12]
    SLICE_X15Y148        LUT2 (Prop_lut2_I1_O)        0.332    27.426 r  mips/dp/regFile/rf_reg_20864_20991_0_0_i_2/O
                         net (fo=16, routed)          4.663    32.089    mips/dp/regFile/n_0_rf_reg_20864_20991_0_0_i_2
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124    32.213 r  mips/dp/regFile/rf_reg_5120_5375_0_0_i_1/O
                         net (fo=128, routed)         7.276    39.490    memIO/dmem/rf_reg_5120_5375_25_25/WE
    SLICE_X14Y49         RAMS64E                                      r  memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.693    78.672    memIO/dmem/rf_reg_5120_5375_25_25/WCLK
    SLICE_X14Y49                                                      r  memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_A/CLK
                         clock pessimism              0.487    79.160    
                         clock uncertainty           -0.102    79.058    
    SLICE_X14Y49         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    78.525    memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         78.525    
                         arrival time                         -39.490    
  -------------------------------------------------------------------
                         slack                                 39.035    

Slack (MET) :             39.035ns  (required time - arrival time)
  Source:                 mips/dp/pcreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        40.388ns  (logic 2.767ns (6.851%)  route 37.621ns (93.149%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 78.672 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.641    -0.899    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  mips/dp/pcreg_reg[2]/Q
                         net (fo=227, routed)         2.737     2.295    mips/dp/n_0_pcreg_reg[2]
    SLICE_X4Y80          LUT5 (Prop_lut5_I0_O)        0.124     2.419 r  mips/dp/rf_reg_r2_0_31_0_5_i_42/O
                         net (fo=1, routed)           0.607     3.026    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_42
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.124     3.150 r  mips/dp/rf_reg_r2_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.424     3.574    mips/dp/n_0_rf_reg_r2_0_31_0_5_i_18
    SLICE_X7Y80          LUT4 (Prop_lut4_I1_O)        0.124     3.698 r  mips/dp/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=90, routed)          4.502     8.200    mips/dp/regFile/rf_reg_r2_0_31_30_31/ADDRA0
    SLICE_X30Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.350 r  mips/dp/regFile/rf_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           1.557     9.907    mips/dp/regFile/ReadData20[30]
    SLICE_X35Y63         LUT6 (Prop_lut6_I0_O)        0.328    10.235 r  mips/dp/regFile/rf_reg_0_255_30_30_i_1/O
                         net (fo=132, routed)         0.822    11.057    mips/dp/regFile/O10
    SLICE_X28Y63         LUT3 (Prop_lut3_I2_O)        0.152    11.209 r  mips/dp/regFile/rf_reg_r1_0_31_30_31_i_37/O
                         net (fo=15, routed)          1.719    12.928    mips/dp/regFile/aluB[30]
    SLICE_X14Y56         LUT5 (Prop_lut5_I2_O)        0.332    13.260 r  mips/dp/regFile/rf_reg_0_255_0_0_i_61/O
                         net (fo=4, routed)           1.378    14.638    mips/dp/regFile/n_0_rf_reg_0_255_0_0_i_61
    SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.124    14.762 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_112/O
                         net (fo=2, routed)           0.483    15.244    mips/dp/regFile/n_0_rf_reg_r1_0_31_6_11_i_112
    SLICE_X28Y54         LUT6 (Prop_lut6_I5_O)        0.124    15.368 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_59/O
                         net (fo=1, routed)           0.445    15.814    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_59
    SLICE_X28Y57         LUT6 (Prop_lut6_I2_O)        0.124    15.938 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_23/O
                         net (fo=2, routed)           1.255    17.193    mips/dp/regFile/n_0_rf_reg_r1_0_31_12_17_i_23
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.149    17.342 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=356, routed)         9.752    27.094    mips/dp/regFile/mem_addr[12]
    SLICE_X15Y148        LUT2 (Prop_lut2_I1_O)        0.332    27.426 r  mips/dp/regFile/rf_reg_20864_20991_0_0_i_2/O
                         net (fo=16, routed)          4.663    32.089    mips/dp/regFile/n_0_rf_reg_20864_20991_0_0_i_2
    SLICE_X48Y99         LUT4 (Prop_lut4_I3_O)        0.124    32.213 r  mips/dp/regFile/rf_reg_5120_5375_0_0_i_1/O
                         net (fo=128, routed)         7.276    39.490    memIO/dmem/rf_reg_5120_5375_25_25/WE
    SLICE_X14Y49         RAMS64E                                      r  memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.693    78.672    memIO/dmem/rf_reg_5120_5375_25_25/WCLK
    SLICE_X14Y49                                                      r  memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_B/CLK
                         clock pessimism              0.487    79.160    
                         clock uncertainty           -0.102    79.058    
    SLICE_X14Y49         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    78.525    memIO/dmem/rf_reg_5120_5375_25_25/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         78.525    
                         arrival time                         -39.490    
  -------------------------------------------------------------------
                         slack                                 39.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.319ns (52.162%)  route 0.293ns (47.838%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.568    -0.596    mips/dp/clk12
    SLICE_X10Y68                                                      r  mips/dp/pcreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  mips/dp/pcreg_reg[0]/Q
                         net (fo=2, routed)           0.235    -0.197    mips/dp/n_0_pcreg_reg[0]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.044    -0.153 f  mips/dp/pcreg[0]_i_2/O
                         net (fo=1, routed)           0.057    -0.096    mips/dp/n_0_pcreg[0]_i_2
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.111     0.015 r  mips/dp/pcreg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.015    mips/dp/n_0_pcreg[0]_i_1
    SLICE_X10Y68         FDRE                                         r  mips/dp/pcreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.837    -0.836    mips/dp/clk12
    SLICE_X10Y68                                                      r  mips/dp/pcreg_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.121    -0.475    mips/dp/pcreg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.433ns (44.999%)  route 0.529ns (55.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.566    -0.598    mips/dp/regFile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y64                                                      r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.210 r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.105    -0.105    mips/dp/regFile/ReadData20[21]
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  mips/dp/regFile/rf_reg_0_255_21_21_i_1/O
                         net (fo=130, routed)         0.424     0.364    memIO/dmem/rf_reg_5632_5887_21_21/D
    SLICE_X56Y70         RAMS64E                                      r  memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.824    -0.849    memIO/dmem/rf_reg_5632_5887_21_21/WCLK
    SLICE_X56Y70                                                      r  memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_D/CLK
                         clock pessimism              0.504    -0.345    
    SLICE_X56Y70         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.201    memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.383ns (53.645%)  route 0.331ns (46.355%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.570    -0.594    mips/dp/clk12
    SLICE_X12Y66                                                      r  mips/dp/pcreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  mips/dp/pcreg_reg[7]/Q
                         net (fo=184, routed)         0.169    -0.262    mips/dp/regFile/Q[5]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.151 r  mips/dp/regFile/pcreg_reg[8]_i_5/O[2]
                         net (fo=3, routed)           0.162     0.012    mips/dp/regFile/pcreg1[6]
    SLICE_X12Y66         LUT6 (Prop_lut6_I4_O)        0.108     0.120 r  mips/dp/regFile/pcreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.120    mips/dp/p_2_in[7]
    SLICE_X12Y66         FDRE                                         r  mips/dp/pcreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.839    -0.834    mips/dp/clk12
    SLICE_X12Y66                                                      r  mips/dp/pcreg_reg[7]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.121    -0.473    mips/dp/pcreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.383ns (53.353%)  route 0.335ns (46.647%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.570    -0.594    mips/dp/clk12
    SLICE_X14Y66                                                      r  mips/dp/pcreg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  mips/dp/pcreg_reg[11]/Q
                         net (fo=1, routed)           0.105    -0.325    mips/dp/regFile/Q[9]
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  mips/dp/regFile/pcreg_reg[12]_i_5/O[2]
                         net (fo=3, routed)           0.230     0.016    mips/dp/regFile/pcreg1[10]
    SLICE_X14Y66         LUT6 (Prop_lut6_I4_O)        0.108     0.124 r  mips/dp/regFile/pcreg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.124    mips/dp/p_2_in[11]
    SLICE_X14Y66         FDRE                                         r  mips/dp/pcreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.839    -0.834    mips/dp/clk12
    SLICE_X14Y66                                                      r  mips/dp/pcreg_reg[11]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.121    -0.473    mips/dp/pcreg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.360ns (52.162%)  route 0.330ns (47.838%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.571    -0.593    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mips/dp/pcreg_reg[3]/Q
                         net (fo=199, routed)         0.169    -0.283    mips/dp/regFile/Q[1]
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.172 r  mips/dp/regFile/pcreg_reg[4]_i_5/O[2]
                         net (fo=3, routed)           0.161    -0.011    mips/dp/regFile/pcreg1[2]
    SLICE_X13Y64         LUT6 (Prop_lut6_I4_O)        0.108     0.097 r  mips/dp/regFile/pcreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.097    mips/dp/p_2_in[3]
    SLICE_X13Y64         FDRE                                         r  mips/dp/pcreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.841    -0.832    mips/dp/clk12
    SLICE_X13Y64                                                      r  mips/dp/pcreg_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.092    -0.501    mips/dp/pcreg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.433ns (44.999%)  route 0.529ns (55.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.566    -0.598    mips/dp/regFile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y64                                                      r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.210 r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.105    -0.105    mips/dp/regFile/ReadData20[21]
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  mips/dp/regFile/rf_reg_0_255_21_21_i_1/O
                         net (fo=130, routed)         0.424     0.364    memIO/dmem/rf_reg_5632_5887_21_21/D
    SLICE_X56Y70         RAMS64E                                      r  memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.824    -0.849    memIO/dmem/rf_reg_5632_5887_21_21/WCLK
    SLICE_X56Y70                                                      r  memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_B/CLK
                         clock pessimism              0.504    -0.345    
    SLICE_X56Y70         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.240    memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.433ns (44.999%)  route 0.529ns (55.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.566    -0.598    mips/dp/regFile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y64                                                      r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.210 r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.105    -0.105    mips/dp/regFile/ReadData20[21]
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  mips/dp/regFile/rf_reg_0_255_21_21_i_1/O
                         net (fo=130, routed)         0.424     0.364    memIO/dmem/rf_reg_5632_5887_21_21/D
    SLICE_X56Y70         RAMS64E                                      r  memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.824    -0.849    memIO/dmem/rf_reg_5632_5887_21_21/WCLK
    SLICE_X56Y70                                                      r  memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_C/CLK
                         clock pessimism              0.504    -0.345    
    SLICE_X56Y70         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.244    memIO/dmem/rf_reg_5632_5887_21_21/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.382ns (51.498%)  route 0.360ns (48.502%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.570    -0.594    mips/dp/clk12
    SLICE_X14Y66                                                      r  mips/dp/pcreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  mips/dp/pcreg_reg[12]/Q
                         net (fo=1, routed)           0.106    -0.324    mips/dp/regFile/Q[10]
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  mips/dp/regFile/pcreg_reg[12]_i_5/O[3]
                         net (fo=3, routed)           0.254     0.038    mips/dp/regFile/pcreg1[11]
    SLICE_X14Y66         LUT6 (Prop_lut6_I4_O)        0.110     0.148 r  mips/dp/regFile/pcreg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.148    mips/dp/p_2_in[12]
    SLICE_X14Y66         FDRE                                         r  mips/dp/pcreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.839    -0.834    mips/dp/clk12
    SLICE_X14Y66                                                      r  mips/dp/pcreg_reg[12]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X14Y66         FDRE (Hold_fdre_C_D)         0.121    -0.473    mips/dp/pcreg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            memIO/dmem/rf_reg_5888_6143_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.433ns (42.244%)  route 0.592ns (57.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.566    -0.598    mips/dp/regFile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y64                                                      r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.210 r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB_D1/O
                         net (fo=1, routed)           0.105    -0.105    mips/dp/regFile/ReadData20[21]
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  mips/dp/regFile/rf_reg_0_255_21_21_i_1/O
                         net (fo=130, routed)         0.487     0.427    memIO/dmem/rf_reg_5888_6143_21_21/D
    SLICE_X56Y69         RAMS64E                                      r  memIO/dmem/rf_reg_5888_6143_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.825    -0.848    memIO/dmem/rf_reg_5888_6143_21_21/WCLK
    SLICE_X56Y69                                                      r  memIO/dmem/rf_reg_5888_6143_21_21/RAMS64E_D/CLK
                         clock pessimism              0.504    -0.344    
    SLICE_X56Y69         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.200    memIO/dmem/rf_reg_5888_6143_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 mips/dp/pcreg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pcreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.363ns (50.138%)  route 0.361ns (49.862%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.563    -0.601    mips/dp/clk12
    SLICE_X13Y73                                                      r  mips/dp/pcreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  mips/dp/pcreg_reg[25]/Q
                         net (fo=1, routed)           0.157    -0.303    mips/dp/regFile/Q[23]
    SLICE_X15Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.188 r  mips/dp/regFile/pcreg_reg[28]_i_3/O[0]
                         net (fo=3, routed)           0.204     0.016    mips/dp/regFile/pcreg1[24]
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.107     0.123 r  mips/dp/regFile/pcreg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.123    mips/dp/p_2_in[25]
    SLICE_X13Y73         FDRE                                         r  mips/dp/pcreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.831    -0.842    mips/dp/clk12
    SLICE_X13Y73                                                      r  mips/dp/pcreg_reg[25]/C
                         clock pessimism              0.241    -0.601    
    SLICE_X13Y73         FDRE (Hold_fdre_C_D)         0.092    -0.509    mips/dp/pcreg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform:           { 0 40 }
Period:             80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                          
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     80.000  77.845   BUFGCTRL_X0Y16   clkdv/buf12/I0                               
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     80.000  78.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                           
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X10Y68     mips/dp/pcreg_reg[0]/C                       
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X14Y66     mips/dp/pcreg_reg[10]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X14Y66     mips/dp/pcreg_reg[11]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X14Y66     mips/dp/pcreg_reg[12]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X28Y67     mips/dp/pcreg_reg[13]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X28Y67     mips/dp/pcreg_reg[14]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X28Y67     mips/dp/pcreg_reg[15]/C                      
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X11Y68     mips/dp/pcreg_reg[16]/C                      
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   80.000  133.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                           
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X50Y90     memIO/dmem/rf_reg_0_255_1_1/RAMS64E_A/CLK    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X50Y90     memIO/dmem/rf_reg_0_255_1_1/RAMS64E_B/CLK    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X50Y90     memIO/dmem/rf_reg_0_255_1_1/RAMS64E_C/CLK    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X50Y90     memIO/dmem/rf_reg_0_255_1_1/RAMS64E_D/CLK    
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X60Y56     memIO/dmem/rf_reg_0_255_27_27/RAMS64E_A/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X60Y56     memIO/dmem/rf_reg_0_255_27_27/RAMS64E_B/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X60Y56     memIO/dmem/rf_reg_0_255_27_27/RAMS64E_C/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X60Y56     memIO/dmem/rf_reg_0_255_27_27/RAMS64E_D/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X38Y64     memIO/dmem/rf_reg_0_255_31_31/RAMS64E_A/CLK  
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X38Y64     memIO/dmem/rf_reg_0_255_31_31/RAMS64E_B/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X34Y82     memIO/dmem/rf_reg_0_255_0_0/RAMS64E_A/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X34Y82     memIO/dmem/rf_reg_0_255_0_0/RAMS64E_B/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X34Y82     memIO/dmem/rf_reg_0_255_0_0/RAMS64E_C/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X34Y82     memIO/dmem/rf_reg_0_255_0_0/RAMS64E_D/CLK    
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X74Y66     memIO/dmem/rf_reg_0_255_11_11/RAMS64E_A/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X74Y66     memIO/dmem/rf_reg_0_255_11_11/RAMS64E_B/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X74Y66     memIO/dmem/rf_reg_0_255_11_11/RAMS64E_C/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X74Y66     memIO/dmem/rf_reg_0_255_11_11/RAMS64E_D/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X56Y74     memIO/dmem/rf_reg_0_255_12_12/RAMS64E_A/CLK  
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250     40.000  38.750   SLICE_X56Y74     memIO/dmem/rf_reg_0_255_12_12/RAMS64E_B/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.547ns  (logic 0.704ns (12.692%)  route 4.843ns (87.308%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 78.495 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y96                                                      r  keyboard/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[7]/Q
                         net (fo=9, routed)           3.584    73.230    mips/dp/regFile/keyb_char[5]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124    73.354 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.625    73.979    mips/dp/regFile/mem_readdata[7]
    SLICE_X36Y64         LUT5 (Prop_lut5_I3_O)        0.124    74.103 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.634    74.737    mips/dp/regFile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X34Y62         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.515    78.495    mips/dp/regFile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y62                                                      r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.402    78.897    
                         clock uncertainty           -0.222    78.675    
    SLICE_X34Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.417    mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.417    
                         arrival time                         -74.737    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.459ns  (logic 0.704ns (12.897%)  route 4.755ns (87.103%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 78.496 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y96                                                      r  keyboard/keyb_char_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[7]/Q
                         net (fo=9, routed)           3.584    73.230    mips/dp/regFile/keyb_char[5]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124    73.354 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.625    73.979    mips/dp/regFile/mem_readdata[7]
    SLICE_X36Y64         LUT5 (Prop_lut5_I3_O)        0.124    74.103 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.546    74.649    mips/dp/regFile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X34Y61         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.516    78.496    mips/dp/regFile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X34Y61                                                      r  mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.402    78.898    
                         clock uncertainty           -0.222    78.676    
    SLICE_X34Y61         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.418    mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.418    
                         arrival time                         -74.649    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.510ns  (logic 0.704ns (12.777%)  route 4.806ns (87.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 78.494 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y96                                                      r  keyboard/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[0]/Q
                         net (fo=9, routed)           3.316    72.962    keyboard/keyb_writedata[0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.124    73.086 r  keyboard/memmap/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.790    73.876    keyboard/n_0_memmap/rf_reg_r1_0_31_0_5_i_31
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.124    74.000 r  keyboard/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.701    74.700    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.514    78.494    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.402    78.896    
                         clock uncertainty           -0.222    78.674    
    SLICE_X30Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.513    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.513    
                         arrival time                         -74.700    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.507ns  (logic 0.704ns (12.784%)  route 4.803ns (87.216%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 78.495 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[6]/Q
                         net (fo=9, routed)           3.299    72.946    mips/dp/regFile/keyb_char[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    73.070 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.806    73.876    mips/dp/regFile/mem_readdata[6]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124    74.000 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.697    74.697    mips/dp/regFile/rf_reg_r1_0_31_6_11/DIA0
    SLICE_X34Y62         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.515    78.495    mips/dp/regFile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X34Y62                                                      r  mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism              0.402    78.897    
                         clock uncertainty           -0.222    78.675    
    SLICE_X34Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.514    mips/dp/regFile/rf_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         78.514    
                         arrival time                         -74.697    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.490ns  (logic 0.704ns (12.822%)  route 4.786ns (87.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y96                                                      r  keyboard/keyb_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[0]/Q
                         net (fo=9, routed)           3.316    72.962    keyboard/keyb_writedata[0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I0_O)        0.124    73.086 r  keyboard/memmap/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.790    73.876    keyboard/n_0_memmap/rf_reg_r1_0_31_0_5_i_31
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.124    74.000 r  keyboard/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.681    74.681    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.512    78.492    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.402    78.894    
                         clock uncertainty           -0.222    78.672    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.511    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.511    
                         arrival time                         -74.681    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.489ns  (logic 0.704ns (12.827%)  route 4.785ns (87.173%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 78.496 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[6]/Q
                         net (fo=9, routed)           3.299    72.946    mips/dp/regFile/keyb_char[4]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    73.070 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_6_11_i_8/O
                         net (fo=1, routed)           0.806    73.876    mips/dp/regFile/mem_readdata[6]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124    74.000 r  mips/dp/regFile/rf_reg_r1_0_31_6_11_i_2/O
                         net (fo=2, routed)           0.679    74.679    mips/dp/regFile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X34Y61         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.516    78.496    mips/dp/regFile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X34Y61                                                      r  mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism              0.402    78.898    
                         clock uncertainty           -0.222    78.676    
    SLICE_X34Y61         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.515    mips/dp/regFile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         78.515    
                         arrival time                         -74.679    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.287ns  (logic 0.704ns (13.316%)  route 4.583ns (86.684%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 78.494 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[1]/Q
                         net (fo=9, routed)           2.698    72.344    keyboard/keyb_writedata[1]
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.124    72.468 r  keyboard/memmap/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.036    73.505    mips/dp/regFile/I4
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124    73.629 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.848    74.477    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.514    78.494    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.402    78.896    
                         clock uncertainty           -0.222    78.674    
    SLICE_X30Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.416    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.416    
                         arrival time                         -74.477    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.113ns  (logic 0.704ns (13.770%)  route 4.409ns (86.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 78.494 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.808ns = ( 69.192 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.732    69.192    keyboard/clk100
    SLICE_X86Y93                                                      r  keyboard/keyb_char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456    69.648 r  keyboard/keyb_char_reg[3]/Q
                         net (fo=9, routed)           2.936    72.584    mips/dp/regFile/keyb_char[1]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.124    72.708 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.595    73.303    mips/dp/regFile/n_0_memmap/rf_reg_r1_0_31_0_5_i_34
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.124    73.427 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.878    74.305    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.514    78.494    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.402    78.896    
                         clock uncertainty           -0.222    78.674    
    SLICE_X30Y65         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.446    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.446    
                         arrival time                         -74.305    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        5.019ns  (logic 0.842ns (16.777%)  route 4.177ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 78.496 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.811ns = ( 69.189 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.729    69.189    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.419    69.608 r  keyboard/keyb_char_reg[22]/Q
                         net (fo=7, routed)           2.248    71.856    mips/dp/regFile/keyb_char[9]
    SLICE_X71Y64         LUT6 (Prop_lut6_I5_O)        0.299    72.155 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_18_23_i_17/O
                         net (fo=1, routed)           1.435    73.590    mips/dp/regFile/mem_readdata[23]
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.124    73.714 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.494    74.208    mips/dp/regFile/rf_reg_r1_0_31_18_23/DIC1
    SLICE_X30Y62         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.516    78.496    mips/dp/regFile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y62                                                      r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.402    78.898    
                         clock uncertainty           -0.222    78.676    
    SLICE_X30Y62         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.427    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.427    
                         arrival time                         -74.208    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 keyboard/keyb_char_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        4.993ns  (logic 0.704ns (14.100%)  route 4.289ns (85.900%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 78.492 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.810ns = ( 69.190 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    67.364    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    67.460 r  clkdv/buf100/O
                         net (fo=90, routed)          1.730    69.190    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.456    69.646 r  keyboard/keyb_char_reg[1]/Q
                         net (fo=9, routed)           2.698    72.344    keyboard/keyb_writedata[1]
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.124    72.468 r  keyboard/memmap/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.036    73.505    mips/dp/regFile/I4
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.124    73.629 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.554    74.183    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=13824, routed)       1.512    78.492    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.402    78.894    
                         clock uncertainty           -0.222    78.672    
    SLICE_X34Y66         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.414    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.414    
                         arrival time                         -74.183    
  -------------------------------------------------------------------
                         slack                                  4.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.227ns (35.468%)  route 0.413ns (64.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.586    -1.017    clkdv/clkout0
    SLICE_X52Y101                                                     r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.889 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.163    -0.726    clkdv/p_0_in
    SLICE_X52Y101        LUT2 (Prop_lut2_I0_O)        0.099    -0.627 f  clkdv/buf100_i_1/O
                         net (fo=4, routed)           0.250    -0.377    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16                                                    r  clkdv/buf12/I0
                         clock pessimism              0.547    -1.155    
                         clock uncertainty            0.222    -0.933    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.774    clkdv/buf12
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.231ns (13.682%)  route 1.457ns (86.318%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.605    -0.559    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  keyboard/keyb_char_reg[14]/Q
                         net (fo=10, routed)          0.490     0.072    mips/dp/regFile/keyb_char[7]
    SLICE_X73Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.117 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.705     0.822    mips/dp/regFile/mem_readdata[14]
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.867 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.262     1.129    mips/dp/regFile/rf_reg_r2_0_31_12_17/DIB0
    SLICE_X34Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.835    -0.838    mips/dp/regFile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X34Y65                                                      r  mips/dp/regFile/rf_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.547    -0.292    
                         clock uncertainty            0.222    -0.069    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.077    mips/dp/regFile/rf_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.231ns (13.352%)  route 1.499ns (86.648%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.605    -0.559    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  keyboard/keyb_char_reg[14]/Q
                         net (fo=10, routed)          0.490     0.072    mips/dp/regFile/keyb_char[7]
    SLICE_X73Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.117 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.705     0.822    mips/dp/regFile/mem_readdata[14]
    SLICE_X36Y68         LUT5 (Prop_lut5_I3_O)        0.045     0.867 r  mips/dp/regFile/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.304     1.171    mips/dp/regFile/rf_reg_r1_0_31_12_17/DIB0
    SLICE_X30Y63         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.837    -0.836    mips/dp/regFile/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y63                                                      r  mips/dp/regFile/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.222    -0.067    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.079    mips/dp/regFile/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.272ns (15.590%)  route 1.473ns (84.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.605    -0.559    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  keyboard/keyb_char_reg[22]/Q
                         net (fo=7, routed)           0.464     0.033    mips/dp/regFile/keyb_char[9]
    SLICE_X75Y84         LUT6 (Prop_lut6_I5_O)        0.099     0.132 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.826     0.958    mips/dp/regFile/mem_readdata[22]
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.003 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.182     1.185    mips/dp/regFile/rf_reg_r1_0_31_18_23/DIC0
    SLICE_X30Y62         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.838    -0.835    mips/dp/regFile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y62                                                      r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.547    -0.289    
                         clock uncertainty            0.222    -0.066    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.078    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.272ns (15.581%)  route 1.474ns (84.419%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.605    -0.559    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  keyboard/keyb_char_reg[22]/Q
                         net (fo=7, routed)           0.464     0.033    mips/dp/regFile/keyb_char[9]
    SLICE_X75Y84         LUT6 (Prop_lut6_I5_O)        0.099     0.132 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.826     0.958    mips/dp/regFile/mem_readdata[22]
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.003 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.183     1.186    mips/dp/regFile/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X34Y64         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.836    -0.837    mips/dp/regFile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y64                                                      r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.222    -0.068    
    SLICE_X34Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.076    mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.231ns (13.478%)  route 1.483ns (86.522%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X86Y93                                                      r  keyboard/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/keyb_char_reg[5]/Q
                         net (fo=9, routed)           0.813     0.396    mips/dp/regFile/keyb_char[3]
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.441 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.505     0.946    mips/dp/regFile/mem_readdata[5]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.991 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.166     1.157    mips/dp/regFile/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X30Y65         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.836    -0.837    mips/dp/regFile/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y65                                                      r  mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.222    -0.068    
    SLICE_X30Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.046    mips/dp/regFile/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.231ns (13.329%)  route 1.502ns (86.671%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.607    -0.557    keyboard/clk100
    SLICE_X86Y93                                                      r  keyboard/keyb_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  keyboard/keyb_char_reg[5]/Q
                         net (fo=9, routed)           0.813     0.396    mips/dp/regFile/keyb_char[3]
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.441 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.505     0.946    mips/dp/regFile/mem_readdata[5]
    SLICE_X33Y66         LUT5 (Prop_lut5_I3_O)        0.045     0.991 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.185     1.176    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.834    -0.839    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.547    -0.293    
                         clock uncertainty            0.222    -0.070    
    SLICE_X34Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.044    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.231ns (12.999%)  route 1.546ns (87.001%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.605    -0.559    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  keyboard/keyb_char_reg[20]/Q
                         net (fo=3, routed)           1.168     0.750    mips/dp/regFile/keyb_char[8]
    SLICE_X33Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.795 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=1, routed)           0.251     1.046    mips/dp/regFile/mem_readdata[20]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.091 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.127     1.218    mips/dp/regFile/rf_reg_r1_0_31_18_23/DIB0
    SLICE_X30Y62         RAMD32                                       r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.838    -0.835    mips/dp/regFile/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X30Y62                                                      r  mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.289    
                         clock uncertainty            0.222    -0.066    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.080    mips/dp/regFile/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.186ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.231ns (12.676%)  route 1.591ns (87.324%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.605    -0.559    keyboard/clk100
    SLICE_X83Y91                                                      r  keyboard/keyb_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  keyboard/keyb_char_reg[20]/Q
                         net (fo=3, routed)           1.168     0.750    mips/dp/regFile/keyb_char[8]
    SLICE_X33Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.795 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=1, routed)           0.251     1.046    mips/dp/regFile/mem_readdata[20]
    SLICE_X31Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.091 r  mips/dp/regFile/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.172     1.263    mips/dp/regFile/rf_reg_r2_0_31_18_23/DIB0
    SLICE_X34Y64         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.836    -0.837    mips/dp/regFile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X34Y64                                                      r  mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.547    -0.291    
                         clock uncertainty            0.222    -0.068    
    SLICE_X34Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.078    mips/dp/regFile/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 keyboard/keyb_char_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.231ns (12.419%)  route 1.629ns (87.581%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=90, routed)          0.606    -0.558    keyboard/clk100
    SLICE_X85Y95                                                      r  keyboard/keyb_char_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  keyboard/keyb_char_reg[4]/Q
                         net (fo=9, routed)           1.036     0.619    mips/dp/regFile/keyb_char[2]
    SLICE_X61Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.664 r  mips/dp/regFile/memmap/rf_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.468     1.132    mips/dp/regFile/mem_readdata[4]
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.045     1.177 r  mips/dp/regFile/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.125     1.302    mips/dp/regFile/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X34Y66         RAMD32                                       r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=13824, routed)       0.834    -0.839    mips/dp/regFile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y66                                                      r  mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.547    -0.293    
                         clock uncertainty            0.222    -0.070    
    SLICE_X34Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.074    mips/dp/regFile/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  1.228    





