::sim::run_scenarios_bg /home/mmoussa/Projects/FFT/results/run/system.xml {run {/HARDWARE/HW/HW/CPU {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/MCO__Residency/Stats/Enable true} {/Registered_Analysis/MCO__Residency/Trace/Enable false} {/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_Butterfly_PE_p_insn {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/DMA2/DRVR {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload/DMA2_Rd {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/Butterfly {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/MCO__Residency/Stats/Enable true} {/Registered_Analysis/MCO__Residency/Trace/Enable false} {/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_CPU_PE_p_data {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_Butterfly_PE_p_data {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload/DMA1_Wr {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/DMA1 {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/MCO__Residency/Stats/Enable true} {/Registered_Analysis/MCO__Residency/Trace/Enable false} {/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_DMA1_DRVR_p_socket {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload/Trigger {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/DMA2 {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/MCO__Residency/Stats/Enable true} {/Registered_Analysis/MCO__Residency/Trace/Enable false} {/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/CPU/PE {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_DMA2_DRVR_p_socket {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/Butterfly/DRVR {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload/ADD_MUL {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/DMA2/PE {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/DMA1/DRVR {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload/DMA1_Rd {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/Workload/Workload/Cal_Str {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/stub_i_Memory_Generic_MEM {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_CPU_DRVR_p_socket {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload {{Enable true} {Mapping Mapping:Map} {Name Workload} {/Registered_Analysis/Deadline__Analysis/Stats/Enable true} {/Registered_Analysis/Deadline__Analysis/Trace/Enable true}} /HARDWARE/Workload/Workload/Initialize {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/stub_DMA1_PE_p_insn {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/i_Bus {{/Registered_Analysis/Activity/Stats/Enable false} {/Registered_Analysis/Activity/Trace/Enable false}} /HARDWARE/HW/HW/stub_Butterfly_DRVR_p_socket {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_DMA2_PE_p_insn {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload/DMA2_Wr {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/stub_DMA1_PE_p_data {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/CPU/DRVR {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/Butterfly/PE {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/Workload/Workload/FFT_VLD {{/Registered_Analysis/MCO__Channel__Analysis/Stats/Enable false} {/Registered_Analysis/MCO__Channel__Analysis/Trace/Enable false} {/Registered_Analysis/MCO__Task/Stats/Enable true} {/Registered_Analysis/MCO__Task/Trace/Enable true}} /HARDWARE/HW/HW/stub_DMA2_PE_p_data {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/i_Memory_Generic {{/Registered_Analysis/Activity/Stats/Enable false} {/Registered_Analysis/Activity/Trace/Enable false} {/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/DMA1/PE {{/Registered_Analysis/MCO__Resource/Stats/Enable true} {/Registered_Analysis/MCO__Resource/Trace/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}} /HARDWARE/HW/HW/stub_CPU_PE_p_insn {{/Registered_Analysis/FastTrack__Errors/Stats/Enable true} {/Registered_Analysis/FastTrack__Info/Stats/Enable false} {/Registered_Analysis/FastTrack__Model__Internal/Stats/Enable false} {/Registered_Analysis/FastTrack__Warnings/Stats/Enable false} {/Registered_Analysis/TLM__Port__Trace/Trace/Enable false}}}} /HARDWARE/Simulation/Simulation /home/mmoussa/Projects/FFT/results {wr_latency {tlm2_gp {Tlm2WrTrans Tlm2FtWrTrans} AXI4Target WrDataTrf AXI4Initiator WrDataTrf AXITarget WrDataTrf AXIInitiator WrDataTrf AHBLiteTarget WriteDataTrf AHBLiteInitiator WriteDataTrf AHBLite3Target WriteDataTrf AHBLite3Initiator WriteDataTrf APB3Target WriteDataTrf APB3Initiator WriteDataTrf APBTarget WriteDataTrf APBInitiator WriteDataTrf APB4Target WriteDataTrf APB4Initiator WriteDataTrf} rd_utilization {tlm2_gp {RdData {Request phase}} AXI4Target RdDataTrf AXI4Initiator RdDataTrf AXITarget RdDataTrf AXIInitiator RdDataTrf AHBLiteTarget ReadDataTrf AHBLiteInitiator ReadDataTrf AHBLite3Target ReadDataTrf AHBLite3Initiator ReadDataTrf APB3Target ReadDataTrf APB3Initiator ReadDataTrf APBTarget ReadDataTrf APBInitiator ReadDataTrf APB4Target ReadDataTrf APB4Initiator ReadDataTrf} tx_chnl_throughput {CHI ChiTxData PCIe {PCIeTxData PCIeTxCplData} CXL.io {PCIeTxData PCIeTxCplData} CXL.mem MemM2SWrData CXL.cache {CacheH2DDataHdr CacheH2DData}} rx_chnl_utilization {CHI ChiRxData PCIe {PCIeRxData PCIeRxCplData} CXL.io {PCIeRxData PCIeRxCplData} CXL.mem {MemS2MRdDataHdr MemS2MRdData} CXL.cache {CacheD2HDataHdr CacheD2HData}} wr_throughput {tlm2_gp {WrData Tlm2WrTrans} AXI4Target WrDataTrf AXI4Initiator WrDataTrf AXITarget WrDataTrf AXIInitiator WrDataTrf AHBLiteTarget WriteDataTrf AHBLiteInitiator WriteDataTrf AHBLite3Target WriteDataTrf AHBLite3Initiator WriteDataTrf APB3Target WriteDataTrf APB3Initiator WriteDataTrf APBTarget WriteDataTrf APBInitiator WriteDataTrf APB4Target WriteDataTrf APB4Initiator WriteDataTrf} tx_chnl_utilization {CHI ChiTxData PCIe {PCIeTxData PCIeTxCplData} CXL.io {PCIeTxData PCIeTxCplData} CXL.mem MemM2SWrData CXL.cache {CacheH2DDataHdr CacheH2DData}} rd_latency {tlm2_gp {Tlm2RdTrans Tlm2FtRdTrans} AXI4Target RdDataTrf AXI4Initiator RdDataTrf AXITarget RdDataTrf AXIInitiator RdDataTrf AHBLiteTarget ReadDataTrf AHBLiteInitiator ReadDataTrf AHBLite3Target ReadDataTrf AHBLite3Initiator ReadDataTrf APB3Target ReadDataTrf APB3Initiator ReadDataTrf APBTarget ReadDataTrf APBInitiator ReadDataTrf APB4Target ReadDataTrf APB4Initiator ReadDataTrf} rx_chnl_latency {CHI Tlm2FtChiSnpTrans PCIe PCIeRxTrans CXL.io PCIeRxTrans CXL.mem {} CXL.cache CXLCacheD2HTrans} tx_chnl_latency {CHI Tlm2FtChiReqTrans PCIe PCIeTxTrans CXL.io PCIeTxTrans CXL.mem CXLMemTrans CXL.cache CXLCacheH2DTrans} wr_utilization {tlm2_gp {WrData {Request phase}} AXI4Target WrDataTrf AXI4Initiator WrDataTrf AXITarget WrDataTrf AXIInitiator WrDataTrf AHBLiteTarget WriteDataTrf AHBLiteInitiator WriteDataTrf AHBLite3Target WriteDataTrf AHBLite3Initiator WriteDataTrf APB3Target WriteDataTrf APB3Initiator WriteDataTrf APBTarget WriteDataTrf APBInitiator WriteDataTrf APB4Target WriteDataTrf APB4Initiator WriteDataTrf} rd_throughput {tlm2_gp {RdData Tlm2RdTrans} AXI4Target RdDataTrf AXI4Initiator RdDataTrf AXITarget RdDataTrf AXIInitiator RdDataTrf AHBLiteTarget ReadDataTrf AHBLiteInitiator ReadDataTrf AHBLite3Target ReadDataTrf AHBLite3Initiator ReadDataTrf APB3Target ReadDataTrf APB3Initiator ReadDataTrf APBTarget ReadDataTrf APBInitiator ReadDataTrf APB4Target ReadDataTrf APB4Initiator ReadDataTrf} rx_chnl_throughput {CHI ChiRxData PCIe {PCIeRxData PCIeRxCplData} CXL.io {PCIeRxData PCIeRxCplData} CXL.mem {MemS2MRdDataHdr MemS2MRdData} CXL.cache {CacheD2HDataHdr CacheD2HData}}} false IOR:010000003400000049444c3a506c6174666f726d43726561746f724150492f506c6174666f726d43726561746f724150495365727665723a312e3000010000000000000068000000010102000d00000031302e3130342e32302e3234000006a814000000ff6269646972fe3eacc06701007b8400000000000200000000000000080000000100000000545441010000001c00000001000000010001000100000001000105090101000100000009010100 vpx_run ""  /home/mmoussa/workarea/cwr.lib false false "" false 0
