<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<!--
  Generated with Magillem 5.11.2.1 ( build id: 201707071153_5.11.2.1 ) at 8/3/23 5:17:23 AM
-->
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:mdsAttr="http://www.magillem.com/XMLSchema/Parameters/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
    <spirit:vendor>Vendor</spirit:vendor>
    <spirit:library>Library</spirit:library>
    <spirit:name>hssi_ss_csr</spirit:name>
    <spirit:version>1.0</spirit:version>
    <spirit:busInterfaces>
        <spirit:busInterface>
            <spirit:name>hssi_ss_csr_slave</spirit:name>
            <spirit:busType spirit:vendor="Magillem" spirit:library="MRV" spirit:name="MRVBusDef" spirit:version="1.0"/>
            <spirit:abstractionType spirit:vendor="Magillem" spirit:library="MRV" spirit:name="MRVAbsDef" spirit:version="1.0"/>
            <spirit:slave>
                <spirit:memoryMapRef spirit:memoryMapRef="hssi_ss_csr"/>
            </spirit:slave>
            <spirit:bitsInLau>32</spirit:bitsInLau>
            <spirit:endianness>little</spirit:endianness>
            <spirit:parameters>
                <spirit:parameter>
                    <spirit:name>_mre_definition_</spirit:name>
                    <spirit:value>hssi_ss_csr</spirit:value>
                </spirit:parameter>
            </spirit:parameters>
        </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:memoryMaps>
        <spirit:memoryMap>
            <spirit:name>hssi_ss_csr</spirit:name>
            <spirit:addressBlock>
                <spirit:name>hssi_ss_csr_block</spirit:name>
                <spirit:baseAddress>0x0</spirit:baseAddress>
                <spirit:range>0x118</spirit:range>
                <spirit:width>32</spirit:width>
                <spirit:usage>register</spirit:usage>
                <spirit:access>read-write</spirit:access>
                <spirit:parameters>
                    <spirit:parameter>
                        <spirit:name>_mre_default_</spirit:name>
                        <spirit:value>true</spirit:value>
                    </spirit:parameter>
                </spirit:parameters>
                <spirit:register>
                    <spirit:name>sscsrif_dfh_lo</spirit:name>
                    <spirit:description>&lt;b&gt;Device Feature Header Lo &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x0</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x10002015</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>feature_id</spirit:name>
                        <spirit:description>&lt;b&gt;Feature ID &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>12</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">12</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>12'h015</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>feature_rev</spirit:name>
                        <spirit:description>&lt;b&gt;Feature Revision &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>12</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>4'b0010</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>dfh_byte_offset</spirit:name>
                        <spirit:description>&lt;b&gt;Next DFH Byte Offset Bit [15:0]&lt;/b&gt;
          &lt;b&gt;Next DFH Address = 0x1000 (Current DFH Address + Next DFH Byte Offset Used to figure out Next DFH Address and as an indication for the maximum size of MMIO region occupied by this feature.&lt;/b&gt;
          &lt;b&gt;For last feature, this offset points to the beginning of the unallocated MMIO region, if any (or beyond the end of the MMIOspace). &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>16</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">16</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>16'h1000</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_dfh_lo</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_dfh_hi</spirit:name>
                    <spirit:description>&lt;b&gt;Device Feature Header Hi &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x4</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x30000000</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>dfh_byte_offset</spirit:name>
                        <spirit:description>&lt;b&gt;Next DFH Byte Offset Bit [39:32]&lt;/b&gt;
          &lt;b&gt;Next DFH Address = 0x00 (Current DFH Address + Next DFH Byte Offset Used to figure out Next DFH Address and as an indication for the maximum size of MMIO region occupied by this feature.&lt;/b&gt;
          &lt;b&gt;For last feature, this offset points to the beginning of the unallocated MMIO region, if any (or beyond the end of the MMIO space). &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>8'h00</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>end_of_list</spirit:name>
                        <spirit:description>&lt;b&gt;End of List &lt;/b&gt;
          &lt;p&gt;1'b0 = This is last feature header (see Next DFH Byte Offset) &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>7</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">7</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>feature_minor_revision</spirit:name>
                        <spirit:description>&lt;b&gt; Feature Minor Revision &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>dfh_version</spirit:name>
                        <spirit:description>&lt;b&gt; DFH Version. It is 0 is CSR doesn't exist and 1 if CSR exist(for OSC).As per HAS, current version is v0.5 , till it is approved dfh version has to be 0x0 &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>feature_type</spirit:name>
                        <spirit:description>&lt;b&gt;Feature Type &lt;/b&gt;
          &lt;p&gt;4'b0011 - v0 feature/interface &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>4'b0011</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_dfh_hi</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_feature_guid_l_low</spirit:name>
                    <spirit:description>&lt;b&gt; Feature GUID_L &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x8</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x18418b9d</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>low_guid</spirit:name>
                        <spirit:description>&lt;b&gt; lower 32 bit of Low 64-bit of GUID &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>32'h18418b9d</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_feature_guid_l_low</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_feature_guid_l_high</spirit:name>
                    <spirit:description>&lt;b&gt; Feature GUID_L &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xc</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x99a078ad</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>low_guid</spirit:name>
                        <spirit:description>&lt;b&gt; upper 32bit of Low 64-bit of GUID &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>32'h99a078ad</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_feature_guid_l_high</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_feature_guid_h_low</spirit:name>
                    <spirit:description>&lt;b&gt; Feature GUID_H &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x10</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0xd9db4a9b</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>high_guid</spirit:name>
                        <spirit:description>&lt;b&gt; lower 32 bit of High 64-bit of GUID &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>32'hd9db4a9b</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_feature_guid_h_low</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_feature_guid_h_high</spirit:name>
                    <spirit:description>&lt;b&gt; Feature GUID_H &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x14</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x4118a7cb</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>high_guid</spirit:name>
                        <spirit:description>&lt;b&gt; higher 32 bit of High 64-bit of GUID &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>32'h4118a7cb</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_feature_guid_h_high</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_csr_addr_l</spirit:name>
                    <spirit:description>&lt;b&gt; Feature CSR ADDR &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x18</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0xc0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>feature_csr</spirit:name>
                        <spirit:description>&lt;b&gt; Points to where the IP/SS proprietary feature CSRs start. &lt;/b&gt;
          &lt;b&gt; Need to provision space for future std DFH registers to grow &lt;/b&gt;
          &lt;b&gt; For all IP/SS, this field shall point to 0x60 &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>31</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">31</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>31'h00000060</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>csr_rel</spirit:name>
                        <spirit:description>&lt;b&gt; Point to CSR located in a different address space which may be outside of PCI BAR, mainly for ARM &lt;/b&gt;
          &lt;b&gt; 1'b0 = relative (offset from feature DFH start),1'b1 = absolute &lt;/b&gt;
          &lt;b&gt; For all IP/SS, this field shall be 1b0. &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>1'b0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_csr_addr_l</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_csr_addr_h</spirit:name>
                    <spirit:description>&lt;b&gt; Feature CSR ADDR &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x1c</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>feature_csr</spirit:name>
                        <spirit:description>&lt;b&gt; Points to where the IP/SS proprietary feature CSRs start. &lt;/b&gt;
          &lt;b&gt; Need to provision space for future std DFH registers to grow &lt;/b&gt;
          &lt;b&gt; For all IP/SS, this field shall point to 0x60 &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>32'h00000000</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_csr_addr_h</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_csr_size_grp_l</spirit:name>
                    <spirit:description>&lt;b&gt; Feature CSR Size Group  &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x20</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>has_params</spirit:name>
                        <spirit:description>&lt;b&gt; Indicates whether the optional Param Header and Param Y CSR are present or not.  &lt;/b&gt;
          &lt;b&gt; For all IP/SS, this field shall be 1b0 (no Param Header and no Param Y CSR) &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>31</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>1'b0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>grouping_id</spirit:name>
                        <spirit:description>&lt;b&gt; Used to group features / interfaces . To differentiate &amp; group different blocks within the pipeline  &lt;/b&gt;
          &lt;b&gt; For all IP/SS, this field is driver to zeros. &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>15</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">15</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>15'b000000000000000</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>instance_id</spirit:name>
                        <spirit:description>&lt;b&gt; Enumeration of instantiated IP   &lt;/b&gt;
          &lt;b&gt; A counter to differentiate each instances of the IP, advertise the instance ID assigned by Quartus &lt;/b&gt;
          &lt;b&gt; To allow software to build the graph. Value derived from DFHv1_INSTID parameter &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>16</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">16</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>16'h0000</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_csr_size_grp_l</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_csr_size_grp_h</spirit:name>
                    <spirit:description>&lt;b&gt; Feature CSR Size Group  &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x24</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x44</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>csr_size</spirit:name>
                        <spirit:description>&lt;b&gt; Size of CSR block in bytes &lt;/b&gt;
          &lt;b&gt; Specifies the size of the IP/SS proprietary feature CSR in Bytes &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>32'h00000044</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_csr_size_grp_h</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_version</spirit:name>
                    <spirit:description>&lt;b&gt;Version &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x60</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x10000</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>min_ver</spirit:name>
                        <spirit:description>&lt;b&gt;Minor Version Number (MNR): Indicates the minor version.&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>maj_ver</spirit:name>
                        <spirit:description>&lt;b&gt;Major Version Number (MNR): Indicates the Major version.&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>16</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">16</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>16'h0001</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_version</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_feature_list</spirit:name>
                    <spirit:description>&lt;b&gt;Feature List &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x64</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x1</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>axi4_support</spirit:name>
                        <spirit:description>&lt;b&gt;AXI-4 Support &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>1</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>hssi_num_ports</spirit:name>
                        <spirit:description>&lt;b&gt;Number of HSSI Ports Instantiated (NUM_PORTS parameter) &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>physical_port_enable</spirit:name>
                        <spirit:description>&lt;b&gt;Physical Port Enable &lt;/b&gt;
          &lt;p&gt;[ 6] - Port 0  Enable &lt;/p&gt;
          &lt;p&gt;[ 7] - Port 1  Enable &lt;/p&gt;
          &lt;p&gt;  . &lt;/p&gt;
          &lt;p&gt;  . &lt;/p&gt;
          &lt;p&gt;[21] - Port 15  Enable &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>16</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">16</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>10</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">10</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_feature_list</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port0_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 0 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x68</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_0_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 0 Profiles (PORT0_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 0 Ready Latency (PORT0_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 0 Data Bus Width (PORT0_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT0_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 0 Sub-Profiles.         &lt;/b&gt;
          &lt;p&gt;5'b10000 and above - Reserved&lt;/p&gt;
          &lt;p&gt;5'b01111 - 24G PCS           &lt;/p&gt;
          &lt;p&gt;5'b01110 - 12G PCS           &lt;/p&gt;
          &lt;p&gt;5'b01101 - 10G PCS           &lt;/p&gt;
          &lt;p&gt;5'b01100 - 9.8G PMA          &lt;/p&gt;
          &lt;p&gt;5'b01011 - 8.1G PMA          &lt;/p&gt;
          &lt;p&gt;5'b01010 - 6.1G PMA          &lt;/p&gt;
          &lt;p&gt;5'b01001 - 4.9G PMA          &lt;/p&gt;
          &lt;p&gt;5'b01000 - 3.0G PMA          &lt;/p&gt;
          &lt;p&gt;5'b00111 - 2.4G PMA          &lt;/p&gt;
          &lt;p&gt;5'b00110 - 1.2G PMA          &lt;/p&gt;
          &lt;p&gt;5'b00101 - 0.6G PMA          &lt;/p&gt;
          &lt;p&gt;5'b00100 - MAC + PCS         &lt;/p&gt;
          &lt;p&gt;5'b00011 - PCS               &lt;/p&gt;
          &lt;p&gt;5'b00010 - FlexE             &lt;/p&gt;
          &lt;p&gt;5'b00001 - OTN               &lt;/p&gt;
          &lt;p&gt;5'b00000 - None              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_0_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port0_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port1_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 1 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x6c</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_1_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 1 Profiles (PORT1_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 1 Ready Latency (PORT1_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 1 Data Bus Width (PORT1_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT1_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 1 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_1_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port1_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port2_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 2 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x70</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_2_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 2 Profiles (PORT2_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 2 Ready Latency (PORT2_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 2 Data Bus Width (PORT2_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT2_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 2 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_2_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port2_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port3_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 3 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x74</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_3_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 3 Profiles (PORT3_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 3 Ready Latency (PORT3_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 3 Data Bus Width (PORT3_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT3_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 3 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_3_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port3_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port4_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 4 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x78</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_4_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 4 Profiles (PORT4_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 4 Ready Latency (PORT4_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 4 Data Bus Width (PORT4_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT4_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 4 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_4_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port4_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port5_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 5 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x7c</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_5_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 5 Profiles (PORT5_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 5 Ready Latency (PORT5_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 5 Data Bus Width (PORT5_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT5_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 5 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_5_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port5_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port6_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 6 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x80</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_6_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 6 Profiles (PORT6_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 6 Ready Latency (PORT6_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 6 Data Bus Width (PORT6_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT6_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 6 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_6_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port6_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port7_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 7 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x84</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_7_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 7 Profiles (PORT7_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 7 Ready Latency (PORT7_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 7 Data Bus Width (PORT7_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT7_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 7 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_7_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port7_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port8_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 8 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x88</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_8_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 8 Profiles (PORT8_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 8 Ready Latency (PORT8_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 8 Data Bus Width (PORT8_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT8_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 8 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_8_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port8_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port9_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 9 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x8c</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_9_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 9 Profiles (PORT9_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 9 Ready Latency (PORT9_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 9 Data Bus Width (PORT9_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT9_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 9 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_9_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port9_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port10_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 10 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x90</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_10_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 10 Profiles (PORT10_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 10 Ready Latency (PORT10_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 10 Data Bus Width (PORT10_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT10_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 10 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_10_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port10_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port11_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 11 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x94</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_11_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 11 Profiles (PORT11_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 11 Ready Latency (PORT11_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 11 Data Bus Width (PORT11_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT11_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 11 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_11_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port11_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port12_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 12 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x98</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_12_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 12 Profiles (PORT12_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 12 Ready Latency (PORT12_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 12 Data Bus Width (PORT12_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT12_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 12 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_12_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port12_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port13_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 13 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x9c</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_13_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 13 Profiles (PORT13_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 13 Ready Latency (PORT13_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 13 Data Bus Width (PORT13_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT13_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 13 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_13_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port13_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port14_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 14 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xa0</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_14_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 14 Profiles (PORT14_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 14 Ready Latency (PORT14_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 14 Data Bus Width (PORT14_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT14_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 14 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_14_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port14_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_port15_param</spirit:name>
                    <spirit:description>&lt;b&gt;Interface Attribute Port 15 Parameters, (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xa4</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>port_15_profile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 15 Profiles (PORT15_PROFILE).&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>6</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">6</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_ready_latency</spirit:name>
                        <spirit:description>&lt;b&gt;Port 15 Ready Latency (PORT15_READY_LATENCY parameter).&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_databus_width</spirit:name>
                        <spirit:description>&lt;b&gt;Port 15 Data Bus Width (PORT15_DATA_WIDTH parameter).&lt;/b&gt;
          &lt;p&gt;3'b101: 1024 &lt;/p&gt;
          &lt;p&gt;3'b100: 512  &lt;/p&gt;
          &lt;p&gt;3'b011: 256  &lt;/p&gt;
          &lt;p&gt;3'b010: 128  &lt;/p&gt;
          &lt;p&gt;3'b001: 64   &lt;/p&gt;
          &lt;p&gt;3'b000: 32   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_lowspeed_eth_param</spirit:name>
                        <spirit:description>&lt;b&gt;Low Speed Ethernet MAC Interface (PORT15_LOW_SPEED_ETH parameter).&lt;/b&gt;
          &lt;p&gt;2'b10: XGMII &lt;/p&gt;
          &lt;p&gt;2'b01: GMII  &lt;/p&gt;
          &lt;p&gt;2'b00: MII   &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_drinpr_presence</spirit:name>
                        <spirit:description>&lt;b&gt;Indicate presence of Dynamic Reconfiguration in Partial Reconfiguration use case.&lt;/b&gt;
          &lt;p&gt;1: Dynamic Reconfiguration in Partial Reconfiguration use case presence &lt;/p&gt;
          &lt;p&gt;0: Dynamic Reconfiguration in Partial Reconfiguration use case not presence &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_subprofile</spirit:name>
                        <spirit:description>&lt;b&gt;Port 15 Sub-Profiles.&lt;/b&gt;
          &lt;p&gt;6'b100000: 400GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011111: 400GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011110: 200GAUI-8,          &lt;/p&gt;
          &lt;p&gt;6'b011101: 200GAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b011100: 200GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011011: 100GCAUI-4,         &lt;/p&gt;
          &lt;p&gt;6'b011010: 100GAUI-2,          &lt;/p&gt;
          &lt;p&gt;6'b011001: 100GAUI-1,          &lt;/p&gt;
          &lt;p&gt;6'b011000: 50GAUI-1,           &lt;/p&gt;
          &lt;p&gt;6'b010111: 50GAUI-2,           &lt;/p&gt;
          &lt;p&gt;6'b010110: 40GCAUI-4,          &lt;/p&gt;
          &lt;p&gt;6'b010101: 25GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010100: 10GbE,              &lt;/p&gt;
          &lt;p&gt;6'b010011: Ethernet PMA-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010010: Ethernet FEC-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010001: Ethernet PCS-Direct,&lt;/p&gt;
          &lt;p&gt;6'b010000: MII,                &lt;/p&gt;
          &lt;p&gt;6'b001111: General PMA-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001110: General FEC-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001101: General PCS-Direct, &lt;/p&gt;
          &lt;p&gt;6'b001100: OTN,                &lt;/p&gt;
          &lt;p&gt;6'b001011: Flex-E,             &lt;/p&gt;
          &lt;p&gt;6'b001010: TSE MAC,            &lt;/p&gt;
          &lt;p&gt;6'b001001: TSE PCS,            &lt;/p&gt;
          &lt;p&gt;6'b001000: LL10G,              &lt;/p&gt;
          &lt;p&gt;6'b000111: MRPHY,              &lt;/p&gt;
          &lt;p&gt;6'b000110: 10_25G,             &lt;/p&gt;
          &lt;p&gt;6'b000101: 25_50G,             &lt;/p&gt;
          &lt;p&gt;6'b000100: Ultra40G,           &lt;/p&gt;
          &lt;p&gt;6'b000011: LL40G,              &lt;/p&gt;
          &lt;p&gt;6'b000010: LL50G,              &lt;/p&gt;
          &lt;p&gt;6'b000001: Ultra100G,          &lt;/p&gt;
          &lt;p&gt;6'b000000: LL100G              &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>5</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_rsfec_enable</spirit:name>
                        <spirit:description>&lt;b&gt;RSFEC Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_anlt_enable</spirit:name>
                        <spirit:description>&lt;b&gt;ANLT Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_15_ptp_enable</spirit:name>
                        <spirit:description>&lt;b&gt;PTP Enabled &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_port15_param</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_cmd_sts</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Command/Status &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xa8</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>read_command</spirit:name>
                        <spirit:description>&lt;b&gt;Read Command &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>write_command</spirit:name>
                        <spirit:description>&lt;b&gt;Write Command &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ack_trans</spirit:name>
                        <spirit:description>&lt;b&gt;ACK_TRANS: Bit gets asserted by hw when transaction is complete. Gets cleared by hw, when hw receives the next command. &lt;/b&gt;
          &lt;p&gt; 0- indicates, a command is getting processed.&lt;/p&gt;
          &lt;p&gt; 1- Indicates, the earlier command processing is complete and it's ready to accept next command.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>busy</spirit:name>
                        <spirit:description>Busy</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>error</spirit:name>
                        <spirit:description>Error</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>xcvr_reg_byte_no</spirit:name>
                        <spirit:description>&lt;b&gt;XCVR Reg Byte Num &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>25</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">25</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_cmd_sts</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_ctrl_addr</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Control 1 &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xac</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>sal_command</spirit:name>
                        <spirit:description>&lt;b&gt;RSAL Command:&lt;/b&gt;
          &lt;p&gt;0x0 NOP                     &lt;/p&gt;
          &lt;p&gt;0x1 get_hssi_profile        &lt;/p&gt;
          &lt;p&gt;0x2 set_hssi_profile        &lt;/p&gt;
          &lt;p&gt;0x3 read_MAC_statistic      &lt;/p&gt;
          &lt;p&gt;0x4 get_mtu                 &lt;/p&gt;
          &lt;p&gt;0x5 Set CSR                 &lt;/p&gt;
          &lt;p&gt;0x6 Get CSR                 &lt;/p&gt;
          &lt;p&gt;0x7 Enable loopback         &lt;/p&gt;
          &lt;p&gt;0x8 Disable loopback        &lt;/p&gt;
          &lt;p&gt;0x9 - 0xFE reserved         &lt;/p&gt;
          &lt;p&gt;0xFF firmware_versionserved &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_addr</spirit:name>
                        <spirit:description>&lt;b&gt;Port/Address: &lt;/b&gt;
          &lt;p&gt;When SAL command = get_hssi_profile, set_hssi_profile, enable loopback, disable loopback, [11:8] = Port&lt;/p&gt;
          &lt;p&gt;When SAL command = get_csr, set_csr, [11:8] = Address[3:0]&lt;/p&gt;
          &lt;p&gt;Others[11:8] = 4'b0 &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>channel_addr</spirit:name>
                        <spirit:description>&lt;b&gt;Channel/Address:&lt;/b&gt;
          &lt;p&gt;When SAL command = get_hssi_profile, set_hssi_profile, enable loopback, disable loopback, [15:12] = Channel&lt;/p&gt;
          &lt;p&gt;When SAL command = get_csr, set_csr, [15:12] = Address[7:4]&lt;/p&gt;
          &lt;p&gt;Others, [15:12] = 4'b0 &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>12</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>addr_msb</spirit:name>
                        <spirit:description>&lt;b&gt;Address bit [23:8] &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>16</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">16</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_ctrl_addr</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_rd_data</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Read Data &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xb0</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>write_data</spirit:name>
                        <spirit:description>&lt;b&gt;Read data &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_rd_data</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_wr_data</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Write Data &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xb4</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>write_data</spirit:name>
                        <spirit:description>&lt;b&gt;Write data &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_wr_data</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_gmii_xgmii_tx_latency</spirit:name>
                    <spirit:description>&lt;b&gt;GMII/XGMII TX Latency &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xb8</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>tx_latency</spirit:name>
                        <spirit:description>&lt;b&gt;gmii_tx_latency/xgmii_tx_latency &lt;/b&gt;
          &lt;b&gt;The latency of the PHY excluding the PMA block on the TX datapath:&lt;/b&gt;
          &lt;p&gt;Bits [15:10], [21:10] and [23:10]: The number of clock cycles.&lt;/p&gt;
          &lt;p&gt;Bits [9:0]: The fractional number of clock cycles.&lt;/p&gt;
          &lt;p&gt;The width is:&lt;/p&gt;
          &lt;p&gt;16 bits for 1G/2.5G/10G (MGBASE-T) with IEEE 1588 configurations.&lt;/p&gt;
          &lt;p&gt;22 bits for 2.5G, 1G/2.5G, 10M/100M/1G/2.5G, 1G/2.5G/10G (MGBASE-T),10M/100M/1G/2.5G/10G(MGBASE-T)&lt;/p&gt;
          &lt;p&gt;24 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations.&lt;/p&gt;
          &lt;b&gt;This signal is available when only the Enable IEEE 1588 Precision Time Protocol parameter is selected.&lt;/b&gt;
          &lt;b&gt;Note:&lt;/b&gt;
          &lt;b&gt;For USXGMII configuration, the latency value may be unstable for the first three transmitted packets times (at least 64 bytes). 
             You should not use the latency value within this period. Only applicable for MRPHY profile. Reserved for other profiles.&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>24</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">24</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_gmii_xgmii_tx_latency</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_gmii_xgmii_rx_latency</spirit:name>
                    <spirit:description>&lt;b&gt;GMII/XGMII RX Latency &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xbc</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>rx_latency</spirit:name>
                        <spirit:description>&lt;b&gt;gmii_rx_latency/xgmii_rx_latency &lt;/b&gt;
          &lt;b&gt;The latency of the PHY excluding the PMA block on the TX datapath:&lt;/b&gt;
          &lt;p&gt;Bits [15:10], [21:10] and [23:10]: The number of clock cycles.&lt;/p&gt;
          &lt;p&gt;Bits [9:0]: The fractional number of clock cycles.&lt;/p&gt;
          &lt;p&gt;The width is:&lt;/p&gt;
          &lt;p&gt;16 bits for 1G/2.5G/10G (MGBASE-T) with IEEE 1588 configurations.&lt;/p&gt;
          &lt;p&gt;22 bits for 2.5G, 1G/2.5G, 10M/100M/1G/2.5G, 1G/2.5G/10G (MGBASE-T),10M/100M/1G/2.5G/10G(MGBASE-T)&lt;/p&gt;
          &lt;p&gt;24 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations.&lt;/p&gt;
          &lt;b&gt;This signal is available when only the Enable IEEE 1588 Precision Time Protocol parameter is selected.&lt;/b&gt;
          &lt;b&gt;Note:&lt;/b&gt;
          &lt;b&gt;For USXGMII configuration, the latency value may be unstable for the first three transmitted packets times (at least 64 bytes). 
             You should not use the latency value within this period. Only applicable for MRPHY profile. Reserved for other profiles.&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>24</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">24</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_gmii_xgmii_rx_latency</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port0_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port0 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xc0</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip0_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip0_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip1_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip1_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port0_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port1_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port1 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xc4</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip0_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip0_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip1_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip1_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port1_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port2_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port2 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xc8</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip0_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip0_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip1_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip1_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port2_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port3_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port3 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xcc</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip0_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip0_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip1_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip1_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port3_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port4_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port4 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xd0</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip2_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip2_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip3_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip3_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port4_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port5_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port5 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xd4</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip2_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip2_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip3_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip3_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port5_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port6_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port6 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xd8</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip2_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip2_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip3_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip3_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port6_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port7_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port7 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xdc</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip2_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip2_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip3_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip3_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port7_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port8_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port8 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xe0</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip4_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip4_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip5_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip5_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port8_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port9_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port9 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xe4</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip4_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip4_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip5_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip5_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port9_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port10_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port10 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xe8</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip4_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip4_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip5_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip5_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port10_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port11_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port11 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xec</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip4_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip4_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip5_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip5_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port11_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port12_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port12 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xf0</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip6_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip6_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip7_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip7_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port12_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port13_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port13 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xf4</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip6_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip6_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip7_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip7_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port13_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port14_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port14 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xf8</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip6_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip6_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip7_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip7_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port14_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_eth_port15_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Ethernet port15 Status (Depends on NUM_PORTS parameter, read returns reserved value 0 if port does not exist) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0xfc</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>o_ehip_ready</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip_ready:&lt;/b&gt;
          &lt;p&gt;The Ethernet channel deasserts this signal in response to an
             i_csr_rst_n or i_tx_rst_n reset, or either of the corresponding
             soft resets. After the reset process completes, the channel reasserts
             this signal to indicate that the Hard IP for Ethernet block has
             completed initialization and is ready to interoperate with the main
             Intel Stratix 10 die. While the o_ehip_ready signal is low, the 
             channel's datapath is not ready for data on the client interface nor
             ready for register accesses on the Ethernet reconfiguration interface.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_rx_hi_ber</spirit:name>
                        <spirit:description>&lt;b&gt;o_rx_hi_ber:&lt;/b&gt;
          &lt;p&gt;Asserted to indicate the RX PCS of the corresponding Ethernet
             channel is in a HI BER state according to Figure 82-15 in the IEEE 802.3-
             2015 Standard. The IP core uses this signal in autonegotiation and link
             training. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_cdr_lock</spirit:name>
                        <spirit:description>&lt;b&gt;o_cdr_lock:&lt;/b&gt;
          &lt;p&gt;Indicates that the recovered clocks are locked to data. The
             o_clk_rec_div64[n] and o_clk_rec_div66[n] clocks are reliable only after
             o_cdr_lock[n] is asserted. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_am_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_am_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX PCS completes detection of alignment markers
             and deskew of the virtual PCS lanes in the corresponding Ethernet
             100G channel. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_block_lock</spirit:name>
                        <spirit:description>&lt;b&gt;rx_block_lock:&lt;/b&gt;
          &lt;p&gt;Asserted when the corresponding Ethernet channel completes 66-bit
             block boundary alignment on all PCS lanes. Each channel has its own
             block lock signal. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>4</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>link_fault_gen_en</spirit:name>
                        <spirit:description>&lt;b&gt;link_fault_gen_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>5</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_en</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_en:&lt;/b&gt;
          &lt;p&gt;Asserted if the IP core includes Clause 66 for unidirectional support. This
             signal is available if you turn on Enable link fault generation in the
             parameter editor. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>7</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_force_remote_fault</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_force_remote_fault:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 2. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>9</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>unidirectional_remote_fault_dis</spirit:name>
                        <spirit:description>&lt;b&gt;unidirectional_remote_fault_dis:&lt;/b&gt;
          &lt;p&gt;When asserted, this signal indicates the state of the tx_unidir_control
             register bit 1. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>pcs_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;pcs_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
             11: An uncorrectable error occurred and the error data appears at the
             output.
             10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
             01: Not valid.
             00: No error
             Only applicable for TSE_PCS profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>mac_eccstatus</spirit:name>
                        <spirit:description>&lt;b&gt;mac_eccstatus[1:0]:&lt;/b&gt;
          &lt;p&gt;Indicates the ECC status. This signal is synchronized to the reg_clk clock
             domain.
              11: An uncorrectable error occurred and the error data appears at the
             output.
              10: A correctable error occurred and the error has been corrected at the
             output.
             However, the memory array has not been updated.
              01: Not valid.
              00: No error.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>13</spirit:bitOffset>
                        <spirit:bitWidth>2</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">2</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_10</spirit:name>
                        <spirit:description>&lt;b&gt;set_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps selection. Can be driven to 1 by an external device, for example a
             PHY
             device, to indicate that the MAC function is connected to a 10-Mbps PHY
             device.
             When set to 0, the MAC function is set to operate in 100-Mbps or gigabit
             mode.
             This signal is ignored when the ETH_SPEED or ENA_10 bit in the
             command_config register is set to 1. The ENA_10 bit has a higher priority
             than
             this signal.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>15</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>set_1000</spirit:name>
                        <spirit:description>&lt;b&gt;set_1000:&lt;/b&gt;
          &lt;p&gt;Gigabit mode selection. Can be driven to 1 by an external device, for
             example a PHY device, to set the MAC function to operate in gigabit. When
             set to 0, the MAC is set to operate in 10/100 Mbps. This signal is ignored
             when the ETH_SPEED bit in the command_config register is set to 1.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>16</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ena_10</spirit:name>
                        <spirit:description>&lt;b&gt;ena_10:&lt;/b&gt;
          &lt;p&gt;10 Mbps enable. This signal is set to 1 to indicate that the PHY interface
             should operate at 10 Mbps. Valid only when the eth_mode signal is set to 0.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>17</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>eth_mode</spirit:name>
                        <spirit:description>&lt;b&gt;eth_mode:&lt;/b&gt;
          &lt;p&gt;Ethernet mode. This signal is set to 1 when the MAC function is configured
             to operate at 1000 Mbps; set to 0 when it is configured to operate at 10/100
             Mbps.
             Only applicable for TSE_MAC profile. Reserved for other profiles. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>18</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>load_recipe_err</spirit:name>
                        <spirit:description>&lt;b&gt;load_recipe_err:&lt;/b&gt;
          &lt;p&gt;Load Recipe Error Status.This bit reports the error status of load PMA recipe at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>cal_err</spirit:name>
                        <spirit:description>&lt;b&gt;cal_err:&lt;/b&gt;
          &lt;p&gt;Calibration Error Status.This bit reports the error status of ical/pcal at power on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>20</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_lanes_stable</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_lanes_stable:&lt;/b&gt;
          &lt;p&gt; Asserted when physical TX lanes are stable and ready to transmit data for the corresponding Ethernet port. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>21</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rx_pcs_ready</spirit:name>
                        <spirit:description>&lt;b&gt;Rx_pcs_ready:&lt;/b&gt;
          &lt;p&gt; Asserted when the RX lanes of the corresponding Ethernet port are fully aligned and ready to receive data. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>22</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;Tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; Tx Ethernet port pll lock &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>23</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip6_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip6_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>24</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>o_ehip7_tx_pll_locked</spirit:name>
                        <spirit:description>&lt;b&gt;o_ehip7_tx_pll_locked: &lt;/b&gt;
          &lt;p&gt; PTP channels Tx_pll_locked (o_ehip{0..NUM_PORT/2}_tx_pll_locked, applicable only in E-tile. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>25</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>parity_error</spirit:name>
                        <spirit:description>&lt;b&gt;Parity Error on received packet &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>26</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>local_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;local_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a local fault: the RX PCS detected a problem that prevents it
             from receiving data. This signal is functional only if you set the
             Choose Link Fault generation option parameter to the value of
             Bidirectional or Unidirectional in the parameter editor or if you
             overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir or
             lf_unidir. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>27</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>remote_fault_status_direct</spirit:name>
                        <spirit:description>&lt;b&gt;remote_fault_status:&lt;/b&gt;
          &lt;p&gt;Asserted when the RX MAC of the corresponding Ethernet channel
             detects a remote fault: the remote link partner sent remote fault
             ordered sets indicating that it is unable to receive data. This signal is 
             functional only if you set the Choose Link Fault generation option
             parameter to the value of Bidirectional in the parameter editor or if
             you overwrite the parameter editor parameter by setting the
             link_fault_mode RTL parameter to the value of lf_bidir.&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>28</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>29</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">5</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_eth_port15_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_tse_ctrl</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI TSE Control (Only applicable for TSE_MAC profile, Reserved for other profiles) &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x100</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>Magic_wakeup</spirit:name>
                        <spirit:description>&lt;b&gt;Magic_wakeup:&lt;/b&gt;
          &lt;p&gt;If the MAC function is in the power-down state, the MAC function asserts
             this signal to indicate that a magic packet has been detected and the node is
             requested to restore its normal frame reception mode.
             This signal is present only if the Enable magic packet detection option is
             turned on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>Magic_sleep_n</spirit:name>
                        <spirit:description>&lt;b&gt;Magic_sleep_n:&lt;/b&gt;
          &lt;p&gt;Assert this active-low signal to put the node into a power-down state.
             If magic packets are supported (the MAGIC_ENA bit in the command_config
             register is set to 1), the receiver logic stops writing data to the receive FIFO
             buffer and the magic packet detection logic is enabled. Setting this signal to
             1 restores the normal frame reception mode.
             This signal is present only if the Enable magic packet detection option is
             turned on. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>30</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">30</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_tse_ctrl</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_debug_ctrl</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Debug Control for LED Status Signals &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x108</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x18800</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>override_led_speed</spirit:name>
                        <spirit:description>&lt;b&gt; Override value for portN_led_speed[2:0], used for debug and testing.&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>override_led_status</spirit:name>
                        <spirit:description>&lt;b&gt; Override value for portN_led_status[5:3], used for debug and testing &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>3</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">3</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>port_led_status_override</spirit:name>
                        <spirit:description>&lt;b&gt;Port N LED status override:&lt;/b&gt;
                        &lt;p&gt;Select which port to override the LED status interface signals.
                        LED status override bit must be set to 1 together with Port N LED status override ports and values to take effect.  
                                4'b1111 - port 15
                                :
                                4'b0000 - port 0. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>6</spirit:bitOffset>
                        <spirit:bitWidth>4</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">4</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>led_status_override_enable</spirit:name>
                        <spirit:description>&lt;b&gt; LED status override enable: &lt;/b&gt;
                        &lt;p&gt; Enable the LED status interface signals override. &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>10</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>led_status_blinking_timer</spirit:name>
                        <spirit:description>&lt;b&gt; LED status signal blinking timer (in terms of 10ms) &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>11</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>49</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>19</spirit:bitOffset>
                        <spirit:bitWidth>13</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">13</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_debug_ctrl</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_hotplug_debug_ctrl</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Debug Control for HOTPLUG module &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x10c</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x9c400000</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>hotplug_control</spirit:name>
                        <spirit:description>&lt;b&gt; Hotplug control bits used for debug and testing.&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>32</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>read-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">32</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0x9C400000</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_hotplug_debug_ctrl</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_hotplug_debug_sts</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI Debug Status for Hotplug &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x110</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-only</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>hotplug_status</spirit:name>
                        <spirit:description>&lt;b&gt; Hotplug module status.&lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>8</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">8</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>8</spirit:bitOffset>
                        <spirit:bitWidth>24</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">24</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_hotplug_debug_sts</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
                <spirit:register>
                    <spirit:name>sscsrif_hssi_general_status</spirit:name>
                    <spirit:description>&lt;b&gt;HSSI General Status &lt;/b&gt;</spirit:description>
                    <spirit:addressOffset>0x114</spirit:addressOffset>
                    <spirit:size>32</spirit:size>
                    <spirit:access>read-write</spirit:access>
                    <spirit:reset>
                        <spirit:value>0x0</spirit:value>
                        <spirit:mask>0xffffffff</spirit:mask>
                    </spirit:reset>
                    <spirit:field>
                        <spirit:name>ecc_error_m20k_sal_nios</spirit:name>
                        <spirit:description>&lt;b&gt; ECC error on M20K &lt;/b&gt;
          &lt;p&gt; 1'b1 - ECC error detected &lt;/p&gt;
          &lt;p&gt; 1'b0 - No ECC error detected &lt;/p&gt;
          &lt;p&gt; [0:0] - SAL NIOS M20K Error &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>0</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ecc_error_m20k_avst</spirit:name>
                        <spirit:description>&lt;b&gt; ECC error on M20K &lt;/b&gt;
          &lt;p&gt; 1'b1 - ECC error detected &lt;/p&gt;
          &lt;p&gt; 1'b0 - No ECC error detected &lt;/p&gt;
          &lt;p&gt; [1:1] -  AVST Bridge M20K Error (M20K ECC status from all active ports OR together)&lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>1</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>ecc_error_m20k_jtag</spirit:name>
                        <spirit:description>&lt;b&gt; ECC error on M20K &lt;/b&gt;
          &lt;p&gt; 1'b1 - ECC error detected &lt;/p&gt;
          &lt;p&gt; 1'b0 - No ECC error detected &lt;/p&gt;
          &lt;p&gt; [2:2] - JTAG Avalon Master M20K Error &lt;/p&gt;</spirit:description>
                        <spirit:bitOffset>2</spirit:bitOffset>
                        <spirit:bitWidth>1</spirit:bitWidth>
                        <spirit:access>read-write</spirit:access>
                        <spirit:modifiedWriteValue>oneToClear</spirit:modifiedWriteValue>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value>write-only</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_hwset_</spirit:name>
<spirit:value spirit:format="bool">true</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">1</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:field>
                        <spirit:name>rsvd</spirit:name>
                        <spirit:description>&lt;b&gt;Reserved &lt;/b&gt;</spirit:description>
                        <spirit:bitOffset>3</spirit:bitOffset>
                        <spirit:bitWidth>29</spirit:bitWidth>
                        <spirit:access>read-only</spirit:access>
                        <spirit:parameters>
                            <spirit:parameter>
<spirit:name>_sysrdl_hw_</spirit:name>
<spirit:value></spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_sysrdl_fieldwidth_</spirit:name>
<spirit:value spirit:format="long">29</spirit:value>
                            </spirit:parameter>
                            <spirit:parameter>
<spirit:name>_mre_formatted_reset_value_</spirit:name>
<spirit:value>0</spirit:value>
                            </spirit:parameter>
                        </spirit:parameters>
                    </spirit:field>
                    <spirit:parameters>
                        <spirit:parameter>
                            <spirit:name>_mre_definition_</spirit:name>
                            <spirit:value>reg_sscsrif_hssi_general_status</spirit:value>
                        </spirit:parameter>
                        <spirit:parameter>
                            <spirit:name>_sysrdl_accesswidth_</spirit:name>
                            <spirit:value spirit:format="long">32</spirit:value>
                        </spirit:parameter>
                    </spirit:parameters>
                </spirit:register>
            </spirit:addressBlock>
            <spirit:addressUnitBits>8</spirit:addressUnitBits>
        </spirit:memoryMap>
    </spirit:memoryMaps>
    <spirit:vendorExtensions>
        <mdsAttr:attributes>
            <mdsAttr:group mdsAttr:groupName="MRE_UserDefinedProperties">
                <mdsAttr:attribute mdsAttr:name="Internal">
                    <mdsAttr:value mdsAttr:author="boolean" mdsAttr:comment="field|reg" mdsAttr:date="reg|field" mdsAttr:path="false" mdsAttr:prompt="false" mdsAttr:type="boolean"/>
                </mdsAttr:attribute>
                <mdsAttr:attribute mdsAttr:name="ValRTLSignal">
                    <mdsAttr:value mdsAttr:author="string" mdsAttr:comment="field" mdsAttr:date="field" mdsAttr:path="not_set" mdsAttr:prompt="not_set" mdsAttr:type="string"/>
                </mdsAttr:attribute>
                <mdsAttr:attribute mdsAttr:name="AccessType">
                    <mdsAttr:value mdsAttr:author="string" mdsAttr:comment="field" mdsAttr:date="field" mdsAttr:path="RSV" mdsAttr:prompt="RSV" mdsAttr:type="string"/>
                </mdsAttr:attribute>
                <mdsAttr:attribute mdsAttr:name="UVM_HW_Access">
                    <mdsAttr:value mdsAttr:author="string" mdsAttr:comment="field" mdsAttr:date="field" mdsAttr:path="" mdsAttr:type="string"/>
                </mdsAttr:attribute>
                <mdsAttr:attribute mdsAttr:name="UVM_SW_Access">
                    <mdsAttr:value mdsAttr:author="string" mdsAttr:comment="field" mdsAttr:date="field" mdsAttr:path="" mdsAttr:type="string"/>
                </mdsAttr:attribute>
                <mdsAttr:attribute mdsAttr:name="rtl_modules">
                    <mdsAttr:value mdsAttr:author="string" mdsAttr:comment="field" mdsAttr:date="field" mdsAttr:path="" mdsAttr:type="string"/>
                </mdsAttr:attribute>
                <mdsAttr:attribute mdsAttr:name="hdl_path">
                    <mdsAttr:value mdsAttr:author="string" mdsAttr:comment="field" mdsAttr:date="field" mdsAttr:path="" mdsAttr:type="string"/>
                </mdsAttr:attribute>
            </mdsAttr:group>
        </mdsAttr:attributes>
    </spirit:vendorExtensions>
</spirit:component>
