--
-- VHDL Test Bench idx_fpga_lib.bench_PDACS_ES96.PDACS_ES96_tester
--
-- Created:
--          by - nort.UNKNOWN (NORT-XPS14)
--          at - 20:53:33 07/27/2018
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2016.1 (Build 8)
--
LIBRARY idx_fpga_lib;
USE idx_fpga_lib.ptrhm.all;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;


ENTITY bench_PDACS_ES96 IS
  GENERIC (
    DACS_BUILD_NUMBER   : std_logic_vector(15 DOWNTO 0) := X"0031";
    INSTRUMENT_ID       : std_logic_vector(15 DOWNTO 0) := X"0004";
    N_INTERRUPTS        : integer range 15 downto 1     := 1;
    N_QCLICTRL          : integer range 5 downto 0      := 0;
    N_VM                : integer range 5 downto 0      := 1;
    N_LK204             : integer range 1 downto 0      := 0;
    N_TEMP_SENSOR       : integer range 1 downto 0      := 0;
    N_PTRH              : integer range 5 downto 1      := 2;
    N_ISBITS            : integer range 8 downto 1      := 2;
    ESID                : ESID_array                    := ( 1, 0 );
    ESwitchBit          : ESB_array                     := ( 0, 0 );
    ISwitchBit          : ISB_array                     := ( 1, 0 );
    ESwitchAddr         : ESA_array                     := ( "0000000", "0000000" );
    N_AO_CHIPS          : natural range 15 downto 1     := 2;
    CTR_UG_N_BDS        : integer range 5 downto 0      := 0;
    IDX_N_CHANNELS      : integer range 15 downto 1     := 1;
    DIGIO_N_CONNECTORS  : integer range 4 DOWNTO 1      := 3;
    DIGIO_FORCE_DIR     : std_ulogic_vector             := "111110000000000000";
    DIGIO_FORCE_DIR_VAL : std_ulogic_vector             := "000110000000000000";
    CMD_PROC_N_CMDS     : integer                       := 12;
    N_ADC               : integer range 4 downto 0      := 2;
    ADC_NBITSHIFT       : integer range 31 downto 0     := 1;
    ADC_RATE_DEF        : std_logic_vector(4 DOWNTO 0)  := "01001"
  );
END ENTITY bench_PDACS_ES96;


LIBRARY idx_fpga_lib;
USE idx_fpga_lib.ALL;


ARCHITECTURE rtl OF bench_PDACS_ES96 IS

  -- Architecture declarations

  -- Internal signal declarations
  SIGNAL AI_AD_CNV              : std_ulogic_vector( 1 DOWNTO 0 );
  SIGNAL AI_AD_MISO             : std_ulogic_vector( 1 DOWNTO 0 );
  SIGNAL AI_AD_SCK              : std_ulogic_vector( 1 DOWNTO 0 );
  SIGNAL AI_AFE_CS_B            : std_ulogic_vector( 1 DOWNTO 0 );
  SIGNAL AI_AFE_MOSI            : std_ulogic_vector( 1 DOWNTO 0 );
  SIGNAL AI_AFE_SCK             : std_ulogic_vector( 1 DOWNTO 0 );
  SIGNAL AI_MUX0_A              : std_ulogic_vector( 2 DOWNTO 0 );
  SIGNAL AI_MUX1_A              : std_ulogic_vector( 2 DOWNTO 0 );
  SIGNAL DA_CS_B                : std_logic_vector( 1 DOWNTO 0 );
  SIGNAL DA_CLR_B               : std_ulogic;
  SIGNAL DA_LDAC_B              : std_ulogic;
  SIGNAL DA_SCK                 : std_ulogic;
  SIGNAL DA_SDI                 : std_ulogic;
  SIGNAL BIO                    : std_logic_vector( 15 DOWNTO 0 );
  SIGNAL DIO                    : std_logic_vector( 119 DOWNTO 0 );
  SIGNAL DIO_DIR                : std_logic_vector( 14 DOWNTO 0 );
  SIGNAL DIO_OE                 : std_ulogic;
  SIGNAL DIO_OE_B               : std_ulogic;
  SIGNAL GPIO_LED               : std_logic_vector( 3 DOWNTO 0 );
  SIGNAL GPIO_SW                : std_logic_vector( 3 DOWNTO 0 );
  SIGNAL FPGA_CMDENBL           : std_ulogic;
  SIGNAL FPGA_CMDENBL_B         : std_ulogic;
  SIGNAL FPGA_CMDSTRB           : std_ulogic;
  SIGNAL FPGA_CMDSTRB_B         : std_ulogic;
  SIGNAL FPGA_CMD_DIR           : std_ulogic;
  SIGNAL FPGA_CPU_RESET         : std_ulogic;
  SIGNAL FPGA_SYSCLK            : std_ulogic;
  SIGNAL FTDI_D                 : std_logic_vector( 7 DOWNTO 0 );
  SIGNAL FTDI_RD                : std_logic;
  SIGNAL FTDI_RXF               : std_logic;
  SIGNAL FTDI_TXE               : std_ulogic;
  SIGNAL FTDI_SI                : std_logic;
  SIGNAL FTDI_WR                : std_logic;
  SIGNAL GPIO_ERROR_LED         : std_logic;
  SIGNAL IIC_SCL                : std_logic;
  SIGNAL IIC_SDA                : std_logic;
  SIGNAL USB_1_RX               : std_logic;
  SIGNAL USB_1_TX               : std_logic;
  SIGNAL COUNT                  : std_logic_vector( 7 DOWNTO 0 );
  SIGNAL COUNT_LE               : std_logic_vector( 7 DOWNTO 0 );
  SIGNAL COUNT_SDN              : std_ulogic;
  SIGNAL FPGA_CSO_B             : std_ulogic;
  SIGNAL FPGA_D0_DIN_MISO_MISO1 : std_ulogic;
  SIGNAL FPGA_D1_MISO2          : std_ulogic;
  SIGNAL FPGA_D2_MISO3          : std_ulogic;
  SIGNAL FPGA_MOSI_CSI_B_MISO0  : std_ulogic;
  SIGNAL FPGA_MSD_CS_B          : std_ulogic;
  SIGNAL FPGA_UFM_CS_B          : std_ulogic;
  SIGNAL FPGA_XCLK              : std_ulogic;
  SIGNAL FPGA_XTRIG             : std_ulogic;
  SIGNAL FTDI_PWREN_B           : std_ulogic;
  SIGNAL FTDI_SIWU              : std_ulogic;
  SIGNAL FTDI_SPR_AC1           : std_ulogic;
  SIGNAL FTDI_SPR_AC6           : std_ulogic;
  SIGNAL FTDI_SPR_AC7           : std_ulogic;
  SIGNAL FTDI_SPR_AD3           : std_ulogic;
  SIGNAL FTDI_SPR_AD5           : std_ulogic;
  SIGNAL FTDI_SPR_AD6           : std_ulogic;
  SIGNAL FTDI_SPR_AD7           : std_ulogic;
  SIGNAL FTDI_SPR_BC5           : std_ulogic;
  SIGNAL FTDI_SPR_BC6           : std_ulogic;
  SIGNAL FTDI_SPR_BC7           : std_ulogic;
  SIGNAL FTDI_SUSPEND_B         : std_ulogic;
  SIGNAL FTDI_UPLOAD            : std_ulogic;
  SIGNAL GPIO_HDR_LO            : std_logic_vector( 7 DOWNTO 0 );
  SIGNAL GPIO_HDR_HI            : std_logic_vector( 15 DOWNTO 8 );
  SIGNAL MPS_PFO_B              : std_ulogic;
  SIGNAL MPS_RESET_B            : std_ulogic;
  SIGNAL MPS_WDI                : std_ulogic;
  SIGNAL PHY_COL                : std_ulogic;
  SIGNAL PHY_CRS                : std_ulogic;
  SIGNAL PHY_INT                : std_ulogic;
  SIGNAL PHY_MDC                : std_ulogic;
  SIGNAL PHY_MDIO               : std_ulogic;
  SIGNAL PHY_RESET              : std_ulogic;
  SIGNAL PHY_RXCTL_RXDV         : std_ulogic;
  SIGNAL PHY_RXC_RXCLK          : std_ulogic;
  SIGNAL PHY_RXD0               : std_ulogic;
  SIGNAL PHY_RXD1               : std_ulogic;
  SIGNAL PHY_RXD2               : std_ulogic;
  SIGNAL PHY_RXD3               : std_ulogic;
  SIGNAL PHY_RXER               : std_ulogic;
  SIGNAL PHY_TXCLK              : std_ulogic;
  SIGNAL PHY_TXCTL_TXEN         : std_ulogic;
  SIGNAL PHY_TXD0               : std_ulogic;
  SIGNAL PHY_TXD1               : std_ulogic;
  SIGNAL PHY_TXD2               : std_ulogic;
  SIGNAL PHY_TXD3               : std_ulogic;
  SIGNAL USB_1_CTS              : std_ulogic;
  SIGNAL USB_1_RTS              : std_ulogic;


  -- Component declarations
  COMPONENT PDACS_ES96
    GENERIC (
      DACS_BUILD_NUMBER   : std_logic_vector(15 DOWNTO 0) := X"0031";
      INSTRUMENT_ID       : std_logic_vector(15 DOWNTO 0) := X"0004";
      N_INTERRUPTS        : integer range 15 downto 1     := 1;
      N_QCLICTRL          : integer range 5 downto 0      := 0;
      N_VM                : integer range 5 downto 0      := 1;
      N_LK204             : integer range 1 downto 0      := 0;
      N_TEMP_SENSOR       : integer range 1 downto 0      := 0;
      N_PTRH              : integer range 5 downto 1      := 2;
      N_ISBITS            : integer range 8 downto 1      := 2;
      ESID                : ESID_array                    := ( 1, 0 );
      ESwitchBit          : ESB_array                     := ( 0, 0 );
      ISwitchBit          : ISB_array                     := ( 1, 0 );
      ESwitchAddr         : ESA_array                     := ( "0000000", "0000000" );
      N_AO_CHIPS          : natural range 15 downto 1     := 2;
      CTR_UG_N_BDS        : integer range 5 downto 0      := 0;
      IDX_N_CHANNELS      : integer range 15 downto 1     := 1;
      DIGIO_N_CONNECTORS  : integer range 4 DOWNTO 1      := 3;
      DIGIO_FORCE_DIR     : std_ulogic_vector             := "111110000000000000";
      DIGIO_FORCE_DIR_VAL : std_ulogic_vector             := "000110000000000000";
      CMD_PROC_N_CMDS     : integer                       := 12;
      N_ADC               : integer range 4 downto 0      := 2;
      ADC_NBITSHIFT       : integer range 31 downto 0     := 1;
      ADC_RATE_DEF        : std_logic_vector(4 DOWNTO 0)  := "01001"
    );
    PORT (
      AI_AD_CNV              : OUT    std_ulogic_vector( 1 DOWNTO 0 );
      AI_AD_MISO             : IN     std_ulogic_vector( 1 DOWNTO 0 );
      AI_AD_SCK              : OUT    std_ulogic_vector( 1 DOWNTO 0 );
      AI_AFE_CS_B            : OUT    std_ulogic_vector( 1 DOWNTO 0 );
      AI_AFE_MOSI            : OUT    std_ulogic_vector( 1 DOWNTO 0 );
      AI_AFE_SCK             : OUT    std_ulogic_vector( 1 DOWNTO 0 );
      AI_MUX0_A              : OUT    std_ulogic_vector( 2 DOWNTO 0 );
      AI_MUX1_A              : OUT    std_ulogic_vector( 2 DOWNTO 0 );
      DA_CS_B                : OUT    std_logic_vector( 1 DOWNTO 0 );
      DA_CLR_B               : OUT    std_ulogic;
      DA_LDAC_B              : OUT    std_ulogic;
      DA_SCK                 : OUT    std_ulogic;
      DA_SDI                 : OUT    std_ulogic;
      BIO                    : INOUT  std_logic_vector( 15 DOWNTO 0 );
      DIO                    : INOUT  std_logic_vector( 119 DOWNTO 0 );
      DIO_DIR                : OUT    std_logic_vector( 14 DOWNTO 0 );
      DIO_OE                 : OUT    std_ulogic;
      DIO_OE_B               : OUT    std_ulogic;
      GPIO_LED               : OUT    std_logic_vector( 3 DOWNTO 0 );
      GPIO_SW                : IN     std_logic_vector( 3 DOWNTO 0 );
      FPGA_CMDENBL           : OUT    std_ulogic;
      FPGA_CMDENBL_B         : OUT    std_ulogic;
      FPGA_CMDSTRB           : OUT    std_ulogic;
      FPGA_CMDSTRB_B         : OUT    std_ulogic;
      FPGA_CMD_DIR           : IN     std_ulogic;
      FPGA_CPU_RESET         : IN     std_ulogic;
      FPGA_SYSCLK            : IN     std_ulogic;
      FTDI_D                 : INOUT  std_logic_vector( 7 DOWNTO 0 );
      FTDI_RD                : OUT    std_logic;
      FTDI_RXF               : IN     std_logic;
      FTDI_TXE               : IN     std_ulogic;
      FTDI_SI                : OUT    std_logic;
      FTDI_WR                : OUT    std_logic;
      GPIO_ERROR_LED         : OUT    std_logic;
      IIC_SCL                : INOUT  std_logic;
      IIC_SDA                : INOUT  std_logic;
      USB_1_RX               : IN     std_logic;
      USB_1_TX               : OUT    std_logic;
      COUNT                  : IN     std_logic_vector( 7 DOWNTO 0 );
      COUNT_LE               : IN     std_logic_vector( 7 DOWNTO 0 );
      COUNT_SDN              : IN     std_ulogic;
      FPGA_CSO_B             : IN     std_ulogic;
      FPGA_D0_DIN_MISO_MISO1 : IN     std_ulogic;
      FPGA_D1_MISO2          : IN     std_ulogic;
      FPGA_D2_MISO3          : IN     std_ulogic;
      FPGA_MOSI_CSI_B_MISO0  : IN     std_ulogic;
      FPGA_MSD_CS_B          : IN     std_ulogic;
      FPGA_UFM_CS_B          : IN     std_ulogic;
      FPGA_XCLK              : IN     std_ulogic;
      FPGA_XTRIG             : IN     std_ulogic;
      FTDI_PWREN_B           : IN     std_ulogic;
      FTDI_SIWU              : IN     std_ulogic;
      FTDI_SPR_AC1           : IN     std_ulogic;
      FTDI_SPR_AC6           : IN     std_ulogic;
      FTDI_SPR_AC7           : IN     std_ulogic;
      FTDI_SPR_AD3           : IN     std_ulogic;
      FTDI_SPR_AD5           : IN     std_ulogic;
      FTDI_SPR_AD6           : IN     std_ulogic;
      FTDI_SPR_AD7           : IN     std_ulogic;
      FTDI_SPR_BC5           : IN     std_ulogic;
      FTDI_SPR_BC6           : IN     std_ulogic;
      FTDI_SPR_BC7           : IN     std_ulogic;
      FTDI_SUSPEND_B         : IN     std_ulogic;
      FTDI_UPLOAD            : IN     std_ulogic;
      GPIO_HDR_LO            : IN     std_logic_vector( 7 DOWNTO 0 );
      GPIO_HDR_HI            : OUT    std_logic_vector( 15 DOWNTO 8 );
      MPS_PFO_B              : IN     std_ulogic;
      MPS_RESET_B            : IN     std_ulogic;
      MPS_WDI                : IN     std_ulogic;
      PHY_COL                : IN     std_ulogic;
      PHY_CRS                : IN     std_ulogic;
      PHY_INT                : IN     std_ulogic;
      PHY_MDC                : IN     std_ulogic;
      PHY_MDIO               : IN     std_ulogic;
      PHY_RESET              : IN     std_ulogic;
      PHY_RXCTL_RXDV         : IN     std_ulogic;
      PHY_RXC_RXCLK          : IN     std_ulogic;
      PHY_RXD0               : IN     std_ulogic;
      PHY_RXD1               : IN     std_ulogic;
      PHY_RXD2               : IN     std_ulogic;
      PHY_RXD3               : IN     std_ulogic;
      PHY_RXER               : IN     std_ulogic;
      PHY_TXCLK              : IN     std_ulogic;
      PHY_TXCTL_TXEN         : IN     std_ulogic;
      PHY_TXD0               : IN     std_ulogic;
      PHY_TXD1               : IN     std_ulogic;
      PHY_TXD2               : IN     std_ulogic;
      PHY_TXD3               : IN     std_ulogic;
      USB_1_CTS              : IN     std_ulogic;
      USB_1_RTS              : IN     std_ulogic
    );
  END COMPONENT PDACS_ES96;

  -- embedded configurations
  -- pragma synthesis_off
  FOR DUT_PDACS_ES96 : PDACS_ES96 USE ENTITY idx_fpga_lib.PDACS_ES96;
  -- pragma synthesis_on

BEGIN

    DUT_PDACS_ES96 : PDACS_ES96
      GENERIC MAP (
        DACS_BUILD_NUMBER   => DACS_BUILD_NUMBER,
        INSTRUMENT_ID       => INSTRUMENT_ID,
        N_INTERRUPTS        => N_INTERRUPTS,
        N_QCLICTRL          => N_QCLICTRL,
        N_VM                => N_VM,
        N_LK204             => N_LK204,
        N_TEMP_SENSOR       => N_TEMP_SENSOR,
        N_PTRH              => N_PTRH,
        N_ISBITS            => N_ISBITS,
        ESID                => ESID,
        ESwitchBit          => ESwitchBit,
        ISwitchBit          => ISwitchBit,
        ESwitchAddr         => ESwitchAddr,
        N_AO_CHIPS          => N_AO_CHIPS,
        CTR_UG_N_BDS        => CTR_UG_N_BDS,
        IDX_N_CHANNELS      => IDX_N_CHANNELS,
        DIGIO_N_CONNECTORS  => DIGIO_N_CONNECTORS,
        DIGIO_FORCE_DIR     => DIGIO_FORCE_DIR,
        DIGIO_FORCE_DIR_VAL => DIGIO_FORCE_DIR_VAL,
        CMD_PROC_N_CMDS     => CMD_PROC_N_CMDS,
        N_ADC               => N_ADC,
        ADC_NBITSHIFT       => ADC_NBITSHIFT,
        ADC_RATE_DEF        => ADC_RATE_DEF
      )
      PORT MAP (
        AI_AD_CNV              => AI_AD_CNV,
        AI_AD_MISO             => AI_AD_MISO,
        AI_AD_SCK              => AI_AD_SCK,
        AI_AFE_CS_B            => AI_AFE_CS_B,
        AI_AFE_MOSI            => AI_AFE_MOSI,
        AI_AFE_SCK             => AI_AFE_SCK,
        AI_MUX0_A              => AI_MUX0_A,
        AI_MUX1_A              => AI_MUX1_A,
        DA_CS_B                => DA_CS_B,
        DA_CLR_B               => DA_CLR_B,
        DA_LDAC_B              => DA_LDAC_B,
        DA_SCK                 => DA_SCK,
        DA_SDI                 => DA_SDI,
        BIO                    => BIO,
        DIO                    => DIO,
        DIO_DIR                => DIO_DIR,
        DIO_OE                 => DIO_OE,
        DIO_OE_B               => DIO_OE_B,
        GPIO_LED               => GPIO_LED,
        GPIO_SW                => GPIO_SW,
        FPGA_CMDENBL           => FPGA_CMDENBL,
        FPGA_CMDENBL_B         => FPGA_CMDENBL_B,
        FPGA_CMDSTRB           => FPGA_CMDSTRB,
        FPGA_CMDSTRB_B         => FPGA_CMDSTRB_B,
        FPGA_CMD_DIR           => FPGA_CMD_DIR,
        FPGA_CPU_RESET         => FPGA_CPU_RESET,
        FPGA_SYSCLK            => FPGA_SYSCLK,
        FTDI_D                 => FTDI_D,
        FTDI_RD                => FTDI_RD,
        FTDI_RXF               => FTDI_RXF,
        FTDI_TXE               => FTDI_TXE,
        FTDI_SI                => FTDI_SI,
        FTDI_WR                => FTDI_WR,
        GPIO_ERROR_LED         => GPIO_ERROR_LED,
        IIC_SCL                => IIC_SCL,
        IIC_SDA                => IIC_SDA,
        USB_1_RX               => USB_1_RX,
        USB_1_TX               => USB_1_TX,
        COUNT                  => COUNT,
        COUNT_LE               => COUNT_LE,
        COUNT_SDN              => COUNT_SDN,
        FPGA_CSO_B             => FPGA_CSO_B,
        FPGA_D0_DIN_MISO_MISO1 => FPGA_D0_DIN_MISO_MISO1,
        FPGA_D1_MISO2          => FPGA_D1_MISO2,
        FPGA_D2_MISO3          => FPGA_D2_MISO3,
        FPGA_MOSI_CSI_B_MISO0  => FPGA_MOSI_CSI_B_MISO0,
        FPGA_MSD_CS_B          => FPGA_MSD_CS_B,
        FPGA_UFM_CS_B          => FPGA_UFM_CS_B,
        FPGA_XCLK              => FPGA_XCLK,
        FPGA_XTRIG             => FPGA_XTRIG,
        FTDI_PWREN_B           => FTDI_PWREN_B,
        FTDI_SIWU              => FTDI_SIWU,
        FTDI_SPR_AC1           => FTDI_SPR_AC1,
        FTDI_SPR_AC6           => FTDI_SPR_AC6,
        FTDI_SPR_AC7           => FTDI_SPR_AC7,
        FTDI_SPR_AD3           => FTDI_SPR_AD3,
        FTDI_SPR_AD5           => FTDI_SPR_AD5,
        FTDI_SPR_AD6           => FTDI_SPR_AD6,
        FTDI_SPR_AD7           => FTDI_SPR_AD7,
        FTDI_SPR_BC5           => FTDI_SPR_BC5,
        FTDI_SPR_BC6           => FTDI_SPR_BC6,
        FTDI_SPR_BC7           => FTDI_SPR_BC7,
        FTDI_SUSPEND_B         => FTDI_SUSPEND_B,
        FTDI_UPLOAD            => FTDI_UPLOAD,
        GPIO_HDR_LO            => GPIO_HDR_LO,
        GPIO_HDR_HI            => GPIO_HDR_HI,
        MPS_PFO_B              => MPS_PFO_B,
        MPS_RESET_B            => MPS_RESET_B,
        MPS_WDI                => MPS_WDI,
        PHY_COL                => PHY_COL,
        PHY_CRS                => PHY_CRS,
        PHY_INT                => PHY_INT,
        PHY_MDC                => PHY_MDC,
        PHY_MDIO               => PHY_MDIO,
        PHY_RESET              => PHY_RESET,
        PHY_RXCTL_RXDV         => PHY_RXCTL_RXDV,
        PHY_RXC_RXCLK          => PHY_RXC_RXCLK,
        PHY_RXD0               => PHY_RXD0,
        PHY_RXD1               => PHY_RXD1,
        PHY_RXD2               => PHY_RXD2,
        PHY_RXD3               => PHY_RXD3,
        PHY_RXER               => PHY_RXER,
        PHY_TXCLK              => PHY_TXCLK,
        PHY_TXCTL_TXEN         => PHY_TXCTL_TXEN,
        PHY_TXD0               => PHY_TXD0,
        PHY_TXD1               => PHY_TXD1,
        PHY_TXD2               => PHY_TXD2,
        PHY_TXD3               => PHY_TXD3,
        USB_1_CTS              => USB_1_CTS,
        USB_1_RTS              => USB_1_RTS
      );

BIO(11 DOWNTO 8) <= (others => 'H');
BIO(5 DOWNTO 4)  <= (others => 'H');

END ARCHITECTURE rtl;