// Seed: 2637365407
module module_0 (
    input  wand id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    output tri0 id_4
);
  wire id_6;
  assign id_6 = id_6;
  id_7(
      .id_0(1),
      .id_1(1 * 1),
      .id_2(id_3),
      .id_3(1),
      .id_4(id_1),
      .id_5(),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1 < 1 - 1'b0),
      .id_9(id_4),
      .id_10(id_0),
      .id_11(1),
      .id_12(1'b0),
      .id_13(!id_3),
      .id_14({id_0{1}}),
      .id_15(id_2),
      .id_16(1),
      .id_17(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3
    , id_14,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input wand id_8,
    input supply1 id_9,
    inout logic id_10,
    input wor id_11,
    output supply1 id_12
);
  reg  id_15;
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_11, id_3, id_5, id_1
  );
  assign id_12 = (1) == 1'd0;
  initial begin
    #1 $display(1);
    if (id_14)
      if (id_8) id_10 <= 1;
      else id_15 <= 1;
  end
endmodule
