// Seed: 75057065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor   id_5 = -1'b0;
  wire  id_6;
  logic id_7;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  tri0 id_2,
    output wire id_3,
    input  wire id_4,
    inout  tri0 id_5,
    output wor  id_6,
    input  tri0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
module module_2 (
    output tri id_0,
    output supply1 id_1
);
  parameter id_3 = -1'b0;
  logic [-1 : -1] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
