$date
	Mon Sep 18 16:44:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_gate_tb $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var wire 1 ! out $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
bx #
bx "
x!
$end
#5
b1 $
0!
b0 "
b0 #
#10
b10 $
b1 "
b1 #
#15
b11 $
b10 "
b10 #
#20
b100 $
b11 "
b11 #
#25
b101 $
b100 "
b100 #
#30
b110 $
b101 "
b101 #
#35
b111 $
b110 "
b110 #
#40
b1000 $
b111 "
b111 #
#45
b1001 $
b1000 "
b1000 #
#50
b1010 $
b1001 "
b1001 #
#55
b1011 $
b1010 "
b1010 #
#60
b1100 $
b1011 "
b1011 #
#65
b1101 $
b1100 "
b1100 #
#70
b1110 $
b1101 "
b1101 #
#75
b1111 $
b1110 "
b1110 #
#80
b10000 $
1!
b1111 "
b1111 #
#90
