#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec 14 12:50:23 2023
# Process ID: 142894
# Current directory: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware
# Command line: vivado
# Log file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.log
# Journal file: /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/vivado.jou
# Running On: idris-HP-EliteBook-840-G3, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 2, Host memory: 16640 MB
#-----------------------------------------------------------
start_gui
open_project /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/NN_SHIFT/NN_SHIFT.xpr
add_files -scan_for_includes {/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/multiplier.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/mult_mux.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux_input.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/sigmoid.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/qmult.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/comb_nn.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/simple_nn.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/arbiter.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/NN_SHIFT/NN_SHIFT.srcs/utils_1/imports/synth_1/neuron.dcp /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/NN_SHIFT/NN_SHIFT.runs/synth_1/comb_nn.dcp /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_comb.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_layer.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_sp.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/sqrt.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/lfsr.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/sqrt_int.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/sine_table.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/xc7/sqrt_int_tb.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/xc7/sine_table_tb.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/div.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/mul.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/xc7/lfsr_tb.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/divu.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/divu_int.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/xc7/sqrt_tb.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/xc7/clog2_tb.sv}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_nn [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/NN_SHIFT/NN_SHIFT.srcs/utils_1/imports/synth_1/neuron.dcp] -no_script -reset -force -quiet
remove_files  /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/NN_SHIFT/NN_SHIFT.srcs/utils_1/imports/synth_1/neuron.dcp
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
create_project RAM_NN /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN -part xc7z020clg400-1
set_property board_part digilentinc.com:zybo-z7-20:part0:1.1 [current_project]
add_files -scan_for_includes {/home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn_layer.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/multiplier.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/mult_mux.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_mux_input.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/sigmoid.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/qmult.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/comb_nn.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/ram_nn.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/simple_nn.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/common/arbiter.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_comb.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_ram.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/neurons/neuron_layer.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_sp.sv /home/idris/projects/FPGA_VISION/NN_SHIFT/src/bram/bram_dp.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_nn [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/idris/projects/FPGA_VISION/NN_SHIFT/src/maths/mul.sv
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
close_design
open_run synth_1 -name synth_1
set_param board.repoPaths /home/idris/opt/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.1
set_param board.repoPaths {/home/idris/opt/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.1 /home/idris/opt/Xilinx/Vivado/2021.2/data/boards/board_files}
set_param ced.repoPaths {/home/idris/opt/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg}
