// Seed: 1101880743
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    output tri id_4
);
  assign module_2.id_1 = 0;
  wire id_6;
  ;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    input  wire id_2,
    output tri  id_3
);
  logic id_5 = 1;
  localparam id_6 = 'b0;
  always @(1) id_5 = #1 -1 != id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3,
      id_3
  );
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    output tri1  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wand  id_4,
    output uwire id_5
);
  parameter id_7 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_0,
      id_5
  );
  wire id_8, id_9, id_10, id_11 = id_9, id_12;
  assign id_1 = id_9;
endmodule
