Simple bit addresable CPU with variable length operands

Instruction structure:

  opcode repeats ramAddra  ramAddrb  ramAddrdest 
| xxxx  |   xx	|   xxxx  | xxxx    |   xxxx    | 





