
ILI93XX_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000041dc  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000440  20000000  004041dc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000470  20000440  0040461c  00010440  2**2
                  ALLOC
  3 .stack        00003000  200008b0  00404a8c  00010440  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0001046a  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000cddf  00000000  00000000  000104c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f4a  00000000  00000000  0001d2a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005c0c  00000000  00000000  0001f1ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000990  00000000  00000000  00024dfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000958  00000000  00000000  0002578a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000142f6  00000000  00000000  000260e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000b9df  00000000  00000000  0003a3d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00058fe1  00000000  00000000  00045db7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001908  00000000  00000000  0009ed98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200038b0 	.word	0x200038b0
  400004:	00401525 	.word	0x00401525
  400008:	00401521 	.word	0x00401521
  40000c:	00401521 	.word	0x00401521
  400010:	00401521 	.word	0x00401521
  400014:	00401521 	.word	0x00401521
  400018:	00401521 	.word	0x00401521
	...
  40002c:	00401521 	.word	0x00401521
  400030:	00401521 	.word	0x00401521
  400034:	00000000 	.word	0x00000000
  400038:	00401521 	.word	0x00401521
  40003c:	00401521 	.word	0x00401521
  400040:	00401521 	.word	0x00401521
  400044:	00401521 	.word	0x00401521
  400048:	00401521 	.word	0x00401521
  40004c:	00401521 	.word	0x00401521
  400050:	00401521 	.word	0x00401521
  400054:	00401521 	.word	0x00401521
  400058:	00401521 	.word	0x00401521
  40005c:	00401521 	.word	0x00401521
  400060:	00401521 	.word	0x00401521
  400064:	00401521 	.word	0x00401521
  400068:	00000000 	.word	0x00000000
  40006c:	0040104d 	.word	0x0040104d
  400070:	00401061 	.word	0x00401061
  400074:	00401075 	.word	0x00401075
  400078:	00401521 	.word	0x00401521
  40007c:	00401521 	.word	0x00401521
	...
  400088:	00401521 	.word	0x00401521
  40008c:	00401521 	.word	0x00401521
  400090:	00401521 	.word	0x00401521
  400094:	00401521 	.word	0x00401521
  400098:	00401521 	.word	0x00401521
  40009c:	0040183d 	.word	0x0040183d
  4000a0:	00401521 	.word	0x00401521
  4000a4:	00401521 	.word	0x00401521
  4000a8:	00401521 	.word	0x00401521
  4000ac:	00401521 	.word	0x00401521
  4000b0:	00401521 	.word	0x00401521
  4000b4:	00401879 	.word	0x00401879
  4000b8:	00401521 	.word	0x00401521
  4000bc:	00401521 	.word	0x00401521
  4000c0:	00401521 	.word	0x00401521
  4000c4:	00401521 	.word	0x00401521
  4000c8:	00401521 	.word	0x00401521

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000440 	.word	0x20000440
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004041dc 	.word	0x004041dc

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	004041dc 	.word	0x004041dc
  40011c:	20000444 	.word	0x20000444
  400120:	004041dc 	.word	0x004041dc
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004016e9 	.word	0x004016e9
  40016c:	004010f1 	.word	0x004010f1
  400170:	00401145 	.word	0x00401145
  400174:	00401155 	.word	0x00401155
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00401165 	.word	0x00401165
  400184:	00401089 	.word	0x00401089
  400188:	004015d5 	.word	0x004015d5

0040018c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40018c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40018e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400192:	4b24      	ldr	r3, [pc, #144]	; (400224 <board_init+0x98>)
  400194:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400196:	200b      	movs	r0, #11
  400198:	4c23      	ldr	r4, [pc, #140]	; (400228 <board_init+0x9c>)
  40019a:	47a0      	blx	r4
  40019c:	200c      	movs	r0, #12
  40019e:	47a0      	blx	r4
  4001a0:	200d      	movs	r0, #13
  4001a2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001a4:	2013      	movs	r0, #19
  4001a6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001aa:	4c20      	ldr	r4, [pc, #128]	; (40022c <board_init+0xa0>)
  4001ac:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001ae:	2014      	movs	r0, #20
  4001b0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001b4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4001b6:	2023      	movs	r0, #35	; 0x23
  4001b8:	491d      	ldr	r1, [pc, #116]	; (400230 <board_init+0xa4>)
  4001ba:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4001bc:	204c      	movs	r0, #76	; 0x4c
  4001be:	491d      	ldr	r1, [pc, #116]	; (400234 <board_init+0xa8>)
  4001c0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4001c2:	481d      	ldr	r0, [pc, #116]	; (400238 <board_init+0xac>)
  4001c4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4001c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4001cc:	4b1b      	ldr	r3, [pc, #108]	; (40023c <board_init+0xb0>)
  4001ce:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  4001d0:	4d1b      	ldr	r5, [pc, #108]	; (400240 <board_init+0xb4>)
  4001d2:	2040      	movs	r0, #64	; 0x40
  4001d4:	4629      	mov	r1, r5
  4001d6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4001d8:	2041      	movs	r0, #65	; 0x41
  4001da:	4629      	mov	r1, r5
  4001dc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4001de:	2042      	movs	r0, #66	; 0x42
  4001e0:	4629      	mov	r1, r5
  4001e2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  4001e4:	2043      	movs	r0, #67	; 0x43
  4001e6:	4629      	mov	r1, r5
  4001e8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4001ea:	2044      	movs	r0, #68	; 0x44
  4001ec:	4629      	mov	r1, r5
  4001ee:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4001f0:	2045      	movs	r0, #69	; 0x45
  4001f2:	4629      	mov	r1, r5
  4001f4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4001f6:	2046      	movs	r0, #70	; 0x46
  4001f8:	4629      	mov	r1, r5
  4001fa:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4001fc:	2047      	movs	r0, #71	; 0x47
  4001fe:	4629      	mov	r1, r5
  400200:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400202:	204b      	movs	r0, #75	; 0x4b
  400204:	4629      	mov	r1, r5
  400206:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400208:	2048      	movs	r0, #72	; 0x48
  40020a:	4629      	mov	r1, r5
  40020c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40020e:	204f      	movs	r0, #79	; 0x4f
  400210:	4629      	mov	r1, r5
  400212:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400214:	2053      	movs	r0, #83	; 0x53
  400216:	4629      	mov	r1, r5
  400218:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  40021a:	204d      	movs	r0, #77	; 0x4d
  40021c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400220:	47a0      	blx	r4
  400222:	bd38      	pop	{r3, r4, r5, pc}
  400224:	400e1450 	.word	0x400e1450
  400228:	00401181 	.word	0x00401181
  40022c:	00400de5 	.word	0x00400de5
  400230:	28000079 	.word	0x28000079
  400234:	28000059 	.word	0x28000059
  400238:	400e0e00 	.word	0x400e0e00
  40023c:	00400f09 	.word	0x00400f09
  400240:	08000001 	.word	0x08000001

00400244 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400244:	b470      	push	{r4, r5, r6}
  400246:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400248:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40024c:	2810      	cmp	r0, #16
  40024e:	bf28      	it	cs
  400250:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400252:	2800      	cmp	r0, #0
  400254:	bf08      	it	eq
  400256:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400258:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40025a:	4e10      	ldr	r6, [pc, #64]	; (40029c <aat31xx_set_backlight+0x58>)
  40025c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400260:	2418      	movs	r4, #24
  400262:	6375      	str	r5, [r6, #52]	; 0x34
  400264:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400266:	9b01      	ldr	r3, [sp, #4]
  400268:	1e5a      	subs	r2, r3, #1
  40026a:	9201      	str	r2, [sp, #4]
  40026c:	2b00      	cmp	r3, #0
  40026e:	d1fa      	bne.n	400266 <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400270:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400272:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400274:	9b01      	ldr	r3, [sp, #4]
  400276:	1e5a      	subs	r2, r3, #1
  400278:	9201      	str	r2, [sp, #4]
  40027a:	2b00      	cmp	r3, #0
  40027c:	d1fa      	bne.n	400274 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40027e:	3101      	adds	r1, #1
  400280:	4281      	cmp	r1, r0
  400282:	d3ee      	bcc.n	400262 <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400284:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400288:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40028a:	9b01      	ldr	r3, [sp, #4]
  40028c:	1e5a      	subs	r2, r3, #1
  40028e:	9201      	str	r2, [sp, #4]
  400290:	2b00      	cmp	r3, #0
  400292:	d1fa      	bne.n	40028a <aat31xx_set_backlight+0x46>
	}
}
  400294:	b003      	add	sp, #12
  400296:	bc70      	pop	{r4, r5, r6}
  400298:	4770      	bx	lr
  40029a:	bf00      	nop
  40029c:	400e1200 	.word	0x400e1200

004002a0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4002a0:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4002a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4002a6:	4b06      	ldr	r3, [pc, #24]	; (4002c0 <aat31xx_disable_backlight+0x20>)
  4002a8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4002aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4002ae:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4002b0:	9b01      	ldr	r3, [sp, #4]
  4002b2:	1e5a      	subs	r2, r3, #1
  4002b4:	9201      	str	r2, [sp, #4]
  4002b6:	2b00      	cmp	r3, #0
  4002b8:	d1fa      	bne.n	4002b0 <aat31xx_disable_backlight+0x10>
	}
}
  4002ba:	b002      	add	sp, #8
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop
  4002c0:	400e1200 	.word	0x400e1200

004002c4 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4002c4:	4b0a      	ldr	r3, [pc, #40]	; (4002f0 <ili93xx_write_ram_prepare+0x2c>)
  4002c6:	781b      	ldrb	r3, [r3, #0]
  4002c8:	2b01      	cmp	r3, #1
  4002ca:	d106      	bne.n	4002da <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002cc:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002d0:	2200      	movs	r2, #0
  4002d2:	701a      	strb	r2, [r3, #0]
  4002d4:	2222      	movs	r2, #34	; 0x22
  4002d6:	701a      	strb	r2, [r3, #0]
  4002d8:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4002da:	2b02      	cmp	r3, #2
  4002dc:	d107      	bne.n	4002ee <ili93xx_write_ram_prepare+0x2a>
  4002de:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002e2:	222c      	movs	r2, #44	; 0x2c
  4002e4:	701a      	strb	r2, [r3, #0]
  4002e6:	2200      	movs	r2, #0
  4002e8:	701a      	strb	r2, [r3, #0]
  4002ea:	223c      	movs	r2, #60	; 0x3c
  4002ec:	701a      	strb	r2, [r3, #0]
  4002ee:	4770      	bx	lr
  4002f0:	2000081c 	.word	0x2000081c

004002f4 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4002f4:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002f8:	4b03      	ldr	r3, [pc, #12]	; (400308 <ili93xx_write_ram+0x14>)
  4002fa:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4002fc:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400300:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400302:	b2c0      	uxtb	r0, r0
  400304:	7018      	strb	r0, [r3, #0]
  400306:	4770      	bx	lr
  400308:	61000002 	.word	0x61000002

0040030c <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  40030c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400310:	4607      	mov	r7, r0
  400312:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400314:	f031 0907 	bics.w	r9, r1, #7
  400318:	d018      	beq.n	40034c <ili93xx_write_ram_buffer+0x40>
  40031a:	4604      	mov	r4, r0
  40031c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40031e:	4d12      	ldr	r5, [pc, #72]	; (400368 <ili93xx_write_ram_buffer+0x5c>)
  400320:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  400324:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400326:	6860      	ldr	r0, [r4, #4]
  400328:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40032a:	68a0      	ldr	r0, [r4, #8]
  40032c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40032e:	68e0      	ldr	r0, [r4, #12]
  400330:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400332:	6920      	ldr	r0, [r4, #16]
  400334:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400336:	6960      	ldr	r0, [r4, #20]
  400338:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40033a:	69a0      	ldr	r0, [r4, #24]
  40033c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  40033e:	69e0      	ldr	r0, [r4, #28]
  400340:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400342:	3608      	adds	r6, #8
  400344:	3420      	adds	r4, #32
  400346:	454e      	cmp	r6, r9
  400348:	d3ea      	bcc.n	400320 <ili93xx_write_ram_buffer+0x14>
  40034a:	e000      	b.n	40034e <ili93xx_write_ram_buffer+0x42>
  40034c:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40034e:	45b0      	cmp	r8, r6
  400350:	d908      	bls.n	400364 <ili93xx_write_ram_buffer+0x58>
  400352:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400356:	4d04      	ldr	r5, [pc, #16]	; (400368 <ili93xx_write_ram_buffer+0x5c>)
  400358:	f854 0b04 	ldr.w	r0, [r4], #4
  40035c:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40035e:	3601      	adds	r6, #1
  400360:	45b0      	cmp	r8, r6
  400362:	d8f9      	bhi.n	400358 <ili93xx_write_ram_buffer+0x4c>
  400364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400368:	004002f5 	.word	0x004002f5

0040036c <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40036c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400370:	2200      	movs	r2, #0
  400372:	701a      	strb	r2, [r3, #0]
  400374:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  400376:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400378:	3302      	adds	r3, #2
  40037a:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  40037c:	b2c9      	uxtb	r1, r1
  40037e:	7019      	strb	r1, [r3, #0]
  400380:	4770      	bx	lr
  400382:	bf00      	nop

00400384 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400384:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400386:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40038a:	2400      	movs	r4, #0
  40038c:	701c      	strb	r4, [r3, #0]
  40038e:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400390:	b14a      	cbz	r2, 4003a6 <ili93xx_write_register+0x22>
  400392:	1e4b      	subs	r3, r1, #1
  400394:	1e50      	subs	r0, r2, #1
  400396:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40039a:	4804      	ldr	r0, [pc, #16]	; (4003ac <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  40039c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4003a0:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4003a2:	428b      	cmp	r3, r1
  4003a4:	d1fa      	bne.n	40039c <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  4003a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003aa:	4770      	bx	lr
  4003ac:	61000002 	.word	0x61000002

004003b0 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4003b0:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4003b2:	2300      	movs	r3, #0
  4003b4:	9301      	str	r3, [sp, #4]
  4003b6:	9b01      	ldr	r3, [sp, #4]
  4003b8:	4298      	cmp	r0, r3
  4003ba:	d911      	bls.n	4003e0 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4003bc:	2100      	movs	r1, #0
  4003be:	4a09      	ldr	r2, [pc, #36]	; (4003e4 <ili93xx_delay+0x34>)
  4003c0:	9101      	str	r1, [sp, #4]
  4003c2:	9b01      	ldr	r3, [sp, #4]
  4003c4:	4293      	cmp	r3, r2
  4003c6:	d805      	bhi.n	4003d4 <ili93xx_delay+0x24>
  4003c8:	9b01      	ldr	r3, [sp, #4]
  4003ca:	3301      	adds	r3, #1
  4003cc:	9301      	str	r3, [sp, #4]
  4003ce:	9b01      	ldr	r3, [sp, #4]
  4003d0:	4293      	cmp	r3, r2
  4003d2:	d9f9      	bls.n	4003c8 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4003d4:	9b01      	ldr	r3, [sp, #4]
  4003d6:	3301      	adds	r3, #1
  4003d8:	9301      	str	r3, [sp, #4]
  4003da:	9b01      	ldr	r3, [sp, #4]
  4003dc:	4283      	cmp	r3, r0
  4003de:	d3ef      	bcc.n	4003c0 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  4003e0:	b002      	add	sp, #8
  4003e2:	4770      	bx	lr
  4003e4:	0001869f 	.word	0x0001869f

004003e8 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4003e8:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4003ea:	4c15      	ldr	r4, [pc, #84]	; (400440 <ili93xx_check_box_coordinates+0x58>)
  4003ec:	6824      	ldr	r4, [r4, #0]
  4003ee:	6805      	ldr	r5, [r0, #0]
  4003f0:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4003f2:	bf24      	itt	cs
  4003f4:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4003f8:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4003fa:	6815      	ldr	r5, [r2, #0]
  4003fc:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4003fe:	bf9c      	itt	ls
  400400:	f104 34ff 	addls.w	r4, r4, #4294967295
  400404:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400406:	4c0f      	ldr	r4, [pc, #60]	; (400444 <ili93xx_check_box_coordinates+0x5c>)
  400408:	6824      	ldr	r4, [r4, #0]
  40040a:	680d      	ldr	r5, [r1, #0]
  40040c:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  40040e:	bf24      	itt	cs
  400410:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400414:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400416:	681d      	ldr	r5, [r3, #0]
  400418:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40041a:	bf9c      	itt	ls
  40041c:	f104 34ff 	addls.w	r4, r4, #4294967295
  400420:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400422:	6804      	ldr	r4, [r0, #0]
  400424:	6815      	ldr	r5, [r2, #0]
  400426:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400428:	bf84      	itt	hi
  40042a:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  40042c:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40042e:	680a      	ldr	r2, [r1, #0]
  400430:	6818      	ldr	r0, [r3, #0]
  400432:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400434:	bf84      	itt	hi
  400436:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400438:	601a      	strhi	r2, [r3, #0]
	}
}
  40043a:	bc30      	pop	{r4, r5}
  40043c:	4770      	bx	lr
  40043e:	bf00      	nop
  400440:	20000004 	.word	0x20000004
  400444:	20000008 	.word	0x20000008

00400448 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400448:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40044a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40044e:	2200      	movs	r2, #0
  400450:	701a      	strb	r2, [r3, #0]
  400452:	22d3      	movs	r2, #211	; 0xd3
  400454:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400456:	3302      	adds	r3, #2
  400458:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40045a:	f88d 2000 	strb.w	r2, [sp]
  40045e:	781a      	ldrb	r2, [r3, #0]
  400460:	f88d 2001 	strb.w	r2, [sp, #1]
  400464:	781a      	ldrb	r2, [r3, #0]
  400466:	f88d 2002 	strb.w	r2, [sp, #2]
  40046a:	781b      	ldrb	r3, [r3, #0]
  40046c:	b2db      	uxtb	r3, r3
  40046e:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400472:	b2d2      	uxtb	r2, r2
  400474:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400478:	b29b      	uxth	r3, r3
  40047a:	f249 3241 	movw	r2, #37697	; 0x9341
  40047e:	4293      	cmp	r3, r2
  400480:	d104      	bne.n	40048c <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400482:	2202      	movs	r2, #2
  400484:	4b0e      	ldr	r3, [pc, #56]	; (4004c0 <ili93xx_device_type_identify+0x78>)
  400486:	701a      	strb	r2, [r3, #0]
		return 0;
  400488:	2000      	movs	r0, #0
  40048a:	e017      	b.n	4004bc <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40048c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400490:	2200      	movs	r2, #0
  400492:	701a      	strb	r2, [r3, #0]
  400494:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400496:	3302      	adds	r3, #2
  400498:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  40049a:	f88d 2000 	strb.w	r2, [sp]
  40049e:	781b      	ldrb	r3, [r3, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4004a0:	b2d2      	uxtb	r2, r2
  4004a2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4004a6:	b29b      	uxth	r3, r3
  4004a8:	f249 3225 	movw	r2, #37669	; 0x9325
  4004ac:	4293      	cmp	r3, r2
  4004ae:	d104      	bne.n	4004ba <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4004b0:	2201      	movs	r2, #1
  4004b2:	4b03      	ldr	r3, [pc, #12]	; (4004c0 <ili93xx_device_type_identify+0x78>)
  4004b4:	701a      	strb	r2, [r3, #0]
		return 0;
  4004b6:	2000      	movs	r0, #0
  4004b8:	e000      	b.n	4004bc <ili93xx_device_type_identify+0x74>
	}

	return 1;
  4004ba:	2001      	movs	r0, #1
}
  4004bc:	b002      	add	sp, #8
  4004be:	4770      	bx	lr
  4004c0:	2000081c 	.word	0x2000081c

004004c4 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4004c4:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004c6:	4b09      	ldr	r3, [pc, #36]	; (4004ec <ili93xx_display_on+0x28>)
  4004c8:	781b      	ldrb	r3, [r3, #0]
  4004ca:	2b01      	cmp	r3, #1
  4004cc:	d105      	bne.n	4004da <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  4004ce:	2007      	movs	r0, #7
  4004d0:	f240 1133 	movw	r1, #307	; 0x133
  4004d4:	4b06      	ldr	r3, [pc, #24]	; (4004f0 <ili93xx_display_on+0x2c>)
  4004d6:	4798      	blx	r3
  4004d8:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4004da:	2b02      	cmp	r3, #2
  4004dc:	d104      	bne.n	4004e8 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4004de:	2029      	movs	r0, #41	; 0x29
  4004e0:	2100      	movs	r1, #0
  4004e2:	460a      	mov	r2, r1
  4004e4:	4b03      	ldr	r3, [pc, #12]	; (4004f4 <ili93xx_display_on+0x30>)
  4004e6:	4798      	blx	r3
  4004e8:	bd08      	pop	{r3, pc}
  4004ea:	bf00      	nop
  4004ec:	2000081c 	.word	0x2000081c
  4004f0:	0040036d 	.word	0x0040036d
  4004f4:	00400385 	.word	0x00400385

004004f8 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4004f8:	4a04      	ldr	r2, [pc, #16]	; (40050c <ili93xx_set_foreground_color+0x14>)
  4004fa:	1f13      	subs	r3, r2, #4
  4004fc:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400500:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400504:	4293      	cmp	r3, r2
  400506:	d1fb      	bne.n	400500 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400508:	4770      	bx	lr
  40050a:	bf00      	nop
  40050c:	2000045c 	.word	0x2000045c

00400510 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400510:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400514:	b082      	sub	sp, #8
  400516:	460c      	mov	r4, r1
  400518:	4617      	mov	r7, r2
  40051a:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40051c:	4b22      	ldr	r3, [pc, #136]	; (4005a8 <ili93xx_set_window+0x98>)
  40051e:	781b      	ldrb	r3, [r3, #0]
  400520:	2b01      	cmp	r3, #1
  400522:	d114      	bne.n	40054e <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400524:	b285      	uxth	r5, r0
  400526:	2050      	movs	r0, #80	; 0x50
  400528:	4629      	mov	r1, r5
  40052a:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4005b0 <ili93xx_set_window+0xa0>
  40052e:	47c0      	blx	r8
  400530:	1e79      	subs	r1, r7, #1
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400532:	4429      	add	r1, r5
  400534:	2051      	movs	r0, #81	; 0x51
  400536:	b289      	uxth	r1, r1
  400538:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40053a:	b2a4      	uxth	r4, r4
  40053c:	2052      	movs	r0, #82	; 0x52
  40053e:	4621      	mov	r1, r4
  400540:	47c0      	blx	r8
  400542:	1e71      	subs	r1, r6, #1
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400544:	4421      	add	r1, r4
  400546:	2053      	movs	r0, #83	; 0x53
  400548:	b289      	uxth	r1, r1
  40054a:	47c0      	blx	r8
  40054c:	e028      	b.n	4005a0 <ili93xx_set_window+0x90>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40054e:	2b02      	cmp	r3, #2
  400550:	d126      	bne.n	4005a0 <ili93xx_set_window+0x90>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  400552:	0a03      	lsrs	r3, r0, #8
  400554:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400558:	b2c3      	uxtb	r3, r0
  40055a:	f88d 3005 	strb.w	r3, [sp, #5]
  40055e:	3a01      	subs	r2, #1
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400560:	4410      	add	r0, r2
  400562:	0a00      	lsrs	r0, r0, #8
  400564:	f88d 0006 	strb.w	r0, [sp, #6]
  400568:	4617      	mov	r7, r2
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  40056a:	441f      	add	r7, r3
  40056c:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400570:	202a      	movs	r0, #42	; 0x2a
  400572:	a901      	add	r1, sp, #4
  400574:	2204      	movs	r2, #4
  400576:	4d0d      	ldr	r5, [pc, #52]	; (4005ac <ili93xx_set_window+0x9c>)
  400578:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  40057a:	0a23      	lsrs	r3, r4, #8
  40057c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400580:	b2e3      	uxtb	r3, r4
  400582:	f88d 3005 	strb.w	r3, [sp, #5]
  400586:	1e72      	subs	r2, r6, #1
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400588:	4414      	add	r4, r2
  40058a:	0a24      	lsrs	r4, r4, #8
  40058c:	f88d 4006 	strb.w	r4, [sp, #6]
  400590:	4616      	mov	r6, r2
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400592:	441e      	add	r6, r3
  400594:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400598:	202b      	movs	r0, #43	; 0x2b
  40059a:	a901      	add	r1, sp, #4
  40059c:	2204      	movs	r2, #4
  40059e:	47a8      	blx	r5
				       paratable, 4);
	}
}
  4005a0:	b002      	add	sp, #8
  4005a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005a6:	bf00      	nop
  4005a8:	2000081c 	.word	0x2000081c
  4005ac:	00400385 	.word	0x00400385
  4005b0:	0040036d 	.word	0x0040036d

004005b4 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4005b4:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005b6:	4b06      	ldr	r3, [pc, #24]	; (4005d0 <ili93xx_set_cursor_position+0x1c>)
  4005b8:	781b      	ldrb	r3, [r3, #0]
  4005ba:	2b01      	cmp	r3, #1
  4005bc:	d107      	bne.n	4005ce <ili93xx_set_cursor_position+0x1a>
  4005be:	460c      	mov	r4, r1
  4005c0:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  4005c2:	2020      	movs	r0, #32
  4005c4:	4d03      	ldr	r5, [pc, #12]	; (4005d4 <ili93xx_set_cursor_position+0x20>)
  4005c6:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  4005c8:	2021      	movs	r0, #33	; 0x21
  4005ca:	4621      	mov	r1, r4
  4005cc:	47a8      	blx	r5
  4005ce:	bd38      	pop	{r3, r4, r5, pc}
  4005d0:	2000081c 	.word	0x2000081c
  4005d4:	0040036d 	.word	0x0040036d

004005d8 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4005d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4005dc:	b083      	sub	sp, #12
  4005de:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  4005e0:	4bac      	ldr	r3, [pc, #688]	; (400894 <ili93xx_init+0x2bc>)
  4005e2:	4798      	blx	r3
  4005e4:	2800      	cmp	r0, #0
  4005e6:	f040 814f 	bne.w	400888 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4005ea:	22f0      	movs	r2, #240	; 0xf0
  4005ec:	4baa      	ldr	r3, [pc, #680]	; (400898 <ili93xx_init+0x2c0>)
  4005ee:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4005f0:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4005f4:	4ba9      	ldr	r3, [pc, #676]	; (40089c <ili93xx_init+0x2c4>)
  4005f6:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005f8:	4ba9      	ldr	r3, [pc, #676]	; (4008a0 <ili93xx_init+0x2c8>)
  4005fa:	781b      	ldrb	r3, [r3, #0]
  4005fc:	2b01      	cmp	r3, #1
  4005fe:	f040 80b1 	bne.w	400764 <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400602:	2007      	movs	r0, #7
  400604:	2133      	movs	r1, #51	; 0x33
  400606:	4ca7      	ldr	r4, [pc, #668]	; (4008a4 <ili93xx_init+0x2cc>)
  400608:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40060a:	2010      	movs	r0, #16
  40060c:	2100      	movs	r1, #0
  40060e:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400610:	2000      	movs	r0, #0
  400612:	2101      	movs	r1, #1
  400614:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400616:	2001      	movs	r0, #1
  400618:	f44f 7180 	mov.w	r1, #256	; 0x100
  40061c:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40061e:	2002      	movs	r0, #2
  400620:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400624:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400626:	2004      	movs	r0, #4
  400628:	2100      	movs	r1, #0
  40062a:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  40062c:	2008      	movs	r0, #8
  40062e:	f240 2107 	movw	r1, #519	; 0x207
  400632:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400634:	2009      	movs	r0, #9
  400636:	2100      	movs	r1, #0
  400638:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  40063a:	200a      	movs	r0, #10
  40063c:	2100      	movs	r1, #0
  40063e:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400640:	200c      	movs	r0, #12
  400642:	2100      	movs	r1, #0
  400644:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400646:	200d      	movs	r0, #13
  400648:	2100      	movs	r1, #0
  40064a:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  40064c:	200f      	movs	r0, #15
  40064e:	2100      	movs	r1, #0
  400650:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400652:	2010      	movs	r0, #16
  400654:	2100      	movs	r1, #0
  400656:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400658:	2011      	movs	r0, #17
  40065a:	2100      	movs	r1, #0
  40065c:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  40065e:	2012      	movs	r0, #18
  400660:	2100      	movs	r1, #0
  400662:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400664:	2013      	movs	r0, #19
  400666:	2100      	movs	r1, #0
  400668:	47a0      	blx	r4
		ili93xx_delay(200);
  40066a:	20c8      	movs	r0, #200	; 0xc8
  40066c:	4d8e      	ldr	r5, [pc, #568]	; (4008a8 <ili93xx_init+0x2d0>)
  40066e:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400670:	2010      	movs	r0, #16
  400672:	f241 2190 	movw	r1, #4752	; 0x1290
  400676:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400678:	2011      	movs	r0, #17
  40067a:	f240 2127 	movw	r1, #551	; 0x227
  40067e:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400680:	2032      	movs	r0, #50	; 0x32
  400682:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400684:	2012      	movs	r0, #18
  400686:	211b      	movs	r1, #27
  400688:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  40068a:	2032      	movs	r0, #50	; 0x32
  40068c:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40068e:	2013      	movs	r0, #19
  400690:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400694:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400696:	2029      	movs	r0, #41	; 0x29
  400698:	2119      	movs	r1, #25
  40069a:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  40069c:	202b      	movs	r0, #43	; 0x2b
  40069e:	210d      	movs	r1, #13
  4006a0:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  4006a2:	2032      	movs	r0, #50	; 0x32
  4006a4:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4006a6:	2030      	movs	r0, #48	; 0x30
  4006a8:	2100      	movs	r1, #0
  4006aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4006ac:	2031      	movs	r0, #49	; 0x31
  4006ae:	f44f 7101 	mov.w	r1, #516	; 0x204
  4006b2:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  4006b4:	2032      	movs	r0, #50	; 0x32
  4006b6:	f44f 7100 	mov.w	r1, #512	; 0x200
  4006ba:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  4006bc:	2035      	movs	r0, #53	; 0x35
  4006be:	2107      	movs	r1, #7
  4006c0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  4006c2:	2036      	movs	r0, #54	; 0x36
  4006c4:	f241 4104 	movw	r1, #5124	; 0x1404
  4006c8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4006ca:	2037      	movs	r0, #55	; 0x37
  4006cc:	f240 7105 	movw	r1, #1797	; 0x705
  4006d0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4006d2:	2038      	movs	r0, #56	; 0x38
  4006d4:	f240 3105 	movw	r1, #773	; 0x305
  4006d8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4006da:	2039      	movs	r0, #57	; 0x39
  4006dc:	f240 7107 	movw	r1, #1799	; 0x707
  4006e0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4006e2:	203c      	movs	r0, #60	; 0x3c
  4006e4:	f240 7101 	movw	r1, #1793	; 0x701
  4006e8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4006ea:	203d      	movs	r0, #61	; 0x3d
  4006ec:	210e      	movs	r1, #14
  4006ee:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4006f0:	2003      	movs	r0, #3
  4006f2:	f24d 0110 	movw	r1, #53264	; 0xd010
  4006f6:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4006f8:	2060      	movs	r0, #96	; 0x60
  4006fa:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4006fe:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400700:	2061      	movs	r0, #97	; 0x61
  400702:	2101      	movs	r1, #1
  400704:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400706:	206a      	movs	r0, #106	; 0x6a
  400708:	2100      	movs	r1, #0
  40070a:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  40070c:	2080      	movs	r0, #128	; 0x80
  40070e:	2100      	movs	r1, #0
  400710:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400712:	2081      	movs	r0, #129	; 0x81
  400714:	2100      	movs	r1, #0
  400716:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400718:	2082      	movs	r0, #130	; 0x82
  40071a:	2100      	movs	r1, #0
  40071c:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40071e:	2083      	movs	r0, #131	; 0x83
  400720:	2100      	movs	r1, #0
  400722:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  400724:	2084      	movs	r0, #132	; 0x84
  400726:	2100      	movs	r1, #0
  400728:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  40072a:	2085      	movs	r0, #133	; 0x85
  40072c:	2100      	movs	r1, #0
  40072e:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400730:	2090      	movs	r0, #144	; 0x90
  400732:	2110      	movs	r1, #16
  400734:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400736:	2092      	movs	r0, #146	; 0x92
  400738:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40073c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40073e:	2095      	movs	r0, #149	; 0x95
  400740:	f44f 7188 	mov.w	r1, #272	; 0x110
  400744:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400746:	2000      	movs	r0, #0
  400748:	4601      	mov	r1, r0
  40074a:	6832      	ldr	r2, [r6, #0]
  40074c:	6873      	ldr	r3, [r6, #4]
  40074e:	4c57      	ldr	r4, [pc, #348]	; (4008ac <ili93xx_init+0x2d4>)
  400750:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400752:	68b0      	ldr	r0, [r6, #8]
  400754:	4b56      	ldr	r3, [pc, #344]	; (4008b0 <ili93xx_init+0x2d8>)
  400756:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400758:	2000      	movs	r0, #0
  40075a:	4601      	mov	r1, r0
  40075c:	4b55      	ldr	r3, [pc, #340]	; (4008b4 <ili93xx_init+0x2dc>)
  40075e:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400760:	2000      	movs	r0, #0
  400762:	e094      	b.n	40088e <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400764:	2b02      	cmp	r3, #2
  400766:	f040 8091 	bne.w	40088c <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  40076a:	2339      	movs	r3, #57	; 0x39
  40076c:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400770:	232c      	movs	r3, #44	; 0x2c
  400772:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400776:	2400      	movs	r4, #0
  400778:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  40077c:	2334      	movs	r3, #52	; 0x34
  40077e:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400782:	2702      	movs	r7, #2
  400784:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400788:	20cb      	movs	r0, #203	; 0xcb
  40078a:	4669      	mov	r1, sp
  40078c:	2205      	movs	r2, #5
  40078e:	4d4a      	ldr	r5, [pc, #296]	; (4008b8 <ili93xx_init+0x2e0>)
  400790:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  400792:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  400796:	23aa      	movs	r3, #170	; 0xaa
  400798:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  40079c:	23b0      	movs	r3, #176	; 0xb0
  40079e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4007a2:	20cf      	movs	r0, #207	; 0xcf
  4007a4:	4669      	mov	r1, sp
  4007a6:	2203      	movs	r2, #3
  4007a8:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  4007aa:	2330      	movs	r3, #48	; 0x30
  4007ac:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4007b0:	20f7      	movs	r0, #247	; 0xf7
  4007b2:	4669      	mov	r1, sp
  4007b4:	2201      	movs	r2, #1
  4007b6:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  4007b8:	2325      	movs	r3, #37	; 0x25
  4007ba:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  4007be:	20c0      	movs	r0, #192	; 0xc0
  4007c0:	4669      	mov	r1, sp
  4007c2:	2201      	movs	r2, #1
  4007c4:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  4007c6:	f04f 0911 	mov.w	r9, #17
  4007ca:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4007ce:	20c1      	movs	r0, #193	; 0xc1
  4007d0:	4669      	mov	r1, sp
  4007d2:	2201      	movs	r2, #1
  4007d4:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  4007d6:	235c      	movs	r3, #92	; 0x5c
  4007d8:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4007dc:	234c      	movs	r3, #76	; 0x4c
  4007de:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4007e2:	20c5      	movs	r0, #197	; 0xc5
  4007e4:	4669      	mov	r1, sp
  4007e6:	463a      	mov	r2, r7
  4007e8:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  4007ea:	2394      	movs	r3, #148	; 0x94
  4007ec:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4007f0:	20c7      	movs	r0, #199	; 0xc7
  4007f2:	4669      	mov	r1, sp
  4007f4:	2201      	movs	r2, #1
  4007f6:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  4007f8:	2385      	movs	r3, #133	; 0x85
  4007fa:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4007fe:	f04f 0801 	mov.w	r8, #1
  400802:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400806:	2378      	movs	r3, #120	; 0x78
  400808:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  40080c:	20e8      	movs	r0, #232	; 0xe8
  40080e:	4669      	mov	r1, sp
  400810:	2203      	movs	r2, #3
  400812:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400814:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  400818:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  40081c:	20ea      	movs	r0, #234	; 0xea
  40081e:	4669      	mov	r1, sp
  400820:	463a      	mov	r2, r7
  400822:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400824:	2348      	movs	r3, #72	; 0x48
  400826:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  40082a:	2036      	movs	r0, #54	; 0x36
  40082c:	4669      	mov	r1, sp
  40082e:	4642      	mov	r2, r8
  400830:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400832:	2306      	movs	r3, #6
  400834:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400838:	203a      	movs	r0, #58	; 0x3a
  40083a:	4669      	mov	r1, sp
  40083c:	4642      	mov	r2, r8
  40083e:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400840:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400844:	2382      	movs	r3, #130	; 0x82
  400846:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  40084a:	2327      	movs	r3, #39	; 0x27
  40084c:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400850:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400854:	20b6      	movs	r0, #182	; 0xb6
  400856:	4669      	mov	r1, sp
  400858:	2204      	movs	r2, #4
  40085a:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40085c:	4620      	mov	r0, r4
  40085e:	4621      	mov	r1, r4
  400860:	6832      	ldr	r2, [r6, #0]
  400862:	6873      	ldr	r3, [r6, #4]
  400864:	4f11      	ldr	r7, [pc, #68]	; (4008ac <ili93xx_init+0x2d4>)
  400866:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400868:	68b0      	ldr	r0, [r6, #8]
  40086a:	4b11      	ldr	r3, [pc, #68]	; (4008b0 <ili93xx_init+0x2d8>)
  40086c:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  40086e:	4648      	mov	r0, r9
  400870:	4669      	mov	r1, sp
  400872:	4622      	mov	r2, r4
  400874:	47a8      	blx	r5
		ili93xx_delay(10);
  400876:	200a      	movs	r0, #10
  400878:	4b0b      	ldr	r3, [pc, #44]	; (4008a8 <ili93xx_init+0x2d0>)
  40087a:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  40087c:	2029      	movs	r0, #41	; 0x29
  40087e:	4669      	mov	r1, sp
  400880:	4622      	mov	r2, r4
  400882:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400884:	4620      	mov	r0, r4
  400886:	e002      	b.n	40088e <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400888:	2001      	movs	r0, #1
  40088a:	e000      	b.n	40088e <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  40088c:	2001      	movs	r0, #1
	}

	return 0;
}
  40088e:	b003      	add	sp, #12
  400890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400894:	00400449 	.word	0x00400449
  400898:	20000004 	.word	0x20000004
  40089c:	20000008 	.word	0x20000008
  4008a0:	2000081c 	.word	0x2000081c
  4008a4:	0040036d 	.word	0x0040036d
  4008a8:	004003b1 	.word	0x004003b1
  4008ac:	00400511 	.word	0x00400511
  4008b0:	004004f9 	.word	0x004004f9
  4008b4:	004005b5 	.word	0x004005b5
  4008b8:	00400385 	.word	0x00400385

004008bc <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4008bc:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4008be:	4b16      	ldr	r3, [pc, #88]	; (400918 <ili93xx_draw_pixel+0x5c>)
  4008c0:	681b      	ldr	r3, [r3, #0]
  4008c2:	4283      	cmp	r3, r0
  4008c4:	d921      	bls.n	40090a <ili93xx_draw_pixel+0x4e>
  4008c6:	4b15      	ldr	r3, [pc, #84]	; (40091c <ili93xx_draw_pixel+0x60>)
  4008c8:	681b      	ldr	r3, [r3, #0]
  4008ca:	428b      	cmp	r3, r1
  4008cc:	d91f      	bls.n	40090e <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4008ce:	4b14      	ldr	r3, [pc, #80]	; (400920 <ili93xx_draw_pixel+0x64>)
  4008d0:	781b      	ldrb	r3, [r3, #0]
  4008d2:	2b01      	cmp	r3, #1
  4008d4:	d10b      	bne.n	4008ee <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  4008d6:	b280      	uxth	r0, r0
  4008d8:	b289      	uxth	r1, r1
  4008da:	4b12      	ldr	r3, [pc, #72]	; (400924 <ili93xx_draw_pixel+0x68>)
  4008dc:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4008de:	4b12      	ldr	r3, [pc, #72]	; (400928 <ili93xx_draw_pixel+0x6c>)
  4008e0:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4008e2:	4b12      	ldr	r3, [pc, #72]	; (40092c <ili93xx_draw_pixel+0x70>)
  4008e4:	6818      	ldr	r0, [r3, #0]
  4008e6:	4b12      	ldr	r3, [pc, #72]	; (400930 <ili93xx_draw_pixel+0x74>)
  4008e8:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4008ea:	2000      	movs	r0, #0
  4008ec:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4008ee:	2b02      	cmp	r3, #2
  4008f0:	d10f      	bne.n	400912 <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4008f2:	2200      	movs	r2, #0
  4008f4:	4613      	mov	r3, r2
  4008f6:	4c0f      	ldr	r4, [pc, #60]	; (400934 <ili93xx_draw_pixel+0x78>)
  4008f8:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4008fa:	4b0b      	ldr	r3, [pc, #44]	; (400928 <ili93xx_draw_pixel+0x6c>)
  4008fc:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4008fe:	4b0b      	ldr	r3, [pc, #44]	; (40092c <ili93xx_draw_pixel+0x70>)
  400900:	6818      	ldr	r0, [r3, #0]
  400902:	4b0b      	ldr	r3, [pc, #44]	; (400930 <ili93xx_draw_pixel+0x74>)
  400904:	4798      	blx	r3
	}

	return 0;
  400906:	2000      	movs	r0, #0
  400908:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  40090a:	2001      	movs	r0, #1
  40090c:	bd10      	pop	{r4, pc}
  40090e:	2001      	movs	r0, #1
  400910:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400912:	2000      	movs	r0, #0
}
  400914:	bd10      	pop	{r4, pc}
  400916:	bf00      	nop
  400918:	20000004 	.word	0x20000004
  40091c:	20000008 	.word	0x20000008
  400920:	2000081c 	.word	0x2000081c
  400924:	004005b5 	.word	0x004005b5
  400928:	004002c5 	.word	0x004002c5
  40092c:	2000045c 	.word	0x2000045c
  400930:	004002f5 	.word	0x004002f5
  400934:	00400511 	.word	0x00400511

00400938 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40093c:	b084      	sub	sp, #16
  40093e:	9003      	str	r0, [sp, #12]
  400940:	9102      	str	r1, [sp, #8]
  400942:	9201      	str	r2, [sp, #4]
  400944:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400946:	a803      	add	r0, sp, #12
  400948:	a902      	add	r1, sp, #8
  40094a:	aa01      	add	r2, sp, #4
  40094c:	466b      	mov	r3, sp
  40094e:	4c22      	ldr	r4, [pc, #136]	; (4009d8 <ili93xx_draw_filled_rectangle+0xa0>)
  400950:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400952:	9d03      	ldr	r5, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  400954:	9c02      	ldr	r4, [sp, #8]
  400956:	9901      	ldr	r1, [sp, #4]
  400958:	1c4a      	adds	r2, r1, #1
  40095a:	9900      	ldr	r1, [sp, #0]
  40095c:	1c4b      	adds	r3, r1, #1

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40095e:	4628      	mov	r0, r5
  400960:	4621      	mov	r1, r4
  400962:	1b52      	subs	r2, r2, r5
  400964:	1b1b      	subs	r3, r3, r4
  400966:	4c1d      	ldr	r4, [pc, #116]	; (4009dc <ili93xx_draw_filled_rectangle+0xa4>)
  400968:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  40096a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40096e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400972:	4b1b      	ldr	r3, [pc, #108]	; (4009e0 <ili93xx_draw_filled_rectangle+0xa8>)
  400974:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400976:	4b1b      	ldr	r3, [pc, #108]	; (4009e4 <ili93xx_draw_filled_rectangle+0xac>)
  400978:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40097a:	9a02      	ldr	r2, [sp, #8]
  40097c:	9b00      	ldr	r3, [sp, #0]
  40097e:	1a9a      	subs	r2, r3, r2
  400980:	9b01      	ldr	r3, [sp, #4]
  400982:	f103 0801 	add.w	r8, r3, #1
  400986:	9b03      	ldr	r3, [sp, #12]
  400988:	ebc3 0808 	rsb	r8, r3, r8
  40098c:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400990:	4c15      	ldr	r4, [pc, #84]	; (4009e8 <ili93xx_draw_filled_rectangle+0xb0>)
  400992:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400996:	09e4      	lsrs	r4, r4, #7
  400998:	d007      	beq.n	4009aa <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40099a:	4f14      	ldr	r7, [pc, #80]	; (4009ec <ili93xx_draw_filled_rectangle+0xb4>)
  40099c:	26f0      	movs	r6, #240	; 0xf0
  40099e:	4d14      	ldr	r5, [pc, #80]	; (4009f0 <ili93xx_draw_filled_rectangle+0xb8>)
  4009a0:	4638      	mov	r0, r7
  4009a2:	4631      	mov	r1, r6
  4009a4:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4009a6:	3c01      	subs	r4, #1
  4009a8:	d1fa      	bne.n	4009a0 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4009aa:	490f      	ldr	r1, [pc, #60]	; (4009e8 <ili93xx_draw_filled_rectangle+0xb0>)
  4009ac:	fba1 3108 	umull	r3, r1, r1, r8
  4009b0:	09c9      	lsrs	r1, r1, #7
  4009b2:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4009b6:	480d      	ldr	r0, [pc, #52]	; (4009ec <ili93xx_draw_filled_rectangle+0xb4>)
  4009b8:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  4009bc:	4b0c      	ldr	r3, [pc, #48]	; (4009f0 <ili93xx_draw_filled_rectangle+0xb8>)
  4009be:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  4009c0:	2000      	movs	r0, #0
  4009c2:	4601      	mov	r1, r0
  4009c4:	4b0b      	ldr	r3, [pc, #44]	; (4009f4 <ili93xx_draw_filled_rectangle+0xbc>)
  4009c6:	681a      	ldr	r2, [r3, #0]
  4009c8:	4b0b      	ldr	r3, [pc, #44]	; (4009f8 <ili93xx_draw_filled_rectangle+0xc0>)
  4009ca:	681b      	ldr	r3, [r3, #0]
  4009cc:	4c03      	ldr	r4, [pc, #12]	; (4009dc <ili93xx_draw_filled_rectangle+0xa4>)
  4009ce:	47a0      	blx	r4
}
  4009d0:	b004      	add	sp, #16
  4009d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009d6:	bf00      	nop
  4009d8:	004003e9 	.word	0x004003e9
  4009dc:	00400511 	.word	0x00400511
  4009e0:	004005b5 	.word	0x004005b5
  4009e4:	004002c5 	.word	0x004002c5
  4009e8:	88888889 	.word	0x88888889
  4009ec:	2000045c 	.word	0x2000045c
  4009f0:	0040030d 	.word	0x0040030d
  4009f4:	20000004 	.word	0x20000004
  4009f8:	20000008 	.word	0x20000008

004009fc <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4009fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a00:	b083      	sub	sp, #12
  400a02:	4606      	mov	r6, r0
  400a04:	4688      	mov	r8, r1
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  400a06:	4299      	cmp	r1, r3
  400a08:	d001      	beq.n	400a0e <ili93xx_draw_line+0x12>
  400a0a:	4290      	cmp	r0, r2
  400a0c:	d104      	bne.n	400a18 <ili93xx_draw_line+0x1c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  400a0e:	4630      	mov	r0, r6
  400a10:	4641      	mov	r1, r8
  400a12:	4c2b      	ldr	r4, [pc, #172]	; (400ac0 <ili93xx_draw_line+0xc4>)
  400a14:	47a0      	blx	r4
  400a16:	e050      	b.n	400aba <ili93xx_draw_line+0xbe>
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  400a18:	4681      	mov	r9, r0
	y = ul_y1;
  400a1a:	460f      	mov	r7, r1
	dx = ul_x2 - ul_x1;
  400a1c:	1a12      	subs	r2, r2, r0
	dy = ul_y2 - ul_y1;
  400a1e:	1a5b      	subs	r3, r3, r1
	xinc = (dx > 0) ? 1 : -1;
  400a20:	2a00      	cmp	r2, #0
  400a22:	bfcc      	ite	gt
  400a24:	2101      	movgt	r1, #1
  400a26:	f04f 31ff 	movle.w	r1, #4294967295
  400a2a:	9100      	str	r1, [sp, #0]
	yinc = (dy > 0) ? 1 : -1;
  400a2c:	2b00      	cmp	r3, #0
  400a2e:	bfcc      	ite	gt
  400a30:	2101      	movgt	r1, #1
  400a32:	f04f 31ff 	movle.w	r1, #4294967295
  400a36:	9101      	str	r1, [sp, #4]
	dx = abs(ul_x2 - ul_x1);
  400a38:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
  400a3c:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
	dy = abs(ul_y2 - ul_y1);
  400a40:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
  400a44:	eba4 74e3 	sub.w	r4, r4, r3, asr #31

	ili93xx_draw_pixel(x, y);
  400a48:	4641      	mov	r1, r8
  400a4a:	4b1e      	ldr	r3, [pc, #120]	; (400ac4 <ili93xx_draw_line+0xc8>)
  400a4c:	4798      	blx	r3

	if (dx > dy) {
  400a4e:	42a5      	cmp	r5, r4
  400a50:	dd1a      	ble.n	400a88 <ili93xx_draw_line+0x8c>
		cumul = dx >> 1;
  400a52:	ea4f 0865 	mov.w	r8, r5, asr #1

		for (i = 1; i <= dx; i++) {
  400a56:	2d00      	cmp	r5, #0
  400a58:	dd2f      	ble.n	400aba <ili93xx_draw_line+0xbe>
  400a5a:	9b00      	ldr	r3, [sp, #0]
  400a5c:	4699      	mov	r9, r3
  400a5e:	441e      	add	r6, r3
  400a60:	f04f 0a01 	mov.w	sl, #1
			if (cumul >= dx) {
				cumul -= dx;
				y += yinc;
			}

			ili93xx_draw_pixel(x, y);
  400a64:	f8df b05c 	ldr.w	fp, [pc, #92]	; 400ac4 <ili93xx_draw_line+0xc8>
	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
			x += xinc;
			cumul += dy;
  400a68:	44a0      	add	r8, r4

			if (cumul >= dx) {
  400a6a:	4545      	cmp	r5, r8
  400a6c:	dc03      	bgt.n	400a76 <ili93xx_draw_line+0x7a>
				cumul -= dx;
  400a6e:	ebc5 0808 	rsb	r8, r5, r8
				y += yinc;
  400a72:	9b01      	ldr	r3, [sp, #4]
  400a74:	441f      	add	r7, r3
			}

			ili93xx_draw_pixel(x, y);
  400a76:	4630      	mov	r0, r6
  400a78:	4639      	mov	r1, r7
  400a7a:	47d8      	blx	fp
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  400a7c:	f10a 0a01 	add.w	sl, sl, #1
  400a80:	444e      	add	r6, r9
  400a82:	4555      	cmp	r5, sl
  400a84:	daf0      	bge.n	400a68 <ili93xx_draw_line+0x6c>
  400a86:	e018      	b.n	400aba <ili93xx_draw_line+0xbe>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  400a88:	1067      	asrs	r7, r4, #1

		for (i = 1; i <= dy; i++) {
  400a8a:	2c00      	cmp	r4, #0
  400a8c:	dd15      	ble.n	400aba <ili93xx_draw_line+0xbe>
  400a8e:	9b01      	ldr	r3, [sp, #4]
  400a90:	469b      	mov	fp, r3
  400a92:	4443      	add	r3, r8
  400a94:	461e      	mov	r6, r3
  400a96:	f04f 0801 	mov.w	r8, #1
			if (cumul >= dy) {
				cumul -= dy;
				x += xinc;
			}

			ili93xx_draw_pixel(x, y);
  400a9a:	f8df a028 	ldr.w	sl, [pc, #40]	; 400ac4 <ili93xx_draw_line+0xc8>
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
			y += yinc;
			cumul += dx;
  400a9e:	442f      	add	r7, r5

			if (cumul >= dy) {
  400aa0:	42bc      	cmp	r4, r7
  400aa2:	dc02      	bgt.n	400aaa <ili93xx_draw_line+0xae>
				cumul -= dy;
  400aa4:	1b3f      	subs	r7, r7, r4
				x += xinc;
  400aa6:	9b00      	ldr	r3, [sp, #0]
  400aa8:	4499      	add	r9, r3
			}

			ili93xx_draw_pixel(x, y);
  400aaa:	4648      	mov	r0, r9
  400aac:	4631      	mov	r1, r6
  400aae:	47d0      	blx	sl
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  400ab0:	f108 0801 	add.w	r8, r8, #1
  400ab4:	445e      	add	r6, fp
  400ab6:	4544      	cmp	r4, r8
  400ab8:	daf1      	bge.n	400a9e <ili93xx_draw_line+0xa2>
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
	}
}
  400aba:	b003      	add	sp, #12
  400abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ac0:	00400939 	.word	0x00400939
  400ac4:	004008bd 	.word	0x004008bd

00400ac8 <ili93xx_draw_circle>:
{
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
  400ac8:	2a00      	cmp	r2, #0
  400aca:	d044      	beq.n	400b56 <ili93xx_draw_circle+0x8e>
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  400acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ad0:	b083      	sub	sp, #12
  400ad2:	4681      	mov	r9, r0
  400ad4:	468a      	mov	sl, r1
  400ad6:	4616      	mov	r6, r2

	if (ul_r == 0) {
		return 1;
	}

	d = 3 - (ul_r << 1);
  400ad8:	0057      	lsls	r7, r2, #1
  400ada:	f1c7 0703 	rsb	r7, r7, #3
	curX = 0;
  400ade:	2500      	movs	r5, #0
	curY = ul_r;

	while (curX <= curY) {
		ili93xx_draw_pixel(ul_x + curX, ul_y + curY);
  400ae0:	4c1f      	ldr	r4, [pc, #124]	; (400b60 <ili93xx_draw_circle+0x98>)
  400ae2:	eb05 0b09 	add.w	fp, r5, r9
  400ae6:	eb06 080a 	add.w	r8, r6, sl
  400aea:	4658      	mov	r0, fp
  400aec:	4641      	mov	r1, r8
  400aee:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x + curX, ul_y - curY);
  400af0:	ebc6 030a 	rsb	r3, r6, sl
  400af4:	4658      	mov	r0, fp
  400af6:	9301      	str	r3, [sp, #4]
  400af8:	4619      	mov	r1, r3
  400afa:	47a0      	blx	r4
  400afc:	ebc5 0b09 	rsb	fp, r5, r9
		ili93xx_draw_pixel(ul_x - curX, ul_y + curY);
  400b00:	4658      	mov	r0, fp
  400b02:	4641      	mov	r1, r8
  400b04:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curX, ul_y - curY);
  400b06:	4658      	mov	r0, fp
  400b08:	9901      	ldr	r1, [sp, #4]
  400b0a:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x + curY, ul_y + curX);
  400b0c:	eb06 0b09 	add.w	fp, r6, r9
  400b10:	eb05 080a 	add.w	r8, r5, sl
  400b14:	4658      	mov	r0, fp
  400b16:	4641      	mov	r1, r8
  400b18:	47a0      	blx	r4
  400b1a:	ebc5 030a 	rsb	r3, r5, sl
		ili93xx_draw_pixel(ul_x + curY, ul_y - curX);
  400b1e:	4658      	mov	r0, fp
  400b20:	9301      	str	r3, [sp, #4]
  400b22:	4619      	mov	r1, r3
  400b24:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curY, ul_y + curX);
  400b26:	ebc6 0b09 	rsb	fp, r6, r9
  400b2a:	4658      	mov	r0, fp
  400b2c:	4641      	mov	r1, r8
  400b2e:	47a0      	blx	r4
		ili93xx_draw_pixel(ul_x - curY, ul_y - curX);
  400b30:	4658      	mov	r0, fp
  400b32:	9901      	ldr	r1, [sp, #4]
  400b34:	47a0      	blx	r4

		if (d < 0) {
  400b36:	2f00      	cmp	r7, #0
  400b38:	da03      	bge.n	400b42 <ili93xx_draw_circle+0x7a>
			d += (curX << 2) + 6;
  400b3a:	eb07 0785 	add.w	r7, r7, r5, lsl #2
  400b3e:	3706      	adds	r7, #6
  400b40:	e004      	b.n	400b4c <ili93xx_draw_circle+0x84>
  400b42:	370a      	adds	r7, #10
		} else {
			d += ((curX - curY) << 2) + 10;
  400b44:	1bab      	subs	r3, r5, r6
  400b46:	eb07 0783 	add.w	r7, r7, r3, lsl #2
			curY--;
  400b4a:	3e01      	subs	r6, #1
		}

		curX++;
  400b4c:	3501      	adds	r5, #1

	d = 3 - (ul_r << 1);
	curX = 0;
	curY = ul_r;

	while (curX <= curY) {
  400b4e:	42ae      	cmp	r6, r5
  400b50:	d2c7      	bcs.n	400ae2 <ili93xx_draw_circle+0x1a>
		}

		curX++;
	}

	return 0;
  400b52:	2000      	movs	r0, #0
  400b54:	e001      	b.n	400b5a <ili93xx_draw_circle+0x92>
	int32_t d;
	uint32_t curX;
	uint32_t curY;

	if (ul_r == 0) {
		return 1;
  400b56:	2001      	movs	r0, #1
  400b58:	4770      	bx	lr

		curX++;
	}

	return 0;
}
  400b5a:	b003      	add	sp, #12
  400b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b60:	004008bd 	.word	0x004008bd

00400b64 <ili93xx_draw_filled_circle>:
	signed int d;       /* Decision Variable */
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
  400b64:	2a00      	cmp	r2, #0
  400b66:	d049      	beq.n	400bfc <ili93xx_draw_filled_circle+0x98>
 * \param ul_r circle radius.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_filled_circle(uint32_t ul_x, uint32_t ul_y, uint32_t ul_r)
{
  400b68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b6c:	4607      	mov	r7, r0
  400b6e:	4688      	mov	r8, r1
  400b70:	4615      	mov	r5, r2

	if (ul_r == 0) {
		return 1;
	}

	d = 3 - (ul_r << 1);
  400b72:	0056      	lsls	r6, r2, #1
  400b74:	f1c6 0603 	rsb	r6, r6, #3
	dwCurX = 0;
  400b78:	2400      	movs	r4, #0
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
		ili93xx_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX,
  400b7a:	f8df a084 	ldr.w	sl, [pc, #132]	; 400c00 <ili93xx_draw_filled_circle+0x9c>
	d = 3 - (ul_r << 1);
	dwCurX = 0;
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
		dwXmin = (dwCurX > ul_x) ? 0 : ul_x - dwCurX;
  400b7e:	42a7      	cmp	r7, r4
  400b80:	bf2c      	ite	cs
  400b82:	ebc4 0b07 	rsbcs	fp, r4, r7
  400b86:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurY > ul_y) ? 0 : ul_y - dwCurY;
  400b8a:	45a8      	cmp	r8, r5
  400b8c:	bf2c      	ite	cs
  400b8e:	ebc5 0308 	rsbcs	r3, r5, r8
  400b92:	2300      	movcc	r3, #0
  400b94:	eb04 0907 	add.w	r9, r4, r7
		ili93xx_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurX,
  400b98:	4658      	mov	r0, fp
  400b9a:	4619      	mov	r1, r3
  400b9c:	464a      	mov	r2, r9
  400b9e:	47d0      	blx	sl
				dwYmin);
		ili93xx_draw_filled_rectangle(dwXmin, ul_y + dwCurY,
  400ba0:	eb05 0308 	add.w	r3, r5, r8
  400ba4:	4658      	mov	r0, fp
  400ba6:	4619      	mov	r1, r3
  400ba8:	464a      	mov	r2, r9
  400baa:	47d0      	blx	sl
				ul_x + dwCurX, ul_y + dwCurY);
		dwXmin = (dwCurY > ul_x) ? 0 : ul_x - dwCurY;
  400bac:	42af      	cmp	r7, r5
  400bae:	bf2c      	ite	cs
  400bb0:	ebc5 0b07 	rsbcs	fp, r5, r7
  400bb4:	f04f 0b00 	movcc.w	fp, #0
		dwYmin = (dwCurX > ul_y) ? 0 : ul_y - dwCurX;
  400bb8:	45a0      	cmp	r8, r4
  400bba:	bf2c      	ite	cs
  400bbc:	ebc4 0308 	rsbcs	r3, r4, r8
  400bc0:	2300      	movcc	r3, #0
		ili93xx_draw_filled_rectangle(dwXmin, dwYmin, ul_x + dwCurY,
  400bc2:	eb05 0907 	add.w	r9, r5, r7
  400bc6:	4658      	mov	r0, fp
  400bc8:	4619      	mov	r1, r3
  400bca:	464a      	mov	r2, r9
  400bcc:	47d0      	blx	sl
  400bce:	eb04 0308 	add.w	r3, r4, r8
				dwYmin);
		ili93xx_draw_filled_rectangle(dwXmin, ul_y + dwCurX,
  400bd2:	4658      	mov	r0, fp
  400bd4:	4619      	mov	r1, r3
  400bd6:	464a      	mov	r2, r9
  400bd8:	47d0      	blx	sl
				ul_x + dwCurY, ul_y + dwCurX);

		if (d < 0) {
  400bda:	2e00      	cmp	r6, #0
  400bdc:	da03      	bge.n	400be6 <ili93xx_draw_filled_circle+0x82>
			d += (dwCurX << 2) + 6;
  400bde:	eb06 0684 	add.w	r6, r6, r4, lsl #2
  400be2:	3606      	adds	r6, #6
  400be4:	e004      	b.n	400bf0 <ili93xx_draw_filled_circle+0x8c>
  400be6:	360a      	adds	r6, #10
		} else {
			d += ((dwCurX - dwCurY) << 2) + 10;
  400be8:	1b63      	subs	r3, r4, r5
  400bea:	eb06 0683 	add.w	r6, r6, r3, lsl #2
			dwCurY--;
  400bee:	3d01      	subs	r5, #1
		}

		dwCurX++;
  400bf0:	3401      	adds	r4, #1

	d = 3 - (ul_r << 1);
	dwCurX = 0;
	dwCurY = ul_r;

	while (dwCurX <= dwCurY) {
  400bf2:	42a5      	cmp	r5, r4
  400bf4:	d2c3      	bcs.n	400b7e <ili93xx_draw_filled_circle+0x1a>
		}

		dwCurX++;
	}

	return 0;
  400bf6:	2000      	movs	r0, #0
  400bf8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t dwCurX;    /* Current X Value */
	uint32_t dwCurY;    /* Current Y Value */
	uint32_t dwXmin, dwYmin;

	if (ul_r == 0) {
		return 1;
  400bfc:	2001      	movs	r0, #1
  400bfe:	4770      	bx	lr
  400c00:	00400939 	.word	0x00400939

00400c04 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c08:	b085      	sub	sp, #20
  400c0a:	9003      	str	r0, [sp, #12]
  400c0c:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400c0e:	7813      	ldrb	r3, [r2, #0]
  400c10:	2b00      	cmp	r3, #0
  400c12:	d046      	beq.n	400ca2 <ili93xx_draw_string+0x9e>
  400c14:	468b      	mov	fp, r1
  400c16:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400c18:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400cac <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400c1c:	2b0a      	cmp	r3, #10
  400c1e:	d104      	bne.n	400c2a <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  400c20:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400c24:	9b03      	ldr	r3, [sp, #12]
  400c26:	9301      	str	r3, [sp, #4]
  400c28:	e035      	b.n	400c96 <ili93xx_draw_string+0x92>

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400c2a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400c2e:	4e1e      	ldr	r6, [pc, #120]	; (400ca8 <ili93xx_draw_string+0xa4>)
  400c30:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400c34:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400c38:	9a01      	ldr	r2, [sp, #4]
  400c3a:	4613      	mov	r3, r2
  400c3c:	330a      	adds	r3, #10
  400c3e:	9300      	str	r3, [sp, #0]
  400c40:	4690      	mov	r8, r2
  400c42:	2407      	movs	r4, #7
  400c44:	4637      	mov	r7, r6
  400c46:	eb0b 0a04 	add.w	sl, fp, r4
  400c4a:	463d      	mov	r5, r7
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400c4c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400c50:	4123      	asrs	r3, r4
  400c52:	f013 0f01 	tst.w	r3, #1
  400c56:	d003      	beq.n	400c60 <ili93xx_draw_string+0x5c>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400c58:	4640      	mov	r0, r8
  400c5a:	ebc4 010a 	rsb	r1, r4, sl
  400c5e:	47c8      	blx	r9
  400c60:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400c62:	f1b4 3fff 	cmp.w	r4, #4294967295
  400c66:	d1f0      	bne.n	400c4a <ili93xx_draw_string+0x46>
  400c68:	2407      	movs	r4, #7
  400c6a:	f10b 070f 	add.w	r7, fp, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400c6e:	782b      	ldrb	r3, [r5, #0]
  400c70:	4123      	asrs	r3, r4
  400c72:	f013 0f01 	tst.w	r3, #1
  400c76:	d002      	beq.n	400c7e <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400c78:	4640      	mov	r0, r8
  400c7a:	1b39      	subs	r1, r7, r4
  400c7c:	47c8      	blx	r9
  400c7e:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400c80:	2c01      	cmp	r4, #1
  400c82:	d1f4      	bne.n	400c6e <ili93xx_draw_string+0x6a>
  400c84:	3602      	adds	r6, #2
  400c86:	f108 0801 	add.w	r8, r8, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400c8a:	9b00      	ldr	r3, [sp, #0]
  400c8c:	4598      	cmp	r8, r3
  400c8e:	d1d8      	bne.n	400c42 <ili93xx_draw_string+0x3e>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400c90:	9b01      	ldr	r3, [sp, #4]
  400c92:	330c      	adds	r3, #12
  400c94:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400c96:	9a02      	ldr	r2, [sp, #8]
  400c98:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400c9c:	9202      	str	r2, [sp, #8]
  400c9e:	2b00      	cmp	r3, #0
  400ca0:	d1bc      	bne.n	400c1c <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400ca2:	b005      	add	sp, #20
  400ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400ca8:	00403800 	.word	0x00403800
  400cac:	004008bd 	.word	0x004008bd

00400cb0 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400cb0:	2302      	movs	r3, #2
  400cb2:	6003      	str	r3, [r0, #0]
  400cb4:	4770      	bx	lr
  400cb6:	bf00      	nop

00400cb8 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400cb8:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400cba:	bf9a      	itte	ls
  400cbc:	3114      	addls	r1, #20
  400cbe:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
  400cc2:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
  400cc4:	4770      	bx	lr
  400cc6:	bf00      	nop

00400cc8 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400cc8:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400cca:	4770      	bx	lr

00400ccc <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400ccc:	0109      	lsls	r1, r1, #4
  400cce:	5042      	str	r2, [r0, r1]
  400cd0:	4770      	bx	lr
  400cd2:	bf00      	nop

00400cd4 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400cd4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400cd8:	604a      	str	r2, [r1, #4]
  400cda:	4770      	bx	lr

00400cdc <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400cdc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400ce0:	608a      	str	r2, [r1, #8]
  400ce2:	4770      	bx	lr

00400ce4 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400ce4:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400ce8:	60ca      	str	r2, [r1, #12]
  400cea:	4770      	bx	lr

00400cec <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400cec:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400cee:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cf2:	d02f      	beq.n	400d54 <pio_set_peripheral+0x68>
  400cf4:	d807      	bhi.n	400d06 <pio_set_peripheral+0x1a>
  400cf6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cfa:	d014      	beq.n	400d26 <pio_set_peripheral+0x3a>
  400cfc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d00:	d01e      	beq.n	400d40 <pio_set_peripheral+0x54>
  400d02:	b939      	cbnz	r1, 400d14 <pio_set_peripheral+0x28>
  400d04:	4770      	bx	lr
  400d06:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d0a:	d037      	beq.n	400d7c <pio_set_peripheral+0x90>
  400d0c:	d804      	bhi.n	400d18 <pio_set_peripheral+0x2c>
  400d0e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d12:	d029      	beq.n	400d68 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d14:	6042      	str	r2, [r0, #4]
  400d16:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d18:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d1c:	d02e      	beq.n	400d7c <pio_set_peripheral+0x90>
  400d1e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d22:	d02b      	beq.n	400d7c <pio_set_peripheral+0x90>
  400d24:	e7f6      	b.n	400d14 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400d26:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d28:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d2a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d2c:	43d3      	mvns	r3, r2
  400d2e:	4021      	ands	r1, r4
  400d30:	4019      	ands	r1, r3
  400d32:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d34:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d36:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400d38:	4021      	ands	r1, r4
  400d3a:	400b      	ands	r3, r1
  400d3c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d3e:	e01a      	b.n	400d76 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d40:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d42:	4313      	orrs	r3, r2
  400d44:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d46:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d48:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d4a:	400b      	ands	r3, r1
  400d4c:	ea23 0302 	bic.w	r3, r3, r2
  400d50:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d52:	e7df      	b.n	400d14 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d54:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d56:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d58:	400b      	ands	r3, r1
  400d5a:	ea23 0302 	bic.w	r3, r3, r2
  400d5e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d60:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d62:	4313      	orrs	r3, r2
  400d64:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d66:	e7d5      	b.n	400d14 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d68:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d6a:	4313      	orrs	r3, r2
  400d6c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d6e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d70:	4313      	orrs	r3, r2
  400d72:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d74:	e7ce      	b.n	400d14 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d76:	6042      	str	r2, [r0, #4]
}
  400d78:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d7c:	4770      	bx	lr
  400d7e:	bf00      	nop

00400d80 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d80:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d82:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400d86:	bf14      	ite	ne
  400d88:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d8a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d8c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400d90:	bf14      	ite	ne
  400d92:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400d94:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400d96:	f012 0f02 	tst.w	r2, #2
  400d9a:	d002      	beq.n	400da2 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400d9c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400da0:	e004      	b.n	400dac <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400da2:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400da6:	bf18      	it	ne
  400da8:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400dac:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400dae:	6001      	str	r1, [r0, #0]
  400db0:	4770      	bx	lr
  400db2:	bf00      	nop

00400db4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400db4:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400db6:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400db8:	9c01      	ldr	r4, [sp, #4]
  400dba:	b10c      	cbz	r4, 400dc0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400dbc:	6641      	str	r1, [r0, #100]	; 0x64
  400dbe:	e000      	b.n	400dc2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400dc0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400dc2:	b10b      	cbz	r3, 400dc8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400dc4:	6501      	str	r1, [r0, #80]	; 0x50
  400dc6:	e000      	b.n	400dca <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400dc8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400dca:	b10a      	cbz	r2, 400dd0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400dcc:	6301      	str	r1, [r0, #48]	; 0x30
  400dce:	e000      	b.n	400dd2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400dd0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400dd2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400dd4:	6001      	str	r1, [r0, #0]
}
  400dd6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dda:	4770      	bx	lr

00400ddc <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ddc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400dde:	4770      	bx	lr

00400de0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400de0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400de2:	4770      	bx	lr

00400de4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400de4:	b570      	push	{r4, r5, r6, lr}
  400de6:	b082      	sub	sp, #8
  400de8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400dea:	0943      	lsrs	r3, r0, #5
  400dec:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400df0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400df4:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400df6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400dfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400dfe:	d047      	beq.n	400e90 <pio_configure_pin+0xac>
  400e00:	d809      	bhi.n	400e16 <pio_configure_pin+0x32>
  400e02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e06:	d021      	beq.n	400e4c <pio_configure_pin+0x68>
  400e08:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e0c:	d02f      	beq.n	400e6e <pio_configure_pin+0x8a>
  400e0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e12:	d16f      	bne.n	400ef4 <pio_configure_pin+0x110>
  400e14:	e009      	b.n	400e2a <pio_configure_pin+0x46>
  400e16:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400e1a:	d055      	beq.n	400ec8 <pio_configure_pin+0xe4>
  400e1c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400e20:	d052      	beq.n	400ec8 <pio_configure_pin+0xe4>
  400e22:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400e26:	d044      	beq.n	400eb2 <pio_configure_pin+0xce>
  400e28:	e064      	b.n	400ef4 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400e2a:	f000 001f 	and.w	r0, r0, #31
  400e2e:	2601      	movs	r6, #1
  400e30:	4086      	lsls	r6, r0
  400e32:	4620      	mov	r0, r4
  400e34:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e38:	4632      	mov	r2, r6
  400e3a:	4b30      	ldr	r3, [pc, #192]	; (400efc <pio_configure_pin+0x118>)
  400e3c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e3e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e42:	bf14      	ite	ne
  400e44:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e46:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e48:	2001      	movs	r0, #1
  400e4a:	e054      	b.n	400ef6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400e4c:	f000 001f 	and.w	r0, r0, #31
  400e50:	2601      	movs	r6, #1
  400e52:	4086      	lsls	r6, r0
  400e54:	4620      	mov	r0, r4
  400e56:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e5a:	4632      	mov	r2, r6
  400e5c:	4b27      	ldr	r3, [pc, #156]	; (400efc <pio_configure_pin+0x118>)
  400e5e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e60:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e64:	bf14      	ite	ne
  400e66:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e68:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e6a:	2001      	movs	r0, #1
  400e6c:	e043      	b.n	400ef6 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400e6e:	f000 001f 	and.w	r0, r0, #31
  400e72:	2601      	movs	r6, #1
  400e74:	4086      	lsls	r6, r0
  400e76:	4620      	mov	r0, r4
  400e78:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e7c:	4632      	mov	r2, r6
  400e7e:	4b1f      	ldr	r3, [pc, #124]	; (400efc <pio_configure_pin+0x118>)
  400e80:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e82:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e86:	bf14      	ite	ne
  400e88:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e8a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e8c:	2001      	movs	r0, #1
  400e8e:	e032      	b.n	400ef6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400e90:	f000 001f 	and.w	r0, r0, #31
  400e94:	2601      	movs	r6, #1
  400e96:	4086      	lsls	r6, r0
  400e98:	4620      	mov	r0, r4
  400e9a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e9e:	4632      	mov	r2, r6
  400ea0:	4b16      	ldr	r3, [pc, #88]	; (400efc <pio_configure_pin+0x118>)
  400ea2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ea4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ea8:	bf14      	ite	ne
  400eaa:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400eac:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400eae:	2001      	movs	r0, #1
  400eb0:	e021      	b.n	400ef6 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400eb2:	f000 031f 	and.w	r3, r0, #31
  400eb6:	2601      	movs	r6, #1
  400eb8:	4620      	mov	r0, r4
  400eba:	fa06 f103 	lsl.w	r1, r6, r3
  400ebe:	462a      	mov	r2, r5
  400ec0:	4b0f      	ldr	r3, [pc, #60]	; (400f00 <pio_configure_pin+0x11c>)
  400ec2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400ec4:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400ec6:	e016      	b.n	400ef6 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400ec8:	f000 031f 	and.w	r3, r0, #31
  400ecc:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400ece:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400ed2:	ea05 0106 	and.w	r1, r5, r6
  400ed6:	9100      	str	r1, [sp, #0]
  400ed8:	4620      	mov	r0, r4
  400eda:	fa06 f103 	lsl.w	r1, r6, r3
  400ede:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ee2:	bf14      	ite	ne
  400ee4:	2200      	movne	r2, #0
  400ee6:	2201      	moveq	r2, #1
  400ee8:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400eec:	4c05      	ldr	r4, [pc, #20]	; (400f04 <pio_configure_pin+0x120>)
  400eee:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400ef0:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400ef2:	e000      	b.n	400ef6 <pio_configure_pin+0x112>

	default:
		return 0;
  400ef4:	2000      	movs	r0, #0
	}

	return 1;
}
  400ef6:	b002      	add	sp, #8
  400ef8:	bd70      	pop	{r4, r5, r6, pc}
  400efa:	bf00      	nop
  400efc:	00400ced 	.word	0x00400ced
  400f00:	00400d81 	.word	0x00400d81
  400f04:	00400db5 	.word	0x00400db5

00400f08 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400f08:	b570      	push	{r4, r5, r6, lr}
  400f0a:	b082      	sub	sp, #8
  400f0c:	4606      	mov	r6, r0
  400f0e:	460d      	mov	r5, r1
  400f10:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400f12:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400f16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f1a:	d038      	beq.n	400f8e <pio_configure_pin_group+0x86>
  400f1c:	d809      	bhi.n	400f32 <pio_configure_pin_group+0x2a>
  400f1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f22:	d01c      	beq.n	400f5e <pio_configure_pin_group+0x56>
  400f24:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f28:	d025      	beq.n	400f76 <pio_configure_pin_group+0x6e>
  400f2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f2e:	d150      	bne.n	400fd2 <pio_configure_pin_group+0xca>
  400f30:	e009      	b.n	400f46 <pio_configure_pin_group+0x3e>
  400f32:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f36:	d03a      	beq.n	400fae <pio_configure_pin_group+0xa6>
  400f38:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f3c:	d037      	beq.n	400fae <pio_configure_pin_group+0xa6>
  400f3e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f42:	d030      	beq.n	400fa6 <pio_configure_pin_group+0x9e>
  400f44:	e045      	b.n	400fd2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400f46:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f4a:	462a      	mov	r2, r5
  400f4c:	4b22      	ldr	r3, [pc, #136]	; (400fd8 <pio_configure_pin_group+0xd0>)
  400f4e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f50:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f54:	bf14      	ite	ne
  400f56:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f58:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f5a:	2001      	movs	r0, #1
  400f5c:	e03a      	b.n	400fd4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400f5e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f62:	462a      	mov	r2, r5
  400f64:	4b1c      	ldr	r3, [pc, #112]	; (400fd8 <pio_configure_pin_group+0xd0>)
  400f66:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f68:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f6c:	bf14      	ite	ne
  400f6e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f70:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f72:	2001      	movs	r0, #1
  400f74:	e02e      	b.n	400fd4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400f76:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f7a:	462a      	mov	r2, r5
  400f7c:	4b16      	ldr	r3, [pc, #88]	; (400fd8 <pio_configure_pin_group+0xd0>)
  400f7e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f80:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f84:	bf14      	ite	ne
  400f86:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f88:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f8a:	2001      	movs	r0, #1
  400f8c:	e022      	b.n	400fd4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400f8e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f92:	462a      	mov	r2, r5
  400f94:	4b10      	ldr	r3, [pc, #64]	; (400fd8 <pio_configure_pin_group+0xd0>)
  400f96:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f98:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f9c:	bf14      	ite	ne
  400f9e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400fa0:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400fa2:	2001      	movs	r0, #1
  400fa4:	e016      	b.n	400fd4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400fa6:	4b0d      	ldr	r3, [pc, #52]	; (400fdc <pio_configure_pin_group+0xd4>)
  400fa8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400faa:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400fac:	e012      	b.n	400fd4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fae:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400fb2:	f004 0301 	and.w	r3, r4, #1
  400fb6:	9300      	str	r3, [sp, #0]
  400fb8:	4630      	mov	r0, r6
  400fba:	4629      	mov	r1, r5
  400fbc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400fc0:	bf14      	ite	ne
  400fc2:	2200      	movne	r2, #0
  400fc4:	2201      	moveq	r2, #1
  400fc6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400fca:	4c05      	ldr	r4, [pc, #20]	; (400fe0 <pio_configure_pin_group+0xd8>)
  400fcc:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400fce:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400fd0:	e000      	b.n	400fd4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400fd2:	2000      	movs	r0, #0
	}

	return 1;
}
  400fd4:	b002      	add	sp, #8
  400fd6:	bd70      	pop	{r4, r5, r6, pc}
  400fd8:	00400ced 	.word	0x00400ced
  400fdc:	00400d81 	.word	0x00400d81
  400fe0:	00400db5 	.word	0x00400db5

00400fe4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400fe8:	4681      	mov	r9, r0
  400fea:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400fec:	4b12      	ldr	r3, [pc, #72]	; (401038 <pio_handler_process+0x54>)
  400fee:	4798      	blx	r3
  400ff0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ff2:	4648      	mov	r0, r9
  400ff4:	4b11      	ldr	r3, [pc, #68]	; (40103c <pio_handler_process+0x58>)
  400ff6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ff8:	4005      	ands	r5, r0
  400ffa:	d013      	beq.n	401024 <pio_handler_process+0x40>
  400ffc:	4c10      	ldr	r4, [pc, #64]	; (401040 <pio_handler_process+0x5c>)
  400ffe:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401002:	6823      	ldr	r3, [r4, #0]
  401004:	4543      	cmp	r3, r8
  401006:	d108      	bne.n	40101a <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401008:	6861      	ldr	r1, [r4, #4]
  40100a:	4229      	tst	r1, r5
  40100c:	d005      	beq.n	40101a <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40100e:	68e3      	ldr	r3, [r4, #12]
  401010:	4640      	mov	r0, r8
  401012:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401014:	6863      	ldr	r3, [r4, #4]
  401016:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40101a:	42b4      	cmp	r4, r6
  40101c:	d002      	beq.n	401024 <pio_handler_process+0x40>
  40101e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401020:	2d00      	cmp	r5, #0
  401022:	d1ee      	bne.n	401002 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401024:	4b07      	ldr	r3, [pc, #28]	; (401044 <pio_handler_process+0x60>)
  401026:	681b      	ldr	r3, [r3, #0]
  401028:	b123      	cbz	r3, 401034 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40102a:	4b07      	ldr	r3, [pc, #28]	; (401048 <pio_handler_process+0x64>)
  40102c:	681b      	ldr	r3, [r3, #0]
  40102e:	b10b      	cbz	r3, 401034 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401030:	4648      	mov	r0, r9
  401032:	4798      	blx	r3
  401034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401038:	00400ddd 	.word	0x00400ddd
  40103c:	00400de1 	.word	0x00400de1
  401040:	20000824 	.word	0x20000824
  401044:	2000089c 	.word	0x2000089c
  401048:	20000820 	.word	0x20000820

0040104c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40104c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40104e:	4802      	ldr	r0, [pc, #8]	; (401058 <PIOA_Handler+0xc>)
  401050:	210b      	movs	r1, #11
  401052:	4b02      	ldr	r3, [pc, #8]	; (40105c <PIOA_Handler+0x10>)
  401054:	4798      	blx	r3
  401056:	bd08      	pop	{r3, pc}
  401058:	400e0e00 	.word	0x400e0e00
  40105c:	00400fe5 	.word	0x00400fe5

00401060 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401060:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401062:	4802      	ldr	r0, [pc, #8]	; (40106c <PIOB_Handler+0xc>)
  401064:	210c      	movs	r1, #12
  401066:	4b02      	ldr	r3, [pc, #8]	; (401070 <PIOB_Handler+0x10>)
  401068:	4798      	blx	r3
  40106a:	bd08      	pop	{r3, pc}
  40106c:	400e1000 	.word	0x400e1000
  401070:	00400fe5 	.word	0x00400fe5

00401074 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401074:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401076:	4802      	ldr	r0, [pc, #8]	; (401080 <PIOC_Handler+0xc>)
  401078:	210d      	movs	r1, #13
  40107a:	4b02      	ldr	r3, [pc, #8]	; (401084 <PIOC_Handler+0x10>)
  40107c:	4798      	blx	r3
  40107e:	bd08      	pop	{r3, pc}
  401080:	400e1200 	.word	0x400e1200
  401084:	00400fe5 	.word	0x00400fe5

00401088 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401088:	4a18      	ldr	r2, [pc, #96]	; (4010ec <pmc_switch_mck_to_pllack+0x64>)
  40108a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40108c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401090:	4318      	orrs	r0, r3
  401092:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401094:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401096:	f013 0f08 	tst.w	r3, #8
  40109a:	d003      	beq.n	4010a4 <pmc_switch_mck_to_pllack+0x1c>
  40109c:	e009      	b.n	4010b2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40109e:	3b01      	subs	r3, #1
  4010a0:	d103      	bne.n	4010aa <pmc_switch_mck_to_pllack+0x22>
  4010a2:	e01e      	b.n	4010e2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4010a8:	4910      	ldr	r1, [pc, #64]	; (4010ec <pmc_switch_mck_to_pllack+0x64>)
  4010aa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010ac:	f012 0f08 	tst.w	r2, #8
  4010b0:	d0f5      	beq.n	40109e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4010b2:	4a0e      	ldr	r2, [pc, #56]	; (4010ec <pmc_switch_mck_to_pllack+0x64>)
  4010b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010b6:	f023 0303 	bic.w	r3, r3, #3
  4010ba:	f043 0302 	orr.w	r3, r3, #2
  4010be:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010c0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4010c2:	f010 0008 	ands.w	r0, r0, #8
  4010c6:	d004      	beq.n	4010d2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4010c8:	2000      	movs	r0, #0
  4010ca:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010cc:	3b01      	subs	r3, #1
  4010ce:	d103      	bne.n	4010d8 <pmc_switch_mck_to_pllack+0x50>
  4010d0:	e009      	b.n	4010e6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4010d6:	4905      	ldr	r1, [pc, #20]	; (4010ec <pmc_switch_mck_to_pllack+0x64>)
  4010d8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010da:	f012 0f08 	tst.w	r2, #8
  4010de:	d0f5      	beq.n	4010cc <pmc_switch_mck_to_pllack+0x44>
  4010e0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4010e2:	2001      	movs	r0, #1
  4010e4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4010e6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010e8:	4770      	bx	lr
  4010ea:	bf00      	nop
  4010ec:	400e0400 	.word	0x400e0400

004010f0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010f0:	b138      	cbz	r0, 401102 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010f2:	4911      	ldr	r1, [pc, #68]	; (401138 <pmc_switch_mainck_to_xtal+0x48>)
  4010f4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010f6:	4a11      	ldr	r2, [pc, #68]	; (40113c <pmc_switch_mainck_to_xtal+0x4c>)
  4010f8:	401a      	ands	r2, r3
  4010fa:	4b11      	ldr	r3, [pc, #68]	; (401140 <pmc_switch_mainck_to_xtal+0x50>)
  4010fc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010fe:	620b      	str	r3, [r1, #32]
  401100:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401102:	4a0d      	ldr	r2, [pc, #52]	; (401138 <pmc_switch_mainck_to_xtal+0x48>)
  401104:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401106:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40110a:	f023 0303 	bic.w	r3, r3, #3
  40110e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401112:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401116:	0209      	lsls	r1, r1, #8
  401118:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40111a:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40111c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40111e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401120:	f013 0f01 	tst.w	r3, #1
  401124:	d0fb      	beq.n	40111e <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401126:	4a04      	ldr	r2, [pc, #16]	; (401138 <pmc_switch_mainck_to_xtal+0x48>)
  401128:	6a13      	ldr	r3, [r2, #32]
  40112a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40112e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401132:	6213      	str	r3, [r2, #32]
  401134:	4770      	bx	lr
  401136:	bf00      	nop
  401138:	400e0400 	.word	0x400e0400
  40113c:	fec8fffc 	.word	0xfec8fffc
  401140:	01370002 	.word	0x01370002

00401144 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401144:	4b02      	ldr	r3, [pc, #8]	; (401150 <pmc_osc_is_ready_mainck+0xc>)
  401146:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401148:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40114c:	4770      	bx	lr
  40114e:	bf00      	nop
  401150:	400e0400 	.word	0x400e0400

00401154 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401154:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401158:	4b01      	ldr	r3, [pc, #4]	; (401160 <pmc_disable_pllack+0xc>)
  40115a:	629a      	str	r2, [r3, #40]	; 0x28
  40115c:	4770      	bx	lr
  40115e:	bf00      	nop
  401160:	400e0400 	.word	0x400e0400

00401164 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401164:	4b02      	ldr	r3, [pc, #8]	; (401170 <pmc_is_locked_pllack+0xc>)
  401166:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401168:	f000 0002 	and.w	r0, r0, #2
  40116c:	4770      	bx	lr
  40116e:	bf00      	nop
  401170:	400e0400 	.word	0x400e0400

00401174 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401174:	2200      	movs	r2, #0
  401176:	4b01      	ldr	r3, [pc, #4]	; (40117c <pmc_disable_pllbck+0x8>)
  401178:	62da      	str	r2, [r3, #44]	; 0x2c
  40117a:	4770      	bx	lr
  40117c:	400e0400 	.word	0x400e0400

00401180 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401180:	2822      	cmp	r0, #34	; 0x22
  401182:	d81e      	bhi.n	4011c2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401184:	281f      	cmp	r0, #31
  401186:	d80c      	bhi.n	4011a2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401188:	4b11      	ldr	r3, [pc, #68]	; (4011d0 <pmc_enable_periph_clk+0x50>)
  40118a:	699a      	ldr	r2, [r3, #24]
  40118c:	2301      	movs	r3, #1
  40118e:	4083      	lsls	r3, r0
  401190:	401a      	ands	r2, r3
  401192:	4293      	cmp	r3, r2
  401194:	d017      	beq.n	4011c6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401196:	2301      	movs	r3, #1
  401198:	4083      	lsls	r3, r0
  40119a:	4a0d      	ldr	r2, [pc, #52]	; (4011d0 <pmc_enable_periph_clk+0x50>)
  40119c:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40119e:	2000      	movs	r0, #0
  4011a0:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4011a2:	4b0b      	ldr	r3, [pc, #44]	; (4011d0 <pmc_enable_periph_clk+0x50>)
  4011a4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4011a8:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4011aa:	2301      	movs	r3, #1
  4011ac:	4083      	lsls	r3, r0
  4011ae:	401a      	ands	r2, r3
  4011b0:	4293      	cmp	r3, r2
  4011b2:	d00a      	beq.n	4011ca <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4011b4:	2301      	movs	r3, #1
  4011b6:	4083      	lsls	r3, r0
  4011b8:	4a05      	ldr	r2, [pc, #20]	; (4011d0 <pmc_enable_periph_clk+0x50>)
  4011ba:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4011be:	2000      	movs	r0, #0
  4011c0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4011c2:	2001      	movs	r0, #1
  4011c4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4011c6:	2000      	movs	r0, #0
  4011c8:	4770      	bx	lr
  4011ca:	2000      	movs	r0, #0
}
  4011cc:	4770      	bx	lr
  4011ce:	bf00      	nop
  4011d0:	400e0400 	.word	0x400e0400

004011d4 <pmc_set_flash_in_wait_mode>:
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
	ul_flash_in_wait_mode = ul_flash_state;
  4011d4:	4b01      	ldr	r3, [pc, #4]	; (4011dc <pmc_set_flash_in_wait_mode+0x8>)
  4011d6:	6018      	str	r0, [r3, #0]
  4011d8:	4770      	bx	lr
  4011da:	bf00      	nop
  4011dc:	2000000c 	.word	0x2000000c

004011e0 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4011e0:	4a11      	ldr	r2, [pc, #68]	; (401228 <pmc_enable_waitmode+0x48>)
  4011e2:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4011e4:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
	i |= ul_flash_in_wait_mode;
  4011e8:	4b10      	ldr	r3, [pc, #64]	; (40122c <pmc_enable_waitmode+0x4c>)
  4011ea:	681b      	ldr	r3, [r3, #0]
  4011ec:	430b      	orrs	r3, r1
	PMC->PMC_FSMR = i;
  4011ee:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4011f0:	6a13      	ldr	r3, [r2, #32]
  4011f2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011f6:	f043 0304 	orr.w	r3, r3, #4
  4011fa:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011fc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011fe:	f013 0f08 	tst.w	r3, #8
  401202:	d0fb      	beq.n	4011fc <pmc_enable_waitmode+0x1c>
  401204:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401208:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40120a:	3b01      	subs	r3, #1
  40120c:	d1fc      	bne.n	401208 <pmc_enable_waitmode+0x28>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40120e:	4a06      	ldr	r2, [pc, #24]	; (401228 <pmc_enable_waitmode+0x48>)
  401210:	6a13      	ldr	r3, [r2, #32]
  401212:	f013 0f08 	tst.w	r3, #8
  401216:	d0fb      	beq.n	401210 <pmc_enable_waitmode+0x30>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  401218:	4a03      	ldr	r2, [pc, #12]	; (401228 <pmc_enable_waitmode+0x48>)
  40121a:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40121c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401220:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  401224:	6713      	str	r3, [r2, #112]	; 0x70
  401226:	4770      	bx	lr
  401228:	400e0400 	.word	0x400e0400
  40122c:	2000000c 	.word	0x2000000c

00401230 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401230:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (sleep_mode) {
  401234:	1e43      	subs	r3, r0, #1
  401236:	2b04      	cmp	r3, #4
  401238:	f200 8134 	bhi.w	4014a4 <pmc_sleep+0x274>
  40123c:	e8df f013 	tbh	[pc, r3, lsl #1]
  401240:	00050005 	.word	0x00050005
  401244:	00130013 	.word	0x00130013
  401248:	0123      	.short	0x0123
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40124a:	4a97      	ldr	r2, [pc, #604]	; (4014a8 <pmc_sleep+0x278>)
  40124c:	6913      	ldr	r3, [r2, #16]
  40124e:	f023 0304 	bic.w	r3, r3, #4
  401252:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401254:	2201      	movs	r2, #1
  401256:	4b95      	ldr	r3, [pc, #596]	; (4014ac <pmc_sleep+0x27c>)
  401258:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40125a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40125e:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  401260:	bf30      	wfi
  401262:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401266:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401268:	2803      	cmp	r0, #3
  40126a:	bf0c      	ite	eq
  40126c:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40126e:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  401272:	4b8f      	ldr	r3, [pc, #572]	; (4014b0 <pmc_sleep+0x280>)
  401274:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401276:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401278:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  40127c:	2200      	movs	r2, #0
  40127e:	4b8b      	ldr	r3, [pc, #556]	; (4014ac <pmc_sleep+0x27c>)
  401280:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  401282:	2201      	movs	r2, #1
  401284:	4b8b      	ldr	r3, [pc, #556]	; (4014b4 <pmc_sleep+0x284>)
  401286:	701a      	strb	r2, [r3, #0]
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  401288:	4b8b      	ldr	r3, [pc, #556]	; (4014b8 <pmc_sleep+0x288>)
  40128a:	f8d3 8020 	ldr.w	r8, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  40128e:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  401290:	4a8a      	ldr	r2, [pc, #552]	; (4014bc <pmc_sleep+0x28c>)
  401292:	f8d2 a000 	ldr.w	sl, [r2]
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
  401296:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40129a:	f8d2 9000 	ldr.w	r9, [r2]

	if (p_osc_setting) {
		*p_osc_setting = mor;
	}
	if (p_pll0_setting) {
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40129e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
	}
	if (p_pll1_setting) {
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
  4012a0:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
		*p_fmr_setting1 = fmr1;
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4012a4:	f448 125c 	orr.w	r2, r8, #3604480	; 0x370000
  4012a8:	f042 0208 	orr.w	r2, r2, #8
  4012ac:	621a      	str	r2, [r3, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4012ae:	f005 0603 	and.w	r6, r5, #3
  4012b2:	2e01      	cmp	r6, #1
  4012b4:	d90a      	bls.n	4012cc <pmc_sleep+0x9c>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4012b6:	f025 0103 	bic.w	r1, r5, #3
  4012ba:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4012be:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012c0:	461a      	mov	r2, r3
  4012c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012c4:	f013 0f08 	tst.w	r3, #8
  4012c8:	d0fb      	beq.n	4012c2 <pmc_sleep+0x92>
  4012ca:	e000      	b.n	4012ce <pmc_sleep+0x9e>
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
	uint32_t mckr = PMC->PMC_MCKR;
  4012cc:	4629      	mov	r1, r5
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
		PMC->PMC_MCKR = mckr;
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  4012ce:	f011 0f70 	tst.w	r1, #112	; 0x70
  4012d2:	d008      	beq.n	4012e6 <pmc_sleep+0xb6>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4012d4:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4012d8:	4b77      	ldr	r3, [pc, #476]	; (4014b8 <pmc_sleep+0x288>)
  4012da:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012dc:	461a      	mov	r2, r3
  4012de:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012e0:	f013 0f08 	tst.w	r3, #8
  4012e4:	d0fb      	beq.n	4012de <pmc_sleep+0xae>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  4012e6:	4b76      	ldr	r3, [pc, #472]	; (4014c0 <pmc_sleep+0x290>)
  4012e8:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
  4012ea:	4b76      	ldr	r3, [pc, #472]	; (4014c4 <pmc_sleep+0x294>)
  4012ec:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4012ee:	4a72      	ldr	r2, [pc, #456]	; (4014b8 <pmc_sleep+0x288>)
  4012f0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012f2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4012f6:	d0fb      	beq.n	4012f0 <pmc_sleep+0xc0>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4012f8:	4a6f      	ldr	r2, [pc, #444]	; (4014b8 <pmc_sleep+0x288>)
  4012fa:	6a13      	ldr	r3, [r2, #32]
  4012fc:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401304:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401308:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40130a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40130c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401310:	d0fb      	beq.n	40130a <pmc_sleep+0xda>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401312:	f42a 6370 	bic.w	r3, sl, #3840	; 0xf00
  401316:	4a69      	ldr	r2, [pc, #420]	; (4014bc <pmc_sleep+0x28c>)
  401318:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
  40131a:	f429 6370 	bic.w	r3, r9, #3840	; 0xf00
  40131e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401322:	6013      	str	r3, [r2, #0]
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  401324:	2c04      	cmp	r4, #4
  401326:	d109      	bne.n	40133c <pmc_sleep+0x10c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401328:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
  40132c:	6a13      	ldr	r3, [r2, #32]
  40132e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401332:	f023 0301 	bic.w	r3, r3, #1
  401336:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40133a:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  40133c:	4c5b      	ldr	r4, [pc, #364]	; (4014ac <pmc_sleep+0x27c>)
  40133e:	2301      	movs	r3, #1
  401340:	7023      	strb	r3, [r4, #0]
  401342:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401346:	b662      	cpsie	i

		pmc_enable_waitmode();
  401348:	4b5f      	ldr	r3, [pc, #380]	; (4014c8 <pmc_sleep+0x298>)
  40134a:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40134c:	b672      	cpsid	i
  40134e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401352:	2300      	movs	r3, #0
  401354:	7023      	strb	r3, [r4, #0]
{
	uint32_t mckr;
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401356:	f018 0f02 	tst.w	r8, #2
  40135a:	d00f      	beq.n	40137c <pmc_sleep+0x14c>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40135c:	4a56      	ldr	r2, [pc, #344]	; (4014b8 <pmc_sleep+0x288>)
  40135e:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401360:	495a      	ldr	r1, [pc, #360]	; (4014cc <pmc_sleep+0x29c>)
  401362:	4019      	ands	r1, r3
  401364:	4b5a      	ldr	r3, [pc, #360]	; (4014d0 <pmc_sleep+0x2a0>)
  401366:	430b      	orrs	r3, r1
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401368:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40136a:	6a13      	ldr	r3, [r2, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  40136c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401370:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  401374:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401378:	6213      	str	r3, [r2, #32]
  40137a:	e02f      	b.n	4013dc <pmc_sleep+0x1ac>
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  40137c:	f018 0f01 	tst.w	r8, #1
  401380:	d02c      	beq.n	4013dc <pmc_sleep+0x1ac>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401382:	4b4d      	ldr	r3, [pc, #308]	; (4014b8 <pmc_sleep+0x288>)
  401384:	6a1b      	ldr	r3, [r3, #32]
  401386:	f013 0f01 	tst.w	r3, #1
  40138a:	d10e      	bne.n	4013aa <pmc_sleep+0x17a>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40138c:	4a4a      	ldr	r2, [pc, #296]	; (4014b8 <pmc_sleep+0x288>)
  40138e:	6a13      	ldr	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401390:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401394:	f023 0303 	bic.w	r3, r3, #3
  401398:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40139c:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4013a0:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4013a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013a4:	f013 0f01 	tst.w	r3, #1
  4013a8:	d0fb      	beq.n	4013a2 <pmc_sleep+0x172>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4013aa:	4b43      	ldr	r3, [pc, #268]	; (4014b8 <pmc_sleep+0x288>)
  4013ac:	6a1b      	ldr	r3, [r3, #32]
  4013ae:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b2:	d10a      	bne.n	4013ca <pmc_sleep+0x19a>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4013b4:	4a40      	ldr	r2, [pc, #256]	; (4014b8 <pmc_sleep+0x288>)
  4013b6:	6a13      	ldr	r3, [r2, #32]
  4013b8:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4013bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4013c0:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4013c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013c4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4013c8:	d0fb      	beq.n	4013c2 <pmc_sleep+0x192>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4013ca:	4a3b      	ldr	r2, [pc, #236]	; (4014b8 <pmc_sleep+0x288>)
  4013cc:	6a13      	ldr	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  4013ce:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4013d2:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  4013d6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4013da:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4013dc:	4b3d      	ldr	r3, [pc, #244]	; (4014d4 <pmc_sleep+0x2a4>)
  4013de:	403b      	ands	r3, r7
  4013e0:	b12b      	cbz	r3, 4013ee <pmc_sleep+0x1be>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4013e2:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
  4013e6:	4b34      	ldr	r3, [pc, #208]	; (4014b8 <pmc_sleep+0x288>)
  4013e8:	629f      	str	r7, [r3, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  4013ea:	2202      	movs	r2, #2
  4013ec:	e000      	b.n	4013f0 <pmc_sleep+0x1c0>
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  4013ee:	2200      	movs	r2, #0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
#endif
		pll_sr |= PMC_SR_LOCKA;
	}
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  4013f0:	4b38      	ldr	r3, [pc, #224]	; (4014d4 <pmc_sleep+0x2a4>)
  4013f2:	ea0b 0303 	and.w	r3, fp, r3
  4013f6:	b123      	cbz	r3, 401402 <pmc_sleep+0x1d2>
		PMC->CKGR_PLLBR = pll1_setting;
  4013f8:	4b2f      	ldr	r3, [pc, #188]	; (4014b8 <pmc_sleep+0x288>)
  4013fa:	f8c3 b02c 	str.w	fp, [r3, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  4013fe:	f042 0204 	orr.w	r2, r2, #4
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401402:	2e02      	cmp	r6, #2
  401404:	d002      	beq.n	40140c <pmc_sleep+0x1dc>
  401406:	2e03      	cmp	r6, #3
  401408:	d006      	beq.n	401418 <pmc_sleep+0x1e8>
  40140a:	e00a      	b.n	401422 <pmc_sleep+0x1f2>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  40140c:	492a      	ldr	r1, [pc, #168]	; (4014b8 <pmc_sleep+0x288>)
  40140e:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401410:	f013 0f02 	tst.w	r3, #2
  401414:	d0fb      	beq.n	40140e <pmc_sleep+0x1de>
  401416:	e004      	b.n	401422 <pmc_sleep+0x1f2>
		break;
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  401418:	4927      	ldr	r1, [pc, #156]	; (4014b8 <pmc_sleep+0x288>)
  40141a:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40141c:	f013 0f04 	tst.w	r3, #4
  401420:	d0fb      	beq.n	40141a <pmc_sleep+0x1ea>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  401422:	4825      	ldr	r0, [pc, #148]	; (4014b8 <pmc_sleep+0x288>)
  401424:	6b01      	ldr	r1, [r0, #48]	; 0x30

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401426:	f005 0370 	and.w	r3, r5, #112	; 0x70

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40142a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40142e:	430b      	orrs	r3, r1

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401430:	6303      	str	r3, [r0, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401432:	4601      	mov	r1, r0
  401434:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401436:	f013 0f08 	tst.w	r3, #8
  40143a:	d0fb      	beq.n	401434 <pmc_sleep+0x204>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  40143c:	4b1f      	ldr	r3, [pc, #124]	; (4014bc <pmc_sleep+0x28c>)
  40143e:	f8c3 a000 	str.w	sl, [r3]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
  401442:	f503 7300 	add.w	r3, r3, #512	; 0x200
  401446:	f8c3 9000 	str.w	r9, [r3]
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  40144a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
  40144e:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401450:	4619      	mov	r1, r3
  401452:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401454:	f013 0f08 	tst.w	r3, #8
  401458:	d0fb      	beq.n	401452 <pmc_sleep+0x222>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  40145a:	4917      	ldr	r1, [pc, #92]	; (4014b8 <pmc_sleep+0x288>)
  40145c:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40145e:	421a      	tst	r2, r3
  401460:	d0fc      	beq.n	40145c <pmc_sleep+0x22c>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401462:	2200      	movs	r2, #0
  401464:	4b13      	ldr	r3, [pc, #76]	; (4014b4 <pmc_sleep+0x284>)
  401466:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401468:	4b1b      	ldr	r3, [pc, #108]	; (4014d8 <pmc_sleep+0x2a8>)
  40146a:	681b      	ldr	r3, [r3, #0]
  40146c:	b11b      	cbz	r3, 401476 <pmc_sleep+0x246>
			callback_clocks_restored();
  40146e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401470:	2200      	movs	r2, #0
  401472:	4b19      	ldr	r3, [pc, #100]	; (4014d8 <pmc_sleep+0x2a8>)
  401474:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401476:	2201      	movs	r2, #1
  401478:	4b0c      	ldr	r3, [pc, #48]	; (4014ac <pmc_sleep+0x27c>)
  40147a:	701a      	strb	r2, [r3, #0]
  40147c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401480:	b662      	cpsie	i
  401482:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401486:	4a08      	ldr	r2, [pc, #32]	; (4014a8 <pmc_sleep+0x278>)
  401488:	6913      	ldr	r3, [r2, #16]
  40148a:	f043 0304 	orr.w	r3, r3, #4
  40148e:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401490:	4a12      	ldr	r2, [pc, #72]	; (4014dc <pmc_sleep+0x2ac>)
  401492:	4b13      	ldr	r3, [pc, #76]	; (4014e0 <pmc_sleep+0x2b0>)
  401494:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401496:	2201      	movs	r2, #1
  401498:	4b04      	ldr	r3, [pc, #16]	; (4014ac <pmc_sleep+0x27c>)
  40149a:	701a      	strb	r2, [r3, #0]
  40149c:	f3bf 8f5f 	dmb	sy
  4014a0:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  4014a2:	bf30      	wfi
  4014a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014a8:	e000ed00 	.word	0xe000ed00
  4014ac:	20000000 	.word	0x20000000
  4014b0:	004011d5 	.word	0x004011d5
  4014b4:	20000898 	.word	0x20000898
  4014b8:	400e0400 	.word	0x400e0400
  4014bc:	400e0a00 	.word	0x400e0a00
  4014c0:	00401155 	.word	0x00401155
  4014c4:	00401175 	.word	0x00401175
  4014c8:	004011e1 	.word	0x004011e1
  4014cc:	fec8fffc 	.word	0xfec8fffc
  4014d0:	01370002 	.word	0x01370002
  4014d4:	07ff0000 	.word	0x07ff0000
  4014d8:	20000894 	.word	0x20000894
  4014dc:	a5000004 	.word	0xa5000004
  4014e0:	400e1410 	.word	0x400e1410

004014e4 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4014e4:	b410      	push	{r4}
  4014e6:	0189      	lsls	r1, r1, #6
  4014e8:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4014ea:	2402      	movs	r4, #2
  4014ec:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4014ee:	f04f 31ff 	mov.w	r1, #4294967295
  4014f2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4014f4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4014f6:	605a      	str	r2, [r3, #4]
}
  4014f8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4014fc:	4770      	bx	lr
  4014fe:	bf00      	nop

00401500 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401500:	0189      	lsls	r1, r1, #6
  401502:	2305      	movs	r3, #5
  401504:	5043      	str	r3, [r0, r1]
  401506:	4770      	bx	lr

00401508 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401508:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40150c:	61ca      	str	r2, [r1, #28]
  40150e:	4770      	bx	lr

00401510 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  401510:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401514:	624a      	str	r2, [r1, #36]	; 0x24
  401516:	4770      	bx	lr

00401518 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  401518:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40151c:	6a08      	ldr	r0, [r1, #32]
}
  40151e:	4770      	bx	lr

00401520 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  401520:	e7fe      	b.n	401520 <Dummy_Handler>
  401522:	bf00      	nop

00401524 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401524:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  401526:	4b20      	ldr	r3, [pc, #128]	; (4015a8 <Reset_Handler+0x84>)
  401528:	4a20      	ldr	r2, [pc, #128]	; (4015ac <Reset_Handler+0x88>)
  40152a:	429a      	cmp	r2, r3
  40152c:	d913      	bls.n	401556 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40152e:	4b20      	ldr	r3, [pc, #128]	; (4015b0 <Reset_Handler+0x8c>)
  401530:	4a1d      	ldr	r2, [pc, #116]	; (4015a8 <Reset_Handler+0x84>)
  401532:	429a      	cmp	r2, r3
  401534:	d21f      	bcs.n	401576 <Reset_Handler+0x52>
  401536:	4611      	mov	r1, r2
  401538:	3204      	adds	r2, #4
  40153a:	3303      	adds	r3, #3
  40153c:	1a9b      	subs	r3, r3, r2
  40153e:	f023 0303 	bic.w	r3, r3, #3
  401542:	3304      	adds	r3, #4
  401544:	4a19      	ldr	r2, [pc, #100]	; (4015ac <Reset_Handler+0x88>)
  401546:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  401548:	f852 0b04 	ldr.w	r0, [r2], #4
  40154c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401550:	429a      	cmp	r2, r3
  401552:	d1f9      	bne.n	401548 <Reset_Handler+0x24>
  401554:	e00f      	b.n	401576 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401556:	4b14      	ldr	r3, [pc, #80]	; (4015a8 <Reset_Handler+0x84>)
  401558:	4a14      	ldr	r2, [pc, #80]	; (4015ac <Reset_Handler+0x88>)
  40155a:	429a      	cmp	r2, r3
  40155c:	d20b      	bcs.n	401576 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40155e:	4b14      	ldr	r3, [pc, #80]	; (4015b0 <Reset_Handler+0x8c>)
  401560:	4a11      	ldr	r2, [pc, #68]	; (4015a8 <Reset_Handler+0x84>)
  401562:	1a9a      	subs	r2, r3, r2
  401564:	4813      	ldr	r0, [pc, #76]	; (4015b4 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401566:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401568:	b12a      	cbz	r2, 401576 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  40156a:	f851 2904 	ldr.w	r2, [r1], #-4
  40156e:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401572:	4281      	cmp	r1, r0
  401574:	d1f9      	bne.n	40156a <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401576:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401578:	4b0f      	ldr	r3, [pc, #60]	; (4015b8 <Reset_Handler+0x94>)
  40157a:	4a10      	ldr	r2, [pc, #64]	; (4015bc <Reset_Handler+0x98>)
  40157c:	429a      	cmp	r2, r3
  40157e:	d20b      	bcs.n	401598 <Reset_Handler+0x74>
  401580:	1d13      	adds	r3, r2, #4
  401582:	4a0f      	ldr	r2, [pc, #60]	; (4015c0 <Reset_Handler+0x9c>)
  401584:	1ad2      	subs	r2, r2, r3
  401586:	f022 0203 	bic.w	r2, r2, #3
  40158a:	441a      	add	r2, r3
  40158c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40158e:	2100      	movs	r1, #0
  401590:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401594:	4293      	cmp	r3, r2
  401596:	d1fb      	bne.n	401590 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  401598:	4b0a      	ldr	r3, [pc, #40]	; (4015c4 <Reset_Handler+0xa0>)
  40159a:	4a0b      	ldr	r2, [pc, #44]	; (4015c8 <Reset_Handler+0xa4>)
  40159c:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40159e:	4b0b      	ldr	r3, [pc, #44]	; (4015cc <Reset_Handler+0xa8>)
  4015a0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4015a2:	4b0b      	ldr	r3, [pc, #44]	; (4015d0 <Reset_Handler+0xac>)
  4015a4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4015a6:	e7fe      	b.n	4015a6 <Reset_Handler+0x82>
  4015a8:	20000000 	.word	0x20000000
  4015ac:	004041dc 	.word	0x004041dc
  4015b0:	20000440 	.word	0x20000440
  4015b4:	004041d8 	.word	0x004041d8
  4015b8:	200008b0 	.word	0x200008b0
  4015bc:	20000440 	.word	0x20000440
  4015c0:	200008b3 	.word	0x200008b3
  4015c4:	e000ed00 	.word	0xe000ed00
  4015c8:	00400000 	.word	0x00400000
  4015cc:	004036c1 	.word	0x004036c1
  4015d0:	00401981 	.word	0x00401981

004015d4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4015d4:	4b3d      	ldr	r3, [pc, #244]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  4015d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015d8:	f003 0303 	and.w	r3, r3, #3
  4015dc:	2b03      	cmp	r3, #3
  4015de:	d85d      	bhi.n	40169c <SystemCoreClockUpdate+0xc8>
  4015e0:	e8df f003 	tbb	[pc, r3]
  4015e4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4015e8:	4b39      	ldr	r3, [pc, #228]	; (4016d0 <SystemCoreClockUpdate+0xfc>)
  4015ea:	695b      	ldr	r3, [r3, #20]
  4015ec:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4015f0:	bf14      	ite	ne
  4015f2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4015f6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4015fa:	4b36      	ldr	r3, [pc, #216]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  4015fc:	601a      	str	r2, [r3, #0]
  4015fe:	e04d      	b.n	40169c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401600:	4b32      	ldr	r3, [pc, #200]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  401602:	6a1b      	ldr	r3, [r3, #32]
  401604:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401608:	d003      	beq.n	401612 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40160a:	4a33      	ldr	r2, [pc, #204]	; (4016d8 <SystemCoreClockUpdate+0x104>)
  40160c:	4b31      	ldr	r3, [pc, #196]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  40160e:	601a      	str	r2, [r3, #0]
  401610:	e044      	b.n	40169c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401612:	4a32      	ldr	r2, [pc, #200]	; (4016dc <SystemCoreClockUpdate+0x108>)
  401614:	4b2f      	ldr	r3, [pc, #188]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  401616:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401618:	4b2c      	ldr	r3, [pc, #176]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  40161a:	6a1b      	ldr	r3, [r3, #32]
  40161c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401620:	2b10      	cmp	r3, #16
  401622:	d002      	beq.n	40162a <SystemCoreClockUpdate+0x56>
  401624:	2b20      	cmp	r3, #32
  401626:	d004      	beq.n	401632 <SystemCoreClockUpdate+0x5e>
  401628:	e038      	b.n	40169c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40162a:	4a2d      	ldr	r2, [pc, #180]	; (4016e0 <SystemCoreClockUpdate+0x10c>)
  40162c:	4b29      	ldr	r3, [pc, #164]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  40162e:	601a      	str	r2, [r3, #0]
			break;
  401630:	e034      	b.n	40169c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401632:	4a29      	ldr	r2, [pc, #164]	; (4016d8 <SystemCoreClockUpdate+0x104>)
  401634:	4b27      	ldr	r3, [pc, #156]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  401636:	601a      	str	r2, [r3, #0]
			break;
  401638:	e030      	b.n	40169c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40163a:	4b24      	ldr	r3, [pc, #144]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  40163c:	6a1b      	ldr	r3, [r3, #32]
  40163e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401642:	d003      	beq.n	40164c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401644:	4a24      	ldr	r2, [pc, #144]	; (4016d8 <SystemCoreClockUpdate+0x104>)
  401646:	4b23      	ldr	r3, [pc, #140]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  401648:	601a      	str	r2, [r3, #0]
  40164a:	e012      	b.n	401672 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40164c:	4a23      	ldr	r2, [pc, #140]	; (4016dc <SystemCoreClockUpdate+0x108>)
  40164e:	4b21      	ldr	r3, [pc, #132]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  401650:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401652:	4b1e      	ldr	r3, [pc, #120]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  401654:	6a1b      	ldr	r3, [r3, #32]
  401656:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40165a:	2b10      	cmp	r3, #16
  40165c:	d002      	beq.n	401664 <SystemCoreClockUpdate+0x90>
  40165e:	2b20      	cmp	r3, #32
  401660:	d004      	beq.n	40166c <SystemCoreClockUpdate+0x98>
  401662:	e006      	b.n	401672 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401664:	4a1e      	ldr	r2, [pc, #120]	; (4016e0 <SystemCoreClockUpdate+0x10c>)
  401666:	4b1b      	ldr	r3, [pc, #108]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  401668:	601a      	str	r2, [r3, #0]
					break;
  40166a:	e002      	b.n	401672 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40166c:	4a1a      	ldr	r2, [pc, #104]	; (4016d8 <SystemCoreClockUpdate+0x104>)
  40166e:	4b19      	ldr	r3, [pc, #100]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  401670:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401672:	4b16      	ldr	r3, [pc, #88]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  401674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401676:	f003 0303 	and.w	r3, r3, #3
  40167a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40167c:	4a13      	ldr	r2, [pc, #76]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  40167e:	bf07      	ittee	eq
  401680:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401682:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401684:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401686:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401688:	4812      	ldr	r0, [pc, #72]	; (4016d4 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40168a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40168e:	6803      	ldr	r3, [r0, #0]
  401690:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  401694:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401696:	fbb3 f3f2 	udiv	r3, r3, r2
  40169a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40169c:	4b0b      	ldr	r3, [pc, #44]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  40169e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016a4:	2b70      	cmp	r3, #112	; 0x70
  4016a6:	d107      	bne.n	4016b8 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4016a8:	4a0a      	ldr	r2, [pc, #40]	; (4016d4 <SystemCoreClockUpdate+0x100>)
  4016aa:	6813      	ldr	r3, [r2, #0]
  4016ac:	490d      	ldr	r1, [pc, #52]	; (4016e4 <SystemCoreClockUpdate+0x110>)
  4016ae:	fba1 1303 	umull	r1, r3, r1, r3
  4016b2:	085b      	lsrs	r3, r3, #1
  4016b4:	6013      	str	r3, [r2, #0]
  4016b6:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016b8:	4b04      	ldr	r3, [pc, #16]	; (4016cc <SystemCoreClockUpdate+0xf8>)
  4016ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4016bc:	4905      	ldr	r1, [pc, #20]	; (4016d4 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016be:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4016c2:	680b      	ldr	r3, [r1, #0]
  4016c4:	40d3      	lsrs	r3, r2
  4016c6:	600b      	str	r3, [r1, #0]
  4016c8:	4770      	bx	lr
  4016ca:	bf00      	nop
  4016cc:	400e0400 	.word	0x400e0400
  4016d0:	400e1410 	.word	0x400e1410
  4016d4:	20000010 	.word	0x20000010
  4016d8:	00b71b00 	.word	0x00b71b00
  4016dc:	003d0900 	.word	0x003d0900
  4016e0:	007a1200 	.word	0x007a1200
  4016e4:	aaaaaaab 	.word	0xaaaaaaab

004016e8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4016e8:	4b1a      	ldr	r3, [pc, #104]	; (401754 <system_init_flash+0x6c>)
  4016ea:	4298      	cmp	r0, r3
  4016ec:	d807      	bhi.n	4016fe <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4016ee:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4016f2:	4a19      	ldr	r2, [pc, #100]	; (401758 <system_init_flash+0x70>)
  4016f4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4016f6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4016fa:	6013      	str	r3, [r2, #0]
  4016fc:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4016fe:	4b17      	ldr	r3, [pc, #92]	; (40175c <system_init_flash+0x74>)
  401700:	4298      	cmp	r0, r3
  401702:	d806      	bhi.n	401712 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401704:	4b16      	ldr	r3, [pc, #88]	; (401760 <system_init_flash+0x78>)
  401706:	4a14      	ldr	r2, [pc, #80]	; (401758 <system_init_flash+0x70>)
  401708:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40170a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40170e:	6013      	str	r3, [r2, #0]
  401710:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401712:	4b14      	ldr	r3, [pc, #80]	; (401764 <system_init_flash+0x7c>)
  401714:	4298      	cmp	r0, r3
  401716:	d806      	bhi.n	401726 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401718:	4b13      	ldr	r3, [pc, #76]	; (401768 <system_init_flash+0x80>)
  40171a:	4a0f      	ldr	r2, [pc, #60]	; (401758 <system_init_flash+0x70>)
  40171c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40171e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401722:	6013      	str	r3, [r2, #0]
  401724:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401726:	4b11      	ldr	r3, [pc, #68]	; (40176c <system_init_flash+0x84>)
  401728:	4298      	cmp	r0, r3
  40172a:	d806      	bhi.n	40173a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40172c:	4b10      	ldr	r3, [pc, #64]	; (401770 <system_init_flash+0x88>)
  40172e:	4a0a      	ldr	r2, [pc, #40]	; (401758 <system_init_flash+0x70>)
  401730:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401732:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401736:	6013      	str	r3, [r2, #0]
  401738:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40173a:	4b0e      	ldr	r3, [pc, #56]	; (401774 <system_init_flash+0x8c>)
  40173c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40173e:	bf94      	ite	ls
  401740:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401744:	4b0c      	ldrhi	r3, [pc, #48]	; (401778 <system_init_flash+0x90>)
  401746:	4a04      	ldr	r2, [pc, #16]	; (401758 <system_init_flash+0x70>)
  401748:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40174a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40174e:	6013      	str	r3, [r2, #0]
  401750:	4770      	bx	lr
  401752:	bf00      	nop
  401754:	01312cff 	.word	0x01312cff
  401758:	400e0a00 	.word	0x400e0a00
  40175c:	026259ff 	.word	0x026259ff
  401760:	04000100 	.word	0x04000100
  401764:	039386ff 	.word	0x039386ff
  401768:	04000200 	.word	0x04000200
  40176c:	04c4b3ff 	.word	0x04c4b3ff
  401770:	04000300 	.word	0x04000300
  401774:	05f5e0ff 	.word	0x05f5e0ff
  401778:	04000500 	.word	0x04000500

0040177c <configure_LCD>:
void configure_ADC();

/************************************************************************/
/* Configs                                                              */
/************************************************************************/
void configure_LCD(){
  40177c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401780:	200a      	movs	r0, #10
  401782:	4b1e      	ldr	r3, [pc, #120]	; (4017fc <configure_LCD+0x80>)
  401784:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401786:	4c1e      	ldr	r4, [pc, #120]	; (401800 <configure_LCD+0x84>)
  401788:	4620      	mov	r0, r4
  40178a:	2101      	movs	r1, #1
  40178c:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401790:	4b1c      	ldr	r3, [pc, #112]	; (401804 <configure_LCD+0x88>)
  401792:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401794:	4620      	mov	r0, r4
  401796:	2101      	movs	r1, #1
  401798:	4a1b      	ldr	r2, [pc, #108]	; (401808 <configure_LCD+0x8c>)
  40179a:	4b1c      	ldr	r3, [pc, #112]	; (40180c <configure_LCD+0x90>)
  40179c:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  40179e:	4620      	mov	r0, r4
  4017a0:	2101      	movs	r1, #1
  4017a2:	4a1b      	ldr	r2, [pc, #108]	; (401810 <configure_LCD+0x94>)
  4017a4:	4b1b      	ldr	r3, [pc, #108]	; (401814 <configure_LCD+0x98>)
  4017a6:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4017a8:	4620      	mov	r0, r4
  4017aa:	2101      	movs	r1, #1
  4017ac:	2203      	movs	r2, #3
  4017ae:	4b1a      	ldr	r3, [pc, #104]	; (401818 <configure_LCD+0x9c>)
  4017b0:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4017b2:	4d1a      	ldr	r5, [pc, #104]	; (40181c <configure_LCD+0xa0>)
  4017b4:	27f0      	movs	r7, #240	; 0xf0
  4017b6:	602f      	str	r7, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4017b8:	f44f 76a0 	mov.w	r6, #320	; 0x140
  4017bc:	606e      	str	r6, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4017be:	2400      	movs	r4, #0
  4017c0:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4017c2:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4017c6:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4017ca:	4b15      	ldr	r3, [pc, #84]	; (401820 <configure_LCD+0xa4>)
  4017cc:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4017ce:	4628      	mov	r0, r5
  4017d0:	4b14      	ldr	r3, [pc, #80]	; (401824 <configure_LCD+0xa8>)
  4017d2:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4017d4:	2008      	movs	r0, #8
  4017d6:	4b14      	ldr	r3, [pc, #80]	; (401828 <configure_LCD+0xac>)
  4017d8:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4017da:	4640      	mov	r0, r8
  4017dc:	4b13      	ldr	r3, [pc, #76]	; (40182c <configure_LCD+0xb0>)
  4017de:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4017e0:	4620      	mov	r0, r4
  4017e2:	4621      	mov	r1, r4
  4017e4:	463a      	mov	r2, r7
  4017e6:	4633      	mov	r3, r6
  4017e8:	4d11      	ldr	r5, [pc, #68]	; (401830 <configure_LCD+0xb4>)
  4017ea:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4017ec:	4b11      	ldr	r3, [pc, #68]	; (401834 <configure_LCD+0xb8>)
  4017ee:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4017f0:	4620      	mov	r0, r4
  4017f2:	4621      	mov	r1, r4
  4017f4:	4b10      	ldr	r3, [pc, #64]	; (401838 <configure_LCD+0xbc>)
  4017f6:	4798      	blx	r3
  4017f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4017fc:	00401181 	.word	0x00401181
  401800:	400e0000 	.word	0x400e0000
  401804:	00400ccd 	.word	0x00400ccd
  401808:	0a0a0404 	.word	0x0a0a0404
  40180c:	00400cd5 	.word	0x00400cd5
  401810:	0016000a 	.word	0x0016000a
  401814:	00400cdd 	.word	0x00400cdd
  401818:	00400ce5 	.word	0x00400ce5
  40181c:	200008a0 	.word	0x200008a0
  401820:	004002a1 	.word	0x004002a1
  401824:	004005d9 	.word	0x004005d9
  401828:	00400245 	.word	0x00400245
  40182c:	004004f9 	.word	0x004004f9
  401830:	00400939 	.word	0x00400939
  401834:	004004c5 	.word	0x004004c5
  401838:	004005b5 	.word	0x004005b5

0040183c <TC0_Handler>:

/**
 * \brief Timmer handler (100ms) starts a new conversion.
 */
void TC0_Handler(void)
{
  40183c:	b500      	push	{lr}
  40183e:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  401840:	4808      	ldr	r0, [pc, #32]	; (401864 <TC0_Handler+0x28>)
  401842:	2100      	movs	r1, #0
  401844:	4b08      	ldr	r3, [pc, #32]	; (401868 <TC0_Handler+0x2c>)
  401846:	4798      	blx	r3
  401848:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40184a:	9b01      	ldr	r3, [sp, #4]
	
	if (adc_get_status(ADC) & (1 << ADC_POT_CHANNEL)) {
  40184c:	4807      	ldr	r0, [pc, #28]	; (40186c <TC0_Handler+0x30>)
  40184e:	4b08      	ldr	r3, [pc, #32]	; (401870 <TC0_Handler+0x34>)
  401850:	4798      	blx	r3
  401852:	f010 0f02 	tst.w	r0, #2
  401856:	d002      	beq.n	40185e <TC0_Handler+0x22>
		adc_start(ADC);
  401858:	4804      	ldr	r0, [pc, #16]	; (40186c <TC0_Handler+0x30>)
  40185a:	4b06      	ldr	r3, [pc, #24]	; (401874 <TC0_Handler+0x38>)
  40185c:	4798      	blx	r3
	}
}
  40185e:	b003      	add	sp, #12
  401860:	f85d fb04 	ldr.w	pc, [sp], #4
  401864:	40010000 	.word	0x40010000
  401868:	00401519 	.word	0x00401519
  40186c:	40038000 	.word	0x40038000
  401870:	00400cc9 	.word	0x00400cc9
  401874:	00400cb1 	.word	0x00400cb1

00401878 <ADC_Handler>:
/**
 * \brief ADC interrupt handler.
 * Entramos aqui quando a conversao for concluida.
 */
void ADC_Handler(void)
{
  401878:	b508      	push	{r3, lr}
	uint32_t resistencia ;
	uint32_t resistencia2 ;

	if ((adc_get_status(ADC) & ADC_ISR_RXBUFF) == ADC_ISR_RXBUFF) {
  40187a:	4805      	ldr	r0, [pc, #20]	; (401890 <ADC_Handler+0x18>)
  40187c:	4b05      	ldr	r3, [pc, #20]	; (401894 <ADC_Handler+0x1c>)
  40187e:	4798      	blx	r3
  401880:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
  401884:	d003      	beq.n	40188e <ADC_Handler+0x16>
	// cada bit =0,00081 V
		resistencia = adc_get_channel_value(ADC, 0);
  401886:	4802      	ldr	r0, [pc, #8]	; (401890 <ADC_Handler+0x18>)
  401888:	2100      	movs	r1, #0
  40188a:	4b03      	ldr	r3, [pc, #12]	; (401898 <ADC_Handler+0x20>)
  40188c:	4798      	blx	r3
  40188e:	bd08      	pop	{r3, pc}
  401890:	40038000 	.word	0x40038000
  401894:	00400cc9 	.word	0x00400cc9
  401898:	00400cb9 	.word	0x00400cb9
  40189c:	00000000 	.word	0x00000000

004018a0 <UpdateResIndicator>:
		resistencia = resistencia*0.00081;
	}
}

void UpdateResIndicator(uint32_t res){
  4018a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018a4:	4604      	mov	r4, r0
	int x;
	int y;
	int angle;
	int radius = 40;
	//Clean screen
	ili93xx_set_foreground_color(COLOR_WHITE);
  4018a6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4018aa:	4d27      	ldr	r5, [pc, #156]	; (401948 <UpdateResIndicator+0xa8>)
  4018ac:	47a8      	blx	r5
	ili93xx_draw_filled_circle(ILI93XX_LCD_WIDTH/2,ILI93XX_LCD_HEIGHT*0.65,95);
  4018ae:	2078      	movs	r0, #120	; 0x78
  4018b0:	21d0      	movs	r1, #208	; 0xd0
  4018b2:	225f      	movs	r2, #95	; 0x5f
  4018b4:	4b25      	ldr	r3, [pc, #148]	; (40194c <UpdateResIndicator+0xac>)
  4018b6:	4798      	blx	r3
	//Update indecator
	ili93xx_set_foreground_color(COLOR_BLACK);
  4018b8:	2000      	movs	r0, #0
  4018ba:	47a8      	blx	r5
	if(res<min || res>max){
  4018bc:	2c0a      	cmp	r4, #10
  4018be:	d906      	bls.n	4018ce <UpdateResIndicator+0x2e>
		ili93xx_draw_string(10, ILI93XX_LCD_HEIGHT*0.6, (uint8_t *)"Resistncia invlida");
  4018c0:	200a      	movs	r0, #10
  4018c2:	21c0      	movs	r1, #192	; 0xc0
  4018c4:	4a22      	ldr	r2, [pc, #136]	; (401950 <UpdateResIndicator+0xb0>)
  4018c6:	4b23      	ldr	r3, [pc, #140]	; (401954 <UpdateResIndicator+0xb4>)
  4018c8:	4798      	blx	r3
  4018ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}
	else{
		
		angle=res/(max-min)*3.141592653;
  4018ce:	4822      	ldr	r0, [pc, #136]	; (401958 <UpdateResIndicator+0xb8>)
  4018d0:	fba0 3004 	umull	r3, r0, r0, r4
  4018d4:	08c0      	lsrs	r0, r0, #3
  4018d6:	4b21      	ldr	r3, [pc, #132]	; (40195c <UpdateResIndicator+0xbc>)
  4018d8:	4798      	blx	r3
  4018da:	4d21      	ldr	r5, [pc, #132]	; (401960 <UpdateResIndicator+0xc0>)
  4018dc:	a318      	add	r3, pc, #96	; (adr r3, 401940 <UpdateResIndicator+0xa0>)
  4018de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018e2:	47a8      	blx	r5
  4018e4:	4c1f      	ldr	r4, [pc, #124]	; (401964 <UpdateResIndicator+0xc4>)
  4018e6:	47a0      	blx	r4
		
		x = cos(3.141592653-angle)*radius;
  4018e8:	4b1f      	ldr	r3, [pc, #124]	; (401968 <UpdateResIndicator+0xc8>)
  4018ea:	4798      	blx	r3
  4018ec:	4682      	mov	sl, r0
  4018ee:	468b      	mov	fp, r1
  4018f0:	a113      	add	r1, pc, #76	; (adr r1, 401940 <UpdateResIndicator+0xa0>)
  4018f2:	e9d1 0100 	ldrd	r0, r1, [r1]
  4018f6:	4652      	mov	r2, sl
  4018f8:	465b      	mov	r3, fp
  4018fa:	4e1c      	ldr	r6, [pc, #112]	; (40196c <UpdateResIndicator+0xcc>)
  4018fc:	47b0      	blx	r6
  4018fe:	4b1c      	ldr	r3, [pc, #112]	; (401970 <UpdateResIndicator+0xd0>)
  401900:	4798      	blx	r3
  401902:	4680      	mov	r8, r0
  401904:	4689      	mov	r9, r1
		y = sin(angle)*radius;
  401906:	4650      	mov	r0, sl
  401908:	4659      	mov	r1, fp
  40190a:	4b1a      	ldr	r3, [pc, #104]	; (401974 <UpdateResIndicator+0xd4>)
  40190c:	4798      	blx	r3
  40190e:	4606      	mov	r6, r0
  401910:	460f      	mov	r7, r1
	}
	else{
		
		angle=res/(max-min)*3.141592653;
		
		x = cos(3.141592653-angle)*radius;
  401912:	4640      	mov	r0, r8
  401914:	4649      	mov	r1, r9
  401916:	2200      	movs	r2, #0
  401918:	4b17      	ldr	r3, [pc, #92]	; (401978 <UpdateResIndicator+0xd8>)
  40191a:	47a8      	blx	r5
  40191c:	47a0      	blx	r4
  40191e:	4680      	mov	r8, r0
		y = sin(angle)*radius;
  401920:	4630      	mov	r0, r6
  401922:	4639      	mov	r1, r7
  401924:	2200      	movs	r2, #0
  401926:	4b14      	ldr	r3, [pc, #80]	; (401978 <UpdateResIndicator+0xd8>)
  401928:	47a8      	blx	r5
  40192a:	47a0      	blx	r4
  40192c:	4603      	mov	r3, r0
		ili93xx_draw_line(ILI93XX_LCD_WIDTH/2, ILI93XX_LCD_HEIGHT*0.65, x, y);
  40192e:	2078      	movs	r0, #120	; 0x78
  401930:	21d0      	movs	r1, #208	; 0xd0
  401932:	4642      	mov	r2, r8
  401934:	4c11      	ldr	r4, [pc, #68]	; (40197c <UpdateResIndicator+0xdc>)
  401936:	47a0      	blx	r4
  401938:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40193c:	f3af 8000 	nop.w
  401940:	542fe938 	.word	0x542fe938
  401944:	400921fb 	.word	0x400921fb
  401948:	004004f9 	.word	0x004004f9
  40194c:	00400b65 	.word	0x00400b65
  401950:	00403f80 	.word	0x00403f80
  401954:	00400c05 	.word	0x00400c05
  401958:	cccccccd 	.word	0xcccccccd
  40195c:	00403051 	.word	0x00403051
  401960:	0040313d 	.word	0x0040313d
  401964:	00403671 	.word	0x00403671
  401968:	00403071 	.word	0x00403071
  40196c:	00402dd5 	.word	0x00402dd5
  401970:	00401a71 	.word	0x00401a71
  401974:	00401af9 	.word	0x00401af9
  401978:	40440000 	.word	0x40440000
  40197c:	004009fd 	.word	0x004009fd

00401980 <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  401980:	b508      	push	{r3, lr}
	sysclk_init();
  401982:	4b28      	ldr	r3, [pc, #160]	; (401a24 <main+0xa4>)
  401984:	4798      	blx	r3
	board_init();
  401986:	4b28      	ldr	r3, [pc, #160]	; (401a28 <main+0xa8>)
  401988:	4798      	blx	r3

	configure_LCD();
  40198a:	4b28      	ldr	r3, [pc, #160]	; (401a2c <main+0xac>)
  40198c:	4798      	blx	r3
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  40198e:	2017      	movs	r0, #23
  401990:	4b27      	ldr	r3, [pc, #156]	; (401a30 <main+0xb0>)
  401992:	4798      	blx	r3
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  401994:	4c27      	ldr	r4, [pc, #156]	; (401a34 <main+0xb4>)
  401996:	4620      	mov	r0, r4
  401998:	2100      	movs	r1, #0
  40199a:	f244 0204 	movw	r2, #16388	; 0x4004
  40199e:	4b26      	ldr	r3, [pc, #152]	; (401a38 <main+0xb8>)
  4019a0:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0,0,TC_CMR_TCCLKS_TIMER_CLOCK5/freq);
  4019a2:	4620      	mov	r0, r4
  4019a4:	2100      	movs	r1, #0
  4019a6:	2204      	movs	r2, #4
  4019a8:	4b24      	ldr	r3, [pc, #144]	; (401a3c <main+0xbc>)
  4019aa:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019ac:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4019b0:	4b23      	ldr	r3, [pc, #140]	; (401a40 <main+0xc0>)
  4019b2:	601a      	str	r2, [r3, #0]
	*	#define TC_IER_CPCS  (0x1u << 4)	RC Compare 
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  4019b4:	4620      	mov	r0, r4
  4019b6:	2100      	movs	r1, #0
  4019b8:	2210      	movs	r2, #16
  4019ba:	4b22      	ldr	r3, [pc, #136]	; (401a44 <main+0xc4>)
  4019bc:	4798      	blx	r3
	
	tc_start(TC0,0);
  4019be:	4620      	mov	r0, r4
  4019c0:	2100      	movs	r1, #0
  4019c2:	4b21      	ldr	r3, [pc, #132]	; (401a48 <main+0xc8>)
  4019c4:	4798      	blx	r3

	configure_LCD();
	//configure_ADC();
	
	configure_tc(1);
	ili93xx_set_foreground_color(COLOR_BLACK);
  4019c6:	2000      	movs	r0, #0
  4019c8:	4b20      	ldr	r3, [pc, #128]	; (401a4c <main+0xcc>)
  4019ca:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Rodrigo 13.04537-7");
  4019cc:	200a      	movs	r0, #10
  4019ce:	2114      	movs	r1, #20
  4019d0:	4a1f      	ldr	r2, [pc, #124]	; (401a50 <main+0xd0>)
  4019d2:	4c20      	ldr	r4, [pc, #128]	; (401a54 <main+0xd4>)
  4019d4:	47a0      	blx	r4
	
	ili93xx_draw_string(10, 40, (uint8_t *)"Eric    13.01703-9");
  4019d6:	200a      	movs	r0, #10
  4019d8:	2128      	movs	r1, #40	; 0x28
  4019da:	4a1f      	ldr	r2, [pc, #124]	; (401a58 <main+0xd8>)
  4019dc:	47a0      	blx	r4
	
	ili93xx_draw_string(10, 60, (uint8_t *)"Thiago  12.03287-5");
  4019de:	200a      	movs	r0, #10
  4019e0:	213c      	movs	r1, #60	; 0x3c
  4019e2:	4a1e      	ldr	r2, [pc, #120]	; (401a5c <main+0xdc>)
  4019e4:	47a0      	blx	r4

	ili93xx_draw_line(0, 90, 400, 90);
  4019e6:	2000      	movs	r0, #0
  4019e8:	215a      	movs	r1, #90	; 0x5a
  4019ea:	f44f 72c8 	mov.w	r2, #400	; 0x190
  4019ee:	460b      	mov	r3, r1
  4019f0:	4c1b      	ldr	r4, [pc, #108]	; (401a60 <main+0xe0>)
  4019f2:	47a0      	blx	r4

	ili93xx_draw_line(0, 100, 400, 100);
  4019f4:	2000      	movs	r0, #0
  4019f6:	2164      	movs	r1, #100	; 0x64
  4019f8:	f44f 72c8 	mov.w	r2, #400	; 0x190
  4019fc:	460b      	mov	r3, r1
  4019fe:	47a0      	blx	r4

	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2,ILI93XX_LCD_HEIGHT*0.65,100);
  401a00:	2078      	movs	r0, #120	; 0x78
  401a02:	21d0      	movs	r1, #208	; 0xd0
  401a04:	2264      	movs	r2, #100	; 0x64
  401a06:	4c17      	ldr	r4, [pc, #92]	; (401a64 <main+0xe4>)
  401a08:	47a0      	blx	r4
	int res;
	ili93xx_draw_circle(ILI93XX_LCD_WIDTH/2,ILI93XX_LCD_HEIGHT*0.65,100);
  401a0a:	2078      	movs	r0, #120	; 0x78
  401a0c:	21d0      	movs	r1, #208	; 0xd0
  401a0e:	2264      	movs	r2, #100	; 0x64
  401a10:	47a0      	blx	r4
	UpdateResIndicator(4);
  401a12:	2004      	movs	r0, #4
  401a14:	4b14      	ldr	r3, [pc, #80]	; (401a68 <main+0xe8>)
  401a16:	4798      	blx	r3
	while (1) {
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401a18:	2502      	movs	r5, #2
  401a1a:	4c14      	ldr	r4, [pc, #80]	; (401a6c <main+0xec>)
  401a1c:	4628      	mov	r0, r5
  401a1e:	47a0      	blx	r4
	}
  401a20:	e7fc      	b.n	401a1c <main+0x9c>
  401a22:	bf00      	nop
  401a24:	00400129 	.word	0x00400129
  401a28:	0040018d 	.word	0x0040018d
  401a2c:	0040177d 	.word	0x0040177d
  401a30:	00401181 	.word	0x00401181
  401a34:	40010000 	.word	0x40010000
  401a38:	004014e5 	.word	0x004014e5
  401a3c:	00401509 	.word	0x00401509
  401a40:	e000e100 	.word	0xe000e100
  401a44:	00401511 	.word	0x00401511
  401a48:	00401501 	.word	0x00401501
  401a4c:	004004f9 	.word	0x004004f9
  401a50:	00403f98 	.word	0x00403f98
  401a54:	00400c05 	.word	0x00400c05
  401a58:	00403fac 	.word	0x00403fac
  401a5c:	00403fc0 	.word	0x00403fc0
  401a60:	004009fd 	.word	0x004009fd
  401a64:	00400ac9 	.word	0x00400ac9
  401a68:	004018a1 	.word	0x004018a1
  401a6c:	00401231 	.word	0x00401231

00401a70 <cos>:
  401a70:	b530      	push	{r4, r5, lr}
  401a72:	4a1f      	ldr	r2, [pc, #124]	; (401af0 <cos+0x80>)
  401a74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  401a78:	4293      	cmp	r3, r2
  401a7a:	b087      	sub	sp, #28
  401a7c:	dd1b      	ble.n	401ab6 <cos+0x46>
  401a7e:	4a1d      	ldr	r2, [pc, #116]	; (401af4 <cos+0x84>)
  401a80:	4293      	cmp	r3, r2
  401a82:	dd05      	ble.n	401a90 <cos+0x20>
  401a84:	4602      	mov	r2, r0
  401a86:	460b      	mov	r3, r1
  401a88:	f001 f9a4 	bl	402dd4 <__aeabi_dsub>
  401a8c:	b007      	add	sp, #28
  401a8e:	bd30      	pop	{r4, r5, pc}
  401a90:	aa02      	add	r2, sp, #8
  401a92:	f000 f87d 	bl	401b90 <__ieee754_rem_pio2>
  401a96:	f000 0303 	and.w	r3, r0, #3
  401a9a:	2b01      	cmp	r3, #1
  401a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401aa0:	d016      	beq.n	401ad0 <cos+0x60>
  401aa2:	2b02      	cmp	r3, #2
  401aa4:	d00d      	beq.n	401ac2 <cos+0x52>
  401aa6:	b1eb      	cbz	r3, 401ae4 <cos+0x74>
  401aa8:	2401      	movs	r4, #1
  401aaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401aae:	9400      	str	r4, [sp, #0]
  401ab0:	f000 ffba 	bl	402a28 <__kernel_sin>
  401ab4:	e7ea      	b.n	401a8c <cos+0x1c>
  401ab6:	2200      	movs	r2, #0
  401ab8:	2300      	movs	r3, #0
  401aba:	f000 fa8d 	bl	401fd8 <__kernel_cos>
  401abe:	b007      	add	sp, #28
  401ac0:	bd30      	pop	{r4, r5, pc}
  401ac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401ac6:	f000 fa87 	bl	401fd8 <__kernel_cos>
  401aca:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401ace:	e7dd      	b.n	401a8c <cos+0x1c>
  401ad0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  401ad4:	9300      	str	r3, [sp, #0]
  401ad6:	4622      	mov	r2, r4
  401ad8:	462b      	mov	r3, r5
  401ada:	f000 ffa5 	bl	402a28 <__kernel_sin>
  401ade:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401ae2:	e7d3      	b.n	401a8c <cos+0x1c>
  401ae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401ae8:	f000 fa76 	bl	401fd8 <__kernel_cos>
  401aec:	e7ce      	b.n	401a8c <cos+0x1c>
  401aee:	bf00      	nop
  401af0:	3fe921fb 	.word	0x3fe921fb
  401af4:	7fefffff 	.word	0x7fefffff

00401af8 <sin>:
  401af8:	b530      	push	{r4, r5, lr}
  401afa:	4a22      	ldr	r2, [pc, #136]	; (401b84 <sin+0x8c>)
  401afc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  401b00:	4293      	cmp	r3, r2
  401b02:	b087      	sub	sp, #28
  401b04:	dd1b      	ble.n	401b3e <sin+0x46>
  401b06:	4a20      	ldr	r2, [pc, #128]	; (401b88 <sin+0x90>)
  401b08:	4293      	cmp	r3, r2
  401b0a:	dd05      	ble.n	401b18 <sin+0x20>
  401b0c:	4602      	mov	r2, r0
  401b0e:	460b      	mov	r3, r1
  401b10:	f001 f960 	bl	402dd4 <__aeabi_dsub>
  401b14:	b007      	add	sp, #28
  401b16:	bd30      	pop	{r4, r5, pc}
  401b18:	aa02      	add	r2, sp, #8
  401b1a:	f000 f839 	bl	401b90 <__ieee754_rem_pio2>
  401b1e:	f000 0003 	and.w	r0, r0, #3
  401b22:	2801      	cmp	r0, #1
  401b24:	d01e      	beq.n	401b64 <sin+0x6c>
  401b26:	2802      	cmp	r0, #2
  401b28:	d011      	beq.n	401b4e <sin+0x56>
  401b2a:	b310      	cbz	r0, 401b72 <sin+0x7a>
  401b2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401b30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401b34:	f000 fa50 	bl	401fd8 <__kernel_cos>
  401b38:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401b3c:	e7ea      	b.n	401b14 <sin+0x1c>
  401b3e:	2300      	movs	r3, #0
  401b40:	9300      	str	r3, [sp, #0]
  401b42:	2200      	movs	r2, #0
  401b44:	2300      	movs	r3, #0
  401b46:	f000 ff6f 	bl	402a28 <__kernel_sin>
  401b4a:	b007      	add	sp, #28
  401b4c:	bd30      	pop	{r4, r5, pc}
  401b4e:	2401      	movs	r4, #1
  401b50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401b54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401b58:	9400      	str	r4, [sp, #0]
  401b5a:	f000 ff65 	bl	402a28 <__kernel_sin>
  401b5e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401b62:	e7d7      	b.n	401b14 <sin+0x1c>
  401b64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401b68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401b6c:	f000 fa34 	bl	401fd8 <__kernel_cos>
  401b70:	e7d0      	b.n	401b14 <sin+0x1c>
  401b72:	2401      	movs	r4, #1
  401b74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  401b7c:	9400      	str	r4, [sp, #0]
  401b7e:	f000 ff53 	bl	402a28 <__kernel_sin>
  401b82:	e7c7      	b.n	401b14 <sin+0x1c>
  401b84:	3fe921fb 	.word	0x3fe921fb
  401b88:	7fefffff 	.word	0x7fefffff
  401b8c:	00000000 	.word	0x00000000

00401b90 <__ieee754_rem_pio2>:
  401b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b94:	4e96      	ldr	r6, [pc, #600]	; (401df0 <__ieee754_rem_pio2+0x260>)
  401b96:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  401b9a:	45b3      	cmp	fp, r6
  401b9c:	b08f      	sub	sp, #60	; 0x3c
  401b9e:	460c      	mov	r4, r1
  401ba0:	f340 8081 	ble.w	401ca6 <__ieee754_rem_pio2+0x116>
  401ba4:	4692      	mov	sl, r2
  401ba6:	4a93      	ldr	r2, [pc, #588]	; (401df4 <__ieee754_rem_pio2+0x264>)
  401ba8:	4593      	cmp	fp, r2
  401baa:	dc26      	bgt.n	401bfa <__ieee754_rem_pio2+0x6a>
  401bac:	2900      	cmp	r1, #0
  401bae:	a386      	add	r3, pc, #536	; (adr r3, 401dc8 <__ieee754_rem_pio2+0x238>)
  401bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bb4:	f340 81a8 	ble.w	401f08 <__ieee754_rem_pio2+0x378>
  401bb8:	f001 f90c 	bl	402dd4 <__aeabi_dsub>
  401bbc:	4b8e      	ldr	r3, [pc, #568]	; (401df8 <__ieee754_rem_pio2+0x268>)
  401bbe:	459b      	cmp	fp, r3
  401bc0:	4604      	mov	r4, r0
  401bc2:	460d      	mov	r5, r1
  401bc4:	f000 8084 	beq.w	401cd0 <__ieee754_rem_pio2+0x140>
  401bc8:	a381      	add	r3, pc, #516	; (adr r3, 401dd0 <__ieee754_rem_pio2+0x240>)
  401bca:	e9d3 2300 	ldrd	r2, r3, [r3]
  401bce:	f001 f901 	bl	402dd4 <__aeabi_dsub>
  401bd2:	4602      	mov	r2, r0
  401bd4:	460b      	mov	r3, r1
  401bd6:	e9ca 2300 	strd	r2, r3, [sl]
  401bda:	4620      	mov	r0, r4
  401bdc:	4629      	mov	r1, r5
  401bde:	f001 f8f9 	bl	402dd4 <__aeabi_dsub>
  401be2:	a37b      	add	r3, pc, #492	; (adr r3, 401dd0 <__ieee754_rem_pio2+0x240>)
  401be4:	e9d3 2300 	ldrd	r2, r3, [r3]
  401be8:	f001 f8f4 	bl	402dd4 <__aeabi_dsub>
  401bec:	2501      	movs	r5, #1
  401bee:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401bf2:	4628      	mov	r0, r5
  401bf4:	b00f      	add	sp, #60	; 0x3c
  401bf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401bfa:	4a80      	ldr	r2, [pc, #512]	; (401dfc <__ieee754_rem_pio2+0x26c>)
  401bfc:	4593      	cmp	fp, r2
  401bfe:	f340 8084 	ble.w	401d0a <__ieee754_rem_pio2+0x17a>
  401c02:	4a7f      	ldr	r2, [pc, #508]	; (401e00 <__ieee754_rem_pio2+0x270>)
  401c04:	4593      	cmp	fp, r2
  401c06:	dc59      	bgt.n	401cbc <__ieee754_rem_pio2+0x12c>
  401c08:	ea4f 552b 	mov.w	r5, fp, asr #20
  401c0c:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
  401c10:	ebab 5705 	sub.w	r7, fp, r5, lsl #20
  401c14:	4639      	mov	r1, r7
  401c16:	4606      	mov	r6, r0
  401c18:	f001 fd2a 	bl	403670 <__aeabi_d2iz>
  401c1c:	f001 fa28 	bl	403070 <__aeabi_i2d>
  401c20:	4680      	mov	r8, r0
  401c22:	4689      	mov	r9, r1
  401c24:	4602      	mov	r2, r0
  401c26:	460b      	mov	r3, r1
  401c28:	4630      	mov	r0, r6
  401c2a:	4639      	mov	r1, r7
  401c2c:	e9cd 8908 	strd	r8, r9, [sp, #32]
  401c30:	f001 f8d0 	bl	402dd4 <__aeabi_dsub>
  401c34:	2200      	movs	r2, #0
  401c36:	4b73      	ldr	r3, [pc, #460]	; (401e04 <__ieee754_rem_pio2+0x274>)
  401c38:	f001 fa80 	bl	40313c <__aeabi_dmul>
  401c3c:	460f      	mov	r7, r1
  401c3e:	4606      	mov	r6, r0
  401c40:	f001 fd16 	bl	403670 <__aeabi_d2iz>
  401c44:	f001 fa14 	bl	403070 <__aeabi_i2d>
  401c48:	4602      	mov	r2, r0
  401c4a:	460b      	mov	r3, r1
  401c4c:	4680      	mov	r8, r0
  401c4e:	4689      	mov	r9, r1
  401c50:	4630      	mov	r0, r6
  401c52:	4639      	mov	r1, r7
  401c54:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  401c58:	f001 f8bc 	bl	402dd4 <__aeabi_dsub>
  401c5c:	2200      	movs	r2, #0
  401c5e:	4b69      	ldr	r3, [pc, #420]	; (401e04 <__ieee754_rem_pio2+0x274>)
  401c60:	f001 fa6c 	bl	40313c <__aeabi_dmul>
  401c64:	2200      	movs	r2, #0
  401c66:	2300      	movs	r3, #0
  401c68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  401c6c:	f001 fcce 	bl	40360c <__aeabi_dcmpeq>
  401c70:	2800      	cmp	r0, #0
  401c72:	f000 8175 	beq.w	401f60 <__ieee754_rem_pio2+0x3d0>
  401c76:	2300      	movs	r3, #0
  401c78:	4640      	mov	r0, r8
  401c7a:	4649      	mov	r1, r9
  401c7c:	2200      	movs	r2, #0
  401c7e:	f001 fcc5 	bl	40360c <__aeabi_dcmpeq>
  401c82:	2800      	cmp	r0, #0
  401c84:	bf14      	ite	ne
  401c86:	2301      	movne	r3, #1
  401c88:	2302      	moveq	r3, #2
  401c8a:	2202      	movs	r2, #2
  401c8c:	495e      	ldr	r1, [pc, #376]	; (401e08 <__ieee754_rem_pio2+0x278>)
  401c8e:	9200      	str	r2, [sp, #0]
  401c90:	9101      	str	r1, [sp, #4]
  401c92:	462a      	mov	r2, r5
  401c94:	a808      	add	r0, sp, #32
  401c96:	4651      	mov	r1, sl
  401c98:	f000 fac2 	bl	402220 <__kernel_rem_pio2>
  401c9c:	2c00      	cmp	r4, #0
  401c9e:	f2c0 8151 	blt.w	401f44 <__ieee754_rem_pio2+0x3b4>
  401ca2:	4605      	mov	r5, r0
  401ca4:	e006      	b.n	401cb4 <__ieee754_rem_pio2+0x124>
  401ca6:	e9c2 0100 	strd	r0, r1, [r2]
  401caa:	2500      	movs	r5, #0
  401cac:	2400      	movs	r4, #0
  401cae:	e9c2 4502 	strd	r4, r5, [r2, #8]
  401cb2:	2500      	movs	r5, #0
  401cb4:	4628      	mov	r0, r5
  401cb6:	b00f      	add	sp, #60	; 0x3c
  401cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401cbc:	4602      	mov	r2, r0
  401cbe:	460b      	mov	r3, r1
  401cc0:	f001 f888 	bl	402dd4 <__aeabi_dsub>
  401cc4:	2500      	movs	r5, #0
  401cc6:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401cca:	e9ca 0100 	strd	r0, r1, [sl]
  401cce:	e7f1      	b.n	401cb4 <__ieee754_rem_pio2+0x124>
  401cd0:	a341      	add	r3, pc, #260	; (adr r3, 401dd8 <__ieee754_rem_pio2+0x248>)
  401cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cd6:	f001 f87d 	bl	402dd4 <__aeabi_dsub>
  401cda:	a341      	add	r3, pc, #260	; (adr r3, 401de0 <__ieee754_rem_pio2+0x250>)
  401cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
  401ce0:	460d      	mov	r5, r1
  401ce2:	4604      	mov	r4, r0
  401ce4:	f001 f876 	bl	402dd4 <__aeabi_dsub>
  401ce8:	4602      	mov	r2, r0
  401cea:	460b      	mov	r3, r1
  401cec:	e9ca 2300 	strd	r2, r3, [sl]
  401cf0:	4629      	mov	r1, r5
  401cf2:	4620      	mov	r0, r4
  401cf4:	f001 f86e 	bl	402dd4 <__aeabi_dsub>
  401cf8:	a339      	add	r3, pc, #228	; (adr r3, 401de0 <__ieee754_rem_pio2+0x250>)
  401cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
  401cfe:	f001 f869 	bl	402dd4 <__aeabi_dsub>
  401d02:	2501      	movs	r5, #1
  401d04:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401d08:	e7d4      	b.n	401cb4 <__ieee754_rem_pio2+0x124>
  401d0a:	f000 ff43 	bl	402b94 <fabs>
  401d0e:	a336      	add	r3, pc, #216	; (adr r3, 401de8 <__ieee754_rem_pio2+0x258>)
  401d10:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d14:	4606      	mov	r6, r0
  401d16:	460f      	mov	r7, r1
  401d18:	f001 fa10 	bl	40313c <__aeabi_dmul>
  401d1c:	2200      	movs	r2, #0
  401d1e:	4b3b      	ldr	r3, [pc, #236]	; (401e0c <__ieee754_rem_pio2+0x27c>)
  401d20:	f001 f85a 	bl	402dd8 <__adddf3>
  401d24:	f001 fca4 	bl	403670 <__aeabi_d2iz>
  401d28:	4605      	mov	r5, r0
  401d2a:	f001 f9a1 	bl	403070 <__aeabi_i2d>
  401d2e:	a326      	add	r3, pc, #152	; (adr r3, 401dc8 <__ieee754_rem_pio2+0x238>)
  401d30:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d34:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401d38:	f001 fa00 	bl	40313c <__aeabi_dmul>
  401d3c:	4602      	mov	r2, r0
  401d3e:	460b      	mov	r3, r1
  401d40:	4630      	mov	r0, r6
  401d42:	4639      	mov	r1, r7
  401d44:	f001 f846 	bl	402dd4 <__aeabi_dsub>
  401d48:	a321      	add	r3, pc, #132	; (adr r3, 401dd0 <__ieee754_rem_pio2+0x240>)
  401d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  401d4e:	4680      	mov	r8, r0
  401d50:	4689      	mov	r9, r1
  401d52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401d56:	f001 f9f1 	bl	40313c <__aeabi_dmul>
  401d5a:	2d1f      	cmp	r5, #31
  401d5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401d60:	4640      	mov	r0, r8
  401d62:	4649      	mov	r1, r9
  401d64:	dc56      	bgt.n	401e14 <__ieee754_rem_pio2+0x284>
  401d66:	4b2a      	ldr	r3, [pc, #168]	; (401e10 <__ieee754_rem_pio2+0x280>)
  401d68:	1e6a      	subs	r2, r5, #1
  401d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401d6e:	455b      	cmp	r3, fp
  401d70:	d050      	beq.n	401e14 <__ieee754_rem_pio2+0x284>
  401d72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401d76:	f001 f82d 	bl	402dd4 <__aeabi_dsub>
  401d7a:	4602      	mov	r2, r0
  401d7c:	460b      	mov	r3, r1
  401d7e:	e9ca 2300 	strd	r2, r3, [sl]
  401d82:	4607      	mov	r7, r0
  401d84:	460e      	mov	r6, r1
  401d86:	463a      	mov	r2, r7
  401d88:	4633      	mov	r3, r6
  401d8a:	4640      	mov	r0, r8
  401d8c:	4649      	mov	r1, r9
  401d8e:	f001 f821 	bl	402dd4 <__aeabi_dsub>
  401d92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401d96:	f001 f81d 	bl	402dd4 <__aeabi_dsub>
  401d9a:	2c00      	cmp	r4, #0
  401d9c:	4602      	mov	r2, r0
  401d9e:	460b      	mov	r3, r1
  401da0:	e9ca 2302 	strd	r2, r3, [sl, #8]
  401da4:	da86      	bge.n	401cb4 <__ieee754_rem_pio2+0x124>
  401da6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  401daa:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  401dae:	f8ca 7000 	str.w	r7, [sl]
  401db2:	f8ca 6004 	str.w	r6, [sl, #4]
  401db6:	f8ca 100c 	str.w	r1, [sl, #12]
  401dba:	f8ca 0008 	str.w	r0, [sl, #8]
  401dbe:	426d      	negs	r5, r5
  401dc0:	e778      	b.n	401cb4 <__ieee754_rem_pio2+0x124>
  401dc2:	bf00      	nop
  401dc4:	f3af 8000 	nop.w
  401dc8:	54400000 	.word	0x54400000
  401dcc:	3ff921fb 	.word	0x3ff921fb
  401dd0:	1a626331 	.word	0x1a626331
  401dd4:	3dd0b461 	.word	0x3dd0b461
  401dd8:	1a600000 	.word	0x1a600000
  401ddc:	3dd0b461 	.word	0x3dd0b461
  401de0:	2e037073 	.word	0x2e037073
  401de4:	3ba3198a 	.word	0x3ba3198a
  401de8:	6dc9c883 	.word	0x6dc9c883
  401dec:	3fe45f30 	.word	0x3fe45f30
  401df0:	3fe921fb 	.word	0x3fe921fb
  401df4:	4002d97b 	.word	0x4002d97b
  401df8:	3ff921fb 	.word	0x3ff921fb
  401dfc:	413921fb 	.word	0x413921fb
  401e00:	7fefffff 	.word	0x7fefffff
  401e04:	41700000 	.word	0x41700000
  401e08:	00404054 	.word	0x00404054
  401e0c:	3fe00000 	.word	0x3fe00000
  401e10:	00403fd4 	.word	0x00403fd4
  401e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401e18:	f000 ffdc 	bl	402dd4 <__aeabi_dsub>
  401e1c:	460e      	mov	r6, r1
  401e1e:	ea4f 5b2b 	mov.w	fp, fp, asr #20
  401e22:	f3c6 530a 	ubfx	r3, r6, #20, #11
  401e26:	ebc3 030b 	rsb	r3, r3, fp
  401e2a:	2b10      	cmp	r3, #16
  401e2c:	4607      	mov	r7, r0
  401e2e:	e9ca 0100 	strd	r0, r1, [sl]
  401e32:	dda8      	ble.n	401d86 <__ieee754_rem_pio2+0x1f6>
  401e34:	a35c      	add	r3, pc, #368	; (adr r3, 401fa8 <__ieee754_rem_pio2+0x418>)
  401e36:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401e3e:	f001 f97d 	bl	40313c <__aeabi_dmul>
  401e42:	4606      	mov	r6, r0
  401e44:	460f      	mov	r7, r1
  401e46:	4632      	mov	r2, r6
  401e48:	463b      	mov	r3, r7
  401e4a:	4640      	mov	r0, r8
  401e4c:	4649      	mov	r1, r9
  401e4e:	f000 ffc1 	bl	402dd4 <__aeabi_dsub>
  401e52:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401e56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
  401e5a:	4640      	mov	r0, r8
  401e5c:	4649      	mov	r1, r9
  401e5e:	f000 ffb9 	bl	402dd4 <__aeabi_dsub>
  401e62:	4632      	mov	r2, r6
  401e64:	463b      	mov	r3, r7
  401e66:	f000 ffb5 	bl	402dd4 <__aeabi_dsub>
  401e6a:	a351      	add	r3, pc, #324	; (adr r3, 401fb0 <__ieee754_rem_pio2+0x420>)
  401e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e70:	4606      	mov	r6, r0
  401e72:	460f      	mov	r7, r1
  401e74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401e78:	f001 f960 	bl	40313c <__aeabi_dmul>
  401e7c:	4632      	mov	r2, r6
  401e7e:	463b      	mov	r3, r7
  401e80:	f000 ffa8 	bl	402dd4 <__aeabi_dsub>
  401e84:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401e88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401e8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401e90:	f000 ffa0 	bl	402dd4 <__aeabi_dsub>
  401e94:	460e      	mov	r6, r1
  401e96:	f3c1 510a 	ubfx	r1, r1, #20, #11
  401e9a:	ebc1 0b0b 	rsb	fp, r1, fp
  401e9e:	4602      	mov	r2, r0
  401ea0:	4633      	mov	r3, r6
  401ea2:	f1bb 0f31 	cmp.w	fp, #49	; 0x31
  401ea6:	4607      	mov	r7, r0
  401ea8:	e9ca 2300 	strd	r2, r3, [sl]
  401eac:	dd78      	ble.n	401fa0 <__ieee754_rem_pio2+0x410>
  401eae:	a342      	add	r3, pc, #264	; (adr r3, 401fb8 <__ieee754_rem_pio2+0x428>)
  401eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
  401eb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401eb8:	f001 f940 	bl	40313c <__aeabi_dmul>
  401ebc:	4606      	mov	r6, r0
  401ebe:	460f      	mov	r7, r1
  401ec0:	4632      	mov	r2, r6
  401ec2:	463b      	mov	r3, r7
  401ec4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401ec8:	f000 ff84 	bl	402dd4 <__aeabi_dsub>
  401ecc:	4680      	mov	r8, r0
  401ece:	4689      	mov	r9, r1
  401ed0:	4642      	mov	r2, r8
  401ed2:	464b      	mov	r3, r9
  401ed4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  401ed8:	f000 ff7c 	bl	402dd4 <__aeabi_dsub>
  401edc:	4632      	mov	r2, r6
  401ede:	463b      	mov	r3, r7
  401ee0:	f000 ff78 	bl	402dd4 <__aeabi_dsub>
  401ee4:	a336      	add	r3, pc, #216	; (adr r3, 401fc0 <__ieee754_rem_pio2+0x430>)
  401ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
  401eea:	4606      	mov	r6, r0
  401eec:	460f      	mov	r7, r1
  401eee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  401ef2:	f001 f923 	bl	40313c <__aeabi_dmul>
  401ef6:	4632      	mov	r2, r6
  401ef8:	463b      	mov	r3, r7
  401efa:	f000 ff6b 	bl	402dd4 <__aeabi_dsub>
  401efe:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401f02:	4640      	mov	r0, r8
  401f04:	4649      	mov	r1, r9
  401f06:	e734      	b.n	401d72 <__ieee754_rem_pio2+0x1e2>
  401f08:	f000 ff66 	bl	402dd8 <__adddf3>
  401f0c:	4b30      	ldr	r3, [pc, #192]	; (401fd0 <__ieee754_rem_pio2+0x440>)
  401f0e:	459b      	cmp	fp, r3
  401f10:	4604      	mov	r4, r0
  401f12:	460d      	mov	r5, r1
  401f14:	d026      	beq.n	401f64 <__ieee754_rem_pio2+0x3d4>
  401f16:	a32c      	add	r3, pc, #176	; (adr r3, 401fc8 <__ieee754_rem_pio2+0x438>)
  401f18:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f1c:	f000 ff5c 	bl	402dd8 <__adddf3>
  401f20:	4602      	mov	r2, r0
  401f22:	460b      	mov	r3, r1
  401f24:	e9ca 2300 	strd	r2, r3, [sl]
  401f28:	4629      	mov	r1, r5
  401f2a:	4620      	mov	r0, r4
  401f2c:	f000 ff52 	bl	402dd4 <__aeabi_dsub>
  401f30:	a325      	add	r3, pc, #148	; (adr r3, 401fc8 <__ieee754_rem_pio2+0x438>)
  401f32:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f36:	f000 ff4f 	bl	402dd8 <__adddf3>
  401f3a:	f04f 35ff 	mov.w	r5, #4294967295
  401f3e:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401f42:	e6b7      	b.n	401cb4 <__ieee754_rem_pio2+0x124>
  401f44:	f8da 2004 	ldr.w	r2, [sl, #4]
  401f48:	f8da 300c 	ldr.w	r3, [sl, #12]
  401f4c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  401f50:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  401f54:	4245      	negs	r5, r0
  401f56:	f8ca 2004 	str.w	r2, [sl, #4]
  401f5a:	f8ca 300c 	str.w	r3, [sl, #12]
  401f5e:	e6a9      	b.n	401cb4 <__ieee754_rem_pio2+0x124>
  401f60:	2303      	movs	r3, #3
  401f62:	e692      	b.n	401c8a <__ieee754_rem_pio2+0xfa>
  401f64:	a310      	add	r3, pc, #64	; (adr r3, 401fa8 <__ieee754_rem_pio2+0x418>)
  401f66:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f6a:	f000 ff35 	bl	402dd8 <__adddf3>
  401f6e:	a310      	add	r3, pc, #64	; (adr r3, 401fb0 <__ieee754_rem_pio2+0x420>)
  401f70:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f74:	460d      	mov	r5, r1
  401f76:	4604      	mov	r4, r0
  401f78:	f000 ff2e 	bl	402dd8 <__adddf3>
  401f7c:	4602      	mov	r2, r0
  401f7e:	460b      	mov	r3, r1
  401f80:	e9ca 2300 	strd	r2, r3, [sl]
  401f84:	4629      	mov	r1, r5
  401f86:	4620      	mov	r0, r4
  401f88:	f000 ff24 	bl	402dd4 <__aeabi_dsub>
  401f8c:	a308      	add	r3, pc, #32	; (adr r3, 401fb0 <__ieee754_rem_pio2+0x420>)
  401f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  401f92:	f000 ff21 	bl	402dd8 <__adddf3>
  401f96:	f04f 35ff 	mov.w	r5, #4294967295
  401f9a:	e9ca 0102 	strd	r0, r1, [sl, #8]
  401f9e:	e689      	b.n	401cb4 <__ieee754_rem_pio2+0x124>
  401fa0:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  401fa4:	e6ef      	b.n	401d86 <__ieee754_rem_pio2+0x1f6>
  401fa6:	bf00      	nop
  401fa8:	1a600000 	.word	0x1a600000
  401fac:	3dd0b461 	.word	0x3dd0b461
  401fb0:	2e037073 	.word	0x2e037073
  401fb4:	3ba3198a 	.word	0x3ba3198a
  401fb8:	2e000000 	.word	0x2e000000
  401fbc:	3ba3198a 	.word	0x3ba3198a
  401fc0:	252049c1 	.word	0x252049c1
  401fc4:	397b839a 	.word	0x397b839a
  401fc8:	1a626331 	.word	0x1a626331
  401fcc:	3dd0b461 	.word	0x3dd0b461
  401fd0:	3ff921fb 	.word	0x3ff921fb
  401fd4:	00000000 	.word	0x00000000

00401fd8 <__kernel_cos>:
  401fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401fdc:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  401fe0:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
  401fe4:	b085      	sub	sp, #20
  401fe6:	460c      	mov	r4, r1
  401fe8:	4692      	mov	sl, r2
  401fea:	469b      	mov	fp, r3
  401fec:	4605      	mov	r5, r0
  401fee:	da6b      	bge.n	4020c8 <__kernel_cos+0xf0>
  401ff0:	f001 fb3e 	bl	403670 <__aeabi_d2iz>
  401ff4:	2800      	cmp	r0, #0
  401ff6:	f000 80e8 	beq.w	4021ca <__kernel_cos+0x1f2>
  401ffa:	462a      	mov	r2, r5
  401ffc:	4623      	mov	r3, r4
  401ffe:	4628      	mov	r0, r5
  402000:	4621      	mov	r1, r4
  402002:	f001 f89b 	bl	40313c <__aeabi_dmul>
  402006:	a374      	add	r3, pc, #464	; (adr r3, 4021d8 <__kernel_cos+0x200>)
  402008:	e9d3 2300 	ldrd	r2, r3, [r3]
  40200c:	4680      	mov	r8, r0
  40200e:	4689      	mov	r9, r1
  402010:	f001 f894 	bl	40313c <__aeabi_dmul>
  402014:	a372      	add	r3, pc, #456	; (adr r3, 4021e0 <__kernel_cos+0x208>)
  402016:	e9d3 2300 	ldrd	r2, r3, [r3]
  40201a:	f000 fedd 	bl	402dd8 <__adddf3>
  40201e:	4642      	mov	r2, r8
  402020:	464b      	mov	r3, r9
  402022:	f001 f88b 	bl	40313c <__aeabi_dmul>
  402026:	a370      	add	r3, pc, #448	; (adr r3, 4021e8 <__kernel_cos+0x210>)
  402028:	e9d3 2300 	ldrd	r2, r3, [r3]
  40202c:	f000 fed2 	bl	402dd4 <__aeabi_dsub>
  402030:	4642      	mov	r2, r8
  402032:	464b      	mov	r3, r9
  402034:	f001 f882 	bl	40313c <__aeabi_dmul>
  402038:	a36d      	add	r3, pc, #436	; (adr r3, 4021f0 <__kernel_cos+0x218>)
  40203a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40203e:	f000 fecb 	bl	402dd8 <__adddf3>
  402042:	4642      	mov	r2, r8
  402044:	464b      	mov	r3, r9
  402046:	f001 f879 	bl	40313c <__aeabi_dmul>
  40204a:	a36b      	add	r3, pc, #428	; (adr r3, 4021f8 <__kernel_cos+0x220>)
  40204c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402050:	f000 fec0 	bl	402dd4 <__aeabi_dsub>
  402054:	4642      	mov	r2, r8
  402056:	464b      	mov	r3, r9
  402058:	f001 f870 	bl	40313c <__aeabi_dmul>
  40205c:	a368      	add	r3, pc, #416	; (adr r3, 402200 <__kernel_cos+0x228>)
  40205e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402062:	f000 feb9 	bl	402dd8 <__adddf3>
  402066:	4642      	mov	r2, r8
  402068:	464b      	mov	r3, r9
  40206a:	f001 f867 	bl	40313c <__aeabi_dmul>
  40206e:	e9cd 0100 	strd	r0, r1, [sp]
  402072:	4640      	mov	r0, r8
  402074:	4649      	mov	r1, r9
  402076:	2200      	movs	r2, #0
  402078:	4b63      	ldr	r3, [pc, #396]	; (402208 <__kernel_cos+0x230>)
  40207a:	f001 f85f 	bl	40313c <__aeabi_dmul>
  40207e:	e9dd 2300 	ldrd	r2, r3, [sp]
  402082:	4606      	mov	r6, r0
  402084:	460f      	mov	r7, r1
  402086:	4640      	mov	r0, r8
  402088:	4649      	mov	r1, r9
  40208a:	f001 f857 	bl	40313c <__aeabi_dmul>
  40208e:	4652      	mov	r2, sl
  402090:	4680      	mov	r8, r0
  402092:	4689      	mov	r9, r1
  402094:	465b      	mov	r3, fp
  402096:	4628      	mov	r0, r5
  402098:	4621      	mov	r1, r4
  40209a:	f001 f84f 	bl	40313c <__aeabi_dmul>
  40209e:	4602      	mov	r2, r0
  4020a0:	460b      	mov	r3, r1
  4020a2:	4640      	mov	r0, r8
  4020a4:	4649      	mov	r1, r9
  4020a6:	f000 fe95 	bl	402dd4 <__aeabi_dsub>
  4020aa:	4602      	mov	r2, r0
  4020ac:	460b      	mov	r3, r1
  4020ae:	4630      	mov	r0, r6
  4020b0:	4639      	mov	r1, r7
  4020b2:	f000 fe8f 	bl	402dd4 <__aeabi_dsub>
  4020b6:	4602      	mov	r2, r0
  4020b8:	460b      	mov	r3, r1
  4020ba:	2000      	movs	r0, #0
  4020bc:	4953      	ldr	r1, [pc, #332]	; (40220c <__kernel_cos+0x234>)
  4020be:	f000 fe89 	bl	402dd4 <__aeabi_dsub>
  4020c2:	b005      	add	sp, #20
  4020c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020c8:	4602      	mov	r2, r0
  4020ca:	460b      	mov	r3, r1
  4020cc:	f001 f836 	bl	40313c <__aeabi_dmul>
  4020d0:	a341      	add	r3, pc, #260	; (adr r3, 4021d8 <__kernel_cos+0x200>)
  4020d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020d6:	4680      	mov	r8, r0
  4020d8:	4689      	mov	r9, r1
  4020da:	f001 f82f 	bl	40313c <__aeabi_dmul>
  4020de:	a340      	add	r3, pc, #256	; (adr r3, 4021e0 <__kernel_cos+0x208>)
  4020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020e4:	f000 fe78 	bl	402dd8 <__adddf3>
  4020e8:	4642      	mov	r2, r8
  4020ea:	464b      	mov	r3, r9
  4020ec:	f001 f826 	bl	40313c <__aeabi_dmul>
  4020f0:	a33d      	add	r3, pc, #244	; (adr r3, 4021e8 <__kernel_cos+0x210>)
  4020f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020f6:	f000 fe6d 	bl	402dd4 <__aeabi_dsub>
  4020fa:	4642      	mov	r2, r8
  4020fc:	464b      	mov	r3, r9
  4020fe:	f001 f81d 	bl	40313c <__aeabi_dmul>
  402102:	a33b      	add	r3, pc, #236	; (adr r3, 4021f0 <__kernel_cos+0x218>)
  402104:	e9d3 2300 	ldrd	r2, r3, [r3]
  402108:	f000 fe66 	bl	402dd8 <__adddf3>
  40210c:	4642      	mov	r2, r8
  40210e:	464b      	mov	r3, r9
  402110:	f001 f814 	bl	40313c <__aeabi_dmul>
  402114:	a338      	add	r3, pc, #224	; (adr r3, 4021f8 <__kernel_cos+0x220>)
  402116:	e9d3 2300 	ldrd	r2, r3, [r3]
  40211a:	f000 fe5b 	bl	402dd4 <__aeabi_dsub>
  40211e:	4642      	mov	r2, r8
  402120:	464b      	mov	r3, r9
  402122:	f001 f80b 	bl	40313c <__aeabi_dmul>
  402126:	a336      	add	r3, pc, #216	; (adr r3, 402200 <__kernel_cos+0x228>)
  402128:	e9d3 2300 	ldrd	r2, r3, [r3]
  40212c:	f000 fe54 	bl	402dd8 <__adddf3>
  402130:	464b      	mov	r3, r9
  402132:	4642      	mov	r2, r8
  402134:	f001 f802 	bl	40313c <__aeabi_dmul>
  402138:	4b35      	ldr	r3, [pc, #212]	; (402210 <__kernel_cos+0x238>)
  40213a:	429f      	cmp	r7, r3
  40213c:	e9cd 0100 	strd	r0, r1, [sp]
  402140:	dd97      	ble.n	402072 <__kernel_cos+0x9a>
  402142:	4b34      	ldr	r3, [pc, #208]	; (402214 <__kernel_cos+0x23c>)
  402144:	429f      	cmp	r7, r3
  402146:	f04f 0200 	mov.w	r2, #0
  40214a:	dc38      	bgt.n	4021be <__kernel_cos+0x1e6>
  40214c:	f5a7 1300 	sub.w	r3, r7, #2097152	; 0x200000
  402150:	2000      	movs	r0, #0
  402152:	492e      	ldr	r1, [pc, #184]	; (40220c <__kernel_cos+0x234>)
  402154:	4616      	mov	r6, r2
  402156:	461f      	mov	r7, r3
  402158:	f000 fe3c 	bl	402dd4 <__aeabi_dsub>
  40215c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402160:	4640      	mov	r0, r8
  402162:	4649      	mov	r1, r9
  402164:	2200      	movs	r2, #0
  402166:	4b28      	ldr	r3, [pc, #160]	; (402208 <__kernel_cos+0x230>)
  402168:	f000 ffe8 	bl	40313c <__aeabi_dmul>
  40216c:	4632      	mov	r2, r6
  40216e:	463b      	mov	r3, r7
  402170:	f000 fe30 	bl	402dd4 <__aeabi_dsub>
  402174:	e9dd 2300 	ldrd	r2, r3, [sp]
  402178:	4606      	mov	r6, r0
  40217a:	460f      	mov	r7, r1
  40217c:	4640      	mov	r0, r8
  40217e:	4649      	mov	r1, r9
  402180:	f000 ffdc 	bl	40313c <__aeabi_dmul>
  402184:	4652      	mov	r2, sl
  402186:	4680      	mov	r8, r0
  402188:	4689      	mov	r9, r1
  40218a:	465b      	mov	r3, fp
  40218c:	4628      	mov	r0, r5
  40218e:	4621      	mov	r1, r4
  402190:	f000 ffd4 	bl	40313c <__aeabi_dmul>
  402194:	4602      	mov	r2, r0
  402196:	460b      	mov	r3, r1
  402198:	4640      	mov	r0, r8
  40219a:	4649      	mov	r1, r9
  40219c:	f000 fe1a 	bl	402dd4 <__aeabi_dsub>
  4021a0:	4602      	mov	r2, r0
  4021a2:	460b      	mov	r3, r1
  4021a4:	4630      	mov	r0, r6
  4021a6:	4639      	mov	r1, r7
  4021a8:	f000 fe14 	bl	402dd4 <__aeabi_dsub>
  4021ac:	4602      	mov	r2, r0
  4021ae:	460b      	mov	r3, r1
  4021b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4021b4:	f000 fe0e 	bl	402dd4 <__aeabi_dsub>
  4021b8:	b005      	add	sp, #20
  4021ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4021be:	4b16      	ldr	r3, [pc, #88]	; (402218 <__kernel_cos+0x240>)
  4021c0:	4f16      	ldr	r7, [pc, #88]	; (40221c <__kernel_cos+0x244>)
  4021c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4021c6:	2600      	movs	r6, #0
  4021c8:	e7ca      	b.n	402160 <__kernel_cos+0x188>
  4021ca:	4910      	ldr	r1, [pc, #64]	; (40220c <__kernel_cos+0x234>)
  4021cc:	2000      	movs	r0, #0
  4021ce:	b005      	add	sp, #20
  4021d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4021d4:	f3af 8000 	nop.w
  4021d8:	be8838d4 	.word	0xbe8838d4
  4021dc:	bda8fae9 	.word	0xbda8fae9
  4021e0:	bdb4b1c4 	.word	0xbdb4b1c4
  4021e4:	3e21ee9e 	.word	0x3e21ee9e
  4021e8:	809c52ad 	.word	0x809c52ad
  4021ec:	3e927e4f 	.word	0x3e927e4f
  4021f0:	19cb1590 	.word	0x19cb1590
  4021f4:	3efa01a0 	.word	0x3efa01a0
  4021f8:	16c15177 	.word	0x16c15177
  4021fc:	3f56c16c 	.word	0x3f56c16c
  402200:	5555554c 	.word	0x5555554c
  402204:	3fa55555 	.word	0x3fa55555
  402208:	3fe00000 	.word	0x3fe00000
  40220c:	3ff00000 	.word	0x3ff00000
  402210:	3fd33332 	.word	0x3fd33332
  402214:	3fe90000 	.word	0x3fe90000
  402218:	3fe70000 	.word	0x3fe70000
  40221c:	3fd20000 	.word	0x3fd20000

00402220 <__kernel_rem_pio2>:
  402220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402224:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  402228:	4c7b      	ldr	r4, [pc, #492]	; (402418 <__kernel_rem_pio2+0x1f8>)
  40222a:	9ea6      	ldr	r6, [sp, #664]	; 0x298
  40222c:	4d7b      	ldr	r5, [pc, #492]	; (40241c <__kernel_rem_pio2+0x1fc>)
  40222e:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
  402232:	9409      	str	r4, [sp, #36]	; 0x24
  402234:	4626      	mov	r6, r4
  402236:	1ed4      	subs	r4, r2, #3
  402238:	fb85 7504 	smull	r7, r5, r5, r4
  40223c:	17e4      	asrs	r4, r4, #31
  40223e:	ebc4 04a5 	rsb	r4, r4, r5, asr #2
  402242:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  402246:	461d      	mov	r5, r3
  402248:	930c      	str	r3, [sp, #48]	; 0x30
  40224a:	43e3      	mvns	r3, r4
  40224c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  402250:	3d01      	subs	r5, #1
  402252:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402256:	9308      	str	r3, [sp, #32]
  402258:	462b      	mov	r3, r5
  40225a:	940d      	str	r4, [sp, #52]	; 0x34
  40225c:	9503      	str	r5, [sp, #12]
  40225e:	1b65      	subs	r5, r4, r5
  402260:	199c      	adds	r4, r3, r6
  402262:	9004      	str	r0, [sp, #16]
  402264:	910a      	str	r1, [sp, #40]	; 0x28
  402266:	d416      	bmi.n	402296 <__kernel_rem_pio2+0x76>
  402268:	442c      	add	r4, r5
  40226a:	3401      	adds	r4, #1
  40226c:	ae22      	add	r6, sp, #136	; 0x88
  40226e:	9fa7      	ldr	r7, [sp, #668]	; 0x29c
  402270:	e008      	b.n	402284 <__kernel_rem_pio2+0x64>
  402272:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
  402276:	f000 fefb 	bl	403070 <__aeabi_i2d>
  40227a:	3501      	adds	r5, #1
  40227c:	42a5      	cmp	r5, r4
  40227e:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  402282:	d008      	beq.n	402296 <__kernel_rem_pio2+0x76>
  402284:	2d00      	cmp	r5, #0
  402286:	daf4      	bge.n	402272 <__kernel_rem_pio2+0x52>
  402288:	3501      	adds	r5, #1
  40228a:	2000      	movs	r0, #0
  40228c:	2100      	movs	r1, #0
  40228e:	42a5      	cmp	r5, r4
  402290:	e9e6 0102 	strd	r0, r1, [r6, #8]!
  402294:	d1f6      	bne.n	402284 <__kernel_rem_pio2+0x64>
  402296:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402298:	2b00      	cmp	r3, #0
  40229a:	db31      	blt.n	402300 <__kernel_rem_pio2+0xe0>
  40229c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40229e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4022a0:	a974      	add	r1, sp, #464	; 0x1d0
  4022a2:	eb01 0bc2 	add.w	fp, r1, r2, lsl #3
  4022a6:	ebc3 7343 	rsb	r3, r3, r3, lsl #29
  4022aa:	9a03      	ldr	r2, [sp, #12]
  4022ac:	a924      	add	r1, sp, #144	; 0x90
  4022ae:	00db      	lsls	r3, r3, #3
  4022b0:	eb01 08c2 	add.w	r8, r1, r2, lsl #3
  4022b4:	9300      	str	r3, [sp, #0]
  4022b6:	f50d 79e4 	add.w	r9, sp, #456	; 0x1c8
  4022ba:	9b03      	ldr	r3, [sp, #12]
  4022bc:	2b00      	cmp	r3, #0
  4022be:	f2c0 8199 	blt.w	4025f4 <__kernel_rem_pio2+0x3d4>
  4022c2:	9b04      	ldr	r3, [sp, #16]
  4022c4:	f1a3 0a08 	sub.w	sl, r3, #8
  4022c8:	9b00      	ldr	r3, [sp, #0]
  4022ca:	4644      	mov	r4, r8
  4022cc:	eb08 0503 	add.w	r5, r8, r3
  4022d0:	2600      	movs	r6, #0
  4022d2:	2700      	movs	r7, #0
  4022d4:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  4022d8:	e874 0102 	ldrd	r0, r1, [r4], #-8
  4022dc:	f000 ff2e 	bl	40313c <__aeabi_dmul>
  4022e0:	4602      	mov	r2, r0
  4022e2:	460b      	mov	r3, r1
  4022e4:	4630      	mov	r0, r6
  4022e6:	4639      	mov	r1, r7
  4022e8:	f000 fd76 	bl	402dd8 <__adddf3>
  4022ec:	42ac      	cmp	r4, r5
  4022ee:	4606      	mov	r6, r0
  4022f0:	460f      	mov	r7, r1
  4022f2:	d1ef      	bne.n	4022d4 <__kernel_rem_pio2+0xb4>
  4022f4:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  4022f8:	45d9      	cmp	r9, fp
  4022fa:	f108 0808 	add.w	r8, r8, #8
  4022fe:	d1dc      	bne.n	4022ba <__kernel_rem_pio2+0x9a>
  402300:	9909      	ldr	r1, [sp, #36]	; 0x24
  402302:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
  402306:	3b01      	subs	r3, #1
  402308:	009b      	lsls	r3, r3, #2
  40230a:	1d1a      	adds	r2, r3, #4
  40230c:	a810      	add	r0, sp, #64	; 0x40
  40230e:	4402      	add	r2, r0
  402310:	4403      	add	r3, r0
  402312:	920f      	str	r2, [sp, #60]	; 0x3c
  402314:	930e      	str	r3, [sp, #56]	; 0x38
  402316:	468b      	mov	fp, r1
  402318:	ea4f 03cb 	mov.w	r3, fp, lsl #3
  40231c:	a99c      	add	r1, sp, #624	; 0x270
  40231e:	461a      	mov	r2, r3
  402320:	9306      	str	r3, [sp, #24]
  402322:	f1bb 0f00 	cmp.w	fp, #0
  402326:	440b      	add	r3, r1
  402328:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  40232c:	dd28      	ble.n	402380 <__kernel_rem_pio2+0x160>
  40232e:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  402332:	eb0a 0602 	add.w	r6, sl, r2
  402336:	af0f      	add	r7, sp, #60	; 0x3c
  402338:	2200      	movs	r2, #0
  40233a:	4b39      	ldr	r3, [pc, #228]	; (402420 <__kernel_rem_pio2+0x200>)
  40233c:	4620      	mov	r0, r4
  40233e:	4629      	mov	r1, r5
  402340:	f000 fefc 	bl	40313c <__aeabi_dmul>
  402344:	f001 f994 	bl	403670 <__aeabi_d2iz>
  402348:	f000 fe92 	bl	403070 <__aeabi_i2d>
  40234c:	2200      	movs	r2, #0
  40234e:	4b35      	ldr	r3, [pc, #212]	; (402424 <__kernel_rem_pio2+0x204>)
  402350:	4680      	mov	r8, r0
  402352:	4689      	mov	r9, r1
  402354:	f000 fef2 	bl	40313c <__aeabi_dmul>
  402358:	4602      	mov	r2, r0
  40235a:	460b      	mov	r3, r1
  40235c:	4620      	mov	r0, r4
  40235e:	4629      	mov	r1, r5
  402360:	f000 fd38 	bl	402dd4 <__aeabi_dsub>
  402364:	f001 f984 	bl	403670 <__aeabi_d2iz>
  402368:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  40236c:	f847 0f04 	str.w	r0, [r7, #4]!
  402370:	4649      	mov	r1, r9
  402372:	4640      	mov	r0, r8
  402374:	f000 fd30 	bl	402dd8 <__adddf3>
  402378:	4556      	cmp	r6, sl
  40237a:	4604      	mov	r4, r0
  40237c:	460d      	mov	r5, r1
  40237e:	d1db      	bne.n	402338 <__kernel_rem_pio2+0x118>
  402380:	f8dd 9020 	ldr.w	r9, [sp, #32]
  402384:	4620      	mov	r0, r4
  402386:	4629      	mov	r1, r5
  402388:	464a      	mov	r2, r9
  40238a:	f000 fc95 	bl	402cb8 <scalbn>
  40238e:	2200      	movs	r2, #0
  402390:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  402394:	4604      	mov	r4, r0
  402396:	460d      	mov	r5, r1
  402398:	f000 fed0 	bl	40313c <__aeabi_dmul>
  40239c:	f000 fc00 	bl	402ba0 <floor>
  4023a0:	2200      	movs	r2, #0
  4023a2:	4b21      	ldr	r3, [pc, #132]	; (402428 <__kernel_rem_pio2+0x208>)
  4023a4:	f000 feca 	bl	40313c <__aeabi_dmul>
  4023a8:	4602      	mov	r2, r0
  4023aa:	460b      	mov	r3, r1
  4023ac:	4620      	mov	r0, r4
  4023ae:	4629      	mov	r1, r5
  4023b0:	f000 fd10 	bl	402dd4 <__aeabi_dsub>
  4023b4:	4604      	mov	r4, r0
  4023b6:	460d      	mov	r5, r1
  4023b8:	f001 f95a 	bl	403670 <__aeabi_d2iz>
  4023bc:	4680      	mov	r8, r0
  4023be:	f000 fe57 	bl	403070 <__aeabi_i2d>
  4023c2:	4602      	mov	r2, r0
  4023c4:	460b      	mov	r3, r1
  4023c6:	4620      	mov	r0, r4
  4023c8:	4629      	mov	r1, r5
  4023ca:	f000 fd03 	bl	402dd4 <__aeabi_dsub>
  4023ce:	464c      	mov	r4, r9
  4023d0:	2c00      	cmp	r4, #0
  4023d2:	4606      	mov	r6, r0
  4023d4:	460f      	mov	r7, r1
  4023d6:	f340 80f3 	ble.w	4025c0 <__kernel_rem_pio2+0x3a0>
  4023da:	f10b 31ff 	add.w	r1, fp, #4294967295
  4023de:	ab10      	add	r3, sp, #64	; 0x40
  4023e0:	f1c9 0218 	rsb	r2, r9, #24
  4023e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  4023e8:	fa43 f002 	asr.w	r0, r3, r2
  4023ec:	fa00 f502 	lsl.w	r5, r0, r2
  4023f0:	aa10      	add	r2, sp, #64	; 0x40
  4023f2:	1b5d      	subs	r5, r3, r5
  4023f4:	f1c9 0317 	rsb	r3, r9, #23
  4023f8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4023fc:	4480      	add	r8, r0
  4023fe:	411d      	asrs	r5, r3
  402400:	2d00      	cmp	r5, #0
  402402:	dd3e      	ble.n	402482 <__kernel_rem_pio2+0x262>
  402404:	f1bb 0f00 	cmp.w	fp, #0
  402408:	f108 0801 	add.w	r8, r8, #1
  40240c:	f340 828a 	ble.w	402924 <__kernel_rem_pio2+0x704>
  402410:	2200      	movs	r2, #0
  402412:	4614      	mov	r4, r2
  402414:	a90f      	add	r1, sp, #60	; 0x3c
  402416:	e011      	b.n	40243c <__kernel_rem_pio2+0x21c>
  402418:	0040415c 	.word	0x0040415c
  40241c:	2aaaaaab 	.word	0x2aaaaaab
  402420:	3e700000 	.word	0x3e700000
  402424:	41700000 	.word	0x41700000
  402428:	40200000 	.word	0x40200000
  40242c:	f1c3 7080 	rsb	r0, r3, #16777216	; 0x1000000
  402430:	b10b      	cbz	r3, 402436 <__kernel_rem_pio2+0x216>
  402432:	6008      	str	r0, [r1, #0]
  402434:	2401      	movs	r4, #1
  402436:	3201      	adds	r2, #1
  402438:	4593      	cmp	fp, r2
  40243a:	dd0d      	ble.n	402458 <__kernel_rem_pio2+0x238>
  40243c:	f851 3f04 	ldr.w	r3, [r1, #4]!
  402440:	2c00      	cmp	r4, #0
  402442:	d0f3      	beq.n	40242c <__kernel_rem_pio2+0x20c>
  402444:	f1c3 13ff 	rsb	r3, r3, #16711935	; 0xff00ff
  402448:	3201      	adds	r2, #1
  40244a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
  40244e:	4593      	cmp	fp, r2
  402450:	600b      	str	r3, [r1, #0]
  402452:	f04f 0401 	mov.w	r4, #1
  402456:	dcf1      	bgt.n	40243c <__kernel_rem_pio2+0x21c>
  402458:	9b08      	ldr	r3, [sp, #32]
  40245a:	2b00      	cmp	r3, #0
  40245c:	dd0e      	ble.n	40247c <__kernel_rem_pio2+0x25c>
  40245e:	2b01      	cmp	r3, #1
  402460:	f000 80b6 	beq.w	4025d0 <__kernel_rem_pio2+0x3b0>
  402464:	2b02      	cmp	r3, #2
  402466:	d109      	bne.n	40247c <__kernel_rem_pio2+0x25c>
  402468:	f10b 32ff 	add.w	r2, fp, #4294967295
  40246c:	ab10      	add	r3, sp, #64	; 0x40
  40246e:	a910      	add	r1, sp, #64	; 0x40
  402470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402474:	f3c3 0315 	ubfx	r3, r3, #0, #22
  402478:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40247c:	2d02      	cmp	r5, #2
  40247e:	f000 8086 	beq.w	40258e <__kernel_rem_pio2+0x36e>
  402482:	4630      	mov	r0, r6
  402484:	4639      	mov	r1, r7
  402486:	2200      	movs	r2, #0
  402488:	2300      	movs	r3, #0
  40248a:	f001 f8bf 	bl	40360c <__aeabi_dcmpeq>
  40248e:	2800      	cmp	r0, #0
  402490:	f000 80cc 	beq.w	40262c <__kernel_rem_pio2+0x40c>
  402494:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402496:	f10b 3aff 	add.w	sl, fp, #4294967295
  40249a:	4553      	cmp	r3, sl
  40249c:	dc0d      	bgt.n	4024ba <__kernel_rem_pio2+0x29a>
  40249e:	ab10      	add	r3, sp, #64	; 0x40
  4024a0:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4024a2:	eb03 038b 	add.w	r3, r3, fp, lsl #2
  4024a6:	2200      	movs	r2, #0
  4024a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  4024ac:	4283      	cmp	r3, r0
  4024ae:	ea42 0201 	orr.w	r2, r2, r1
  4024b2:	d1f9      	bne.n	4024a8 <__kernel_rem_pio2+0x288>
  4024b4:	2a00      	cmp	r2, #0
  4024b6:	f040 821b 	bne.w	4028f0 <__kernel_rem_pio2+0x6d0>
  4024ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4024bc:	aa10      	add	r2, sp, #64	; 0x40
  4024be:	3b01      	subs	r3, #1
  4024c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4024c4:	2b00      	cmp	r3, #0
  4024c6:	f040 822b 	bne.w	402920 <__kernel_rem_pio2+0x700>
  4024ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4024cc:	2301      	movs	r3, #1
  4024ce:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  4024d2:	3301      	adds	r3, #1
  4024d4:	2900      	cmp	r1, #0
  4024d6:	d0fa      	beq.n	4024ce <__kernel_rem_pio2+0x2ae>
  4024d8:	445b      	add	r3, fp
  4024da:	461a      	mov	r2, r3
  4024dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4024de:	f10b 0301 	add.w	r3, fp, #1
  4024e2:	4293      	cmp	r3, r2
  4024e4:	dc4d      	bgt.n	402582 <__kernel_rem_pio2+0x362>
  4024e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4024e8:	eb03 0902 	add.w	r9, r3, r2
  4024ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4024ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4024f0:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
  4024f4:	445b      	add	r3, fp
  4024f6:	ebcb 0b02 	rsb	fp, fp, r2
  4024fa:	9aa7      	ldr	r2, [sp, #668]	; 0x29c
  4024fc:	f109 39ff 	add.w	r9, r9, #4294967295
  402500:	eb02 0289 	add.w	r2, r2, r9, lsl #2
  402504:	9200      	str	r2, [sp, #0]
  402506:	ea4f 02cb 	mov.w	r2, fp, lsl #3
  40250a:	00db      	lsls	r3, r3, #3
  40250c:	9205      	str	r2, [sp, #20]
  40250e:	aa24      	add	r2, sp, #144	; 0x90
  402510:	eb02 0b03 	add.w	fp, r2, r3
  402514:	9307      	str	r3, [sp, #28]
  402516:	9b06      	ldr	r3, [sp, #24]
  402518:	aa74      	add	r2, sp, #464	; 0x1d0
  40251a:	eb02 0a03 	add.w	sl, r2, r3
  40251e:	f04f 0800 	mov.w	r8, #0
  402522:	9b00      	ldr	r3, [sp, #0]
  402524:	f853 0f04 	ldr.w	r0, [r3, #4]!
  402528:	9300      	str	r3, [sp, #0]
  40252a:	f000 fda1 	bl	403070 <__aeabi_i2d>
  40252e:	9b03      	ldr	r3, [sp, #12]
  402530:	2b00      	cmp	r3, #0
  402532:	e8eb 0102 	strd	r0, r1, [fp], #8
  402536:	db27      	blt.n	402588 <__kernel_rem_pio2+0x368>
  402538:	9b07      	ldr	r3, [sp, #28]
  40253a:	eb03 0408 	add.w	r4, r3, r8
  40253e:	9b06      	ldr	r3, [sp, #24]
  402540:	eb08 0503 	add.w	r5, r8, r3
  402544:	ab24      	add	r3, sp, #144	; 0x90
  402546:	441c      	add	r4, r3
  402548:	441d      	add	r5, r3
  40254a:	9b04      	ldr	r3, [sp, #16]
  40254c:	2600      	movs	r6, #0
  40254e:	f1a3 0908 	sub.w	r9, r3, #8
  402552:	2700      	movs	r7, #0
  402554:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  402558:	e874 0102 	ldrd	r0, r1, [r4], #-8
  40255c:	f000 fdee 	bl	40313c <__aeabi_dmul>
  402560:	4602      	mov	r2, r0
  402562:	460b      	mov	r3, r1
  402564:	4630      	mov	r0, r6
  402566:	4639      	mov	r1, r7
  402568:	f000 fc36 	bl	402dd8 <__adddf3>
  40256c:	42ac      	cmp	r4, r5
  40256e:	4606      	mov	r6, r0
  402570:	460f      	mov	r7, r1
  402572:	d1ef      	bne.n	402554 <__kernel_rem_pio2+0x334>
  402574:	9b05      	ldr	r3, [sp, #20]
  402576:	f108 0808 	add.w	r8, r8, #8
  40257a:	4598      	cmp	r8, r3
  40257c:	e9ea 6702 	strd	r6, r7, [sl, #8]!
  402580:	d1cf      	bne.n	402522 <__kernel_rem_pio2+0x302>
  402582:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402586:	e6c7      	b.n	402318 <__kernel_rem_pio2+0xf8>
  402588:	2600      	movs	r6, #0
  40258a:	2700      	movs	r7, #0
  40258c:	e7f2      	b.n	402574 <__kernel_rem_pio2+0x354>
  40258e:	4632      	mov	r2, r6
  402590:	463b      	mov	r3, r7
  402592:	2000      	movs	r0, #0
  402594:	49c0      	ldr	r1, [pc, #768]	; (402898 <__kernel_rem_pio2+0x678>)
  402596:	f000 fc1d 	bl	402dd4 <__aeabi_dsub>
  40259a:	4606      	mov	r6, r0
  40259c:	460f      	mov	r7, r1
  40259e:	2c00      	cmp	r4, #0
  4025a0:	f43f af6f 	beq.w	402482 <__kernel_rem_pio2+0x262>
  4025a4:	9a08      	ldr	r2, [sp, #32]
  4025a6:	49bc      	ldr	r1, [pc, #752]	; (402898 <__kernel_rem_pio2+0x678>)
  4025a8:	2000      	movs	r0, #0
  4025aa:	f000 fb85 	bl	402cb8 <scalbn>
  4025ae:	4602      	mov	r2, r0
  4025b0:	460b      	mov	r3, r1
  4025b2:	4630      	mov	r0, r6
  4025b4:	4639      	mov	r1, r7
  4025b6:	f000 fc0d 	bl	402dd4 <__aeabi_dsub>
  4025ba:	4606      	mov	r6, r0
  4025bc:	460f      	mov	r7, r1
  4025be:	e760      	b.n	402482 <__kernel_rem_pio2+0x262>
  4025c0:	d111      	bne.n	4025e6 <__kernel_rem_pio2+0x3c6>
  4025c2:	f10b 33ff 	add.w	r3, fp, #4294967295
  4025c6:	aa10      	add	r2, sp, #64	; 0x40
  4025c8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
  4025cc:	15ed      	asrs	r5, r5, #23
  4025ce:	e717      	b.n	402400 <__kernel_rem_pio2+0x1e0>
  4025d0:	f10b 32ff 	add.w	r2, fp, #4294967295
  4025d4:	ab10      	add	r3, sp, #64	; 0x40
  4025d6:	a910      	add	r1, sp, #64	; 0x40
  4025d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4025dc:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4025e0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  4025e4:	e74a      	b.n	40247c <__kernel_rem_pio2+0x25c>
  4025e6:	2200      	movs	r2, #0
  4025e8:	4bac      	ldr	r3, [pc, #688]	; (40289c <__kernel_rem_pio2+0x67c>)
  4025ea:	f001 f82d 	bl	403648 <__aeabi_dcmpge>
  4025ee:	b958      	cbnz	r0, 402608 <__kernel_rem_pio2+0x3e8>
  4025f0:	4605      	mov	r5, r0
  4025f2:	e746      	b.n	402482 <__kernel_rem_pio2+0x262>
  4025f4:	2600      	movs	r6, #0
  4025f6:	2700      	movs	r7, #0
  4025f8:	e9e9 6702 	strd	r6, r7, [r9, #8]!
  4025fc:	45d9      	cmp	r9, fp
  4025fe:	f108 0808 	add.w	r8, r8, #8
  402602:	f47f ae5a 	bne.w	4022ba <__kernel_rem_pio2+0x9a>
  402606:	e67b      	b.n	402300 <__kernel_rem_pio2+0xe0>
  402608:	f1bb 0f00 	cmp.w	fp, #0
  40260c:	f108 0801 	add.w	r8, r8, #1
  402610:	bfc8      	it	gt
  402612:	2502      	movgt	r5, #2
  402614:	f73f aefc 	bgt.w	402410 <__kernel_rem_pio2+0x1f0>
  402618:	4632      	mov	r2, r6
  40261a:	463b      	mov	r3, r7
  40261c:	2000      	movs	r0, #0
  40261e:	499e      	ldr	r1, [pc, #632]	; (402898 <__kernel_rem_pio2+0x678>)
  402620:	f000 fbd8 	bl	402dd4 <__aeabi_dsub>
  402624:	2502      	movs	r5, #2
  402626:	4606      	mov	r6, r0
  402628:	460f      	mov	r7, r1
  40262a:	e72a      	b.n	402482 <__kernel_rem_pio2+0x262>
  40262c:	9b08      	ldr	r3, [sp, #32]
  40262e:	9503      	str	r5, [sp, #12]
  402630:	425a      	negs	r2, r3
  402632:	4630      	mov	r0, r6
  402634:	4639      	mov	r1, r7
  402636:	f8cd 8014 	str.w	r8, [sp, #20]
  40263a:	f000 fb3d 	bl	402cb8 <scalbn>
  40263e:	2200      	movs	r2, #0
  402640:	4b97      	ldr	r3, [pc, #604]	; (4028a0 <__kernel_rem_pio2+0x680>)
  402642:	4604      	mov	r4, r0
  402644:	460d      	mov	r5, r1
  402646:	f000 ffff 	bl	403648 <__aeabi_dcmpge>
  40264a:	2800      	cmp	r0, #0
  40264c:	f000 81e3 	beq.w	402a16 <__kernel_rem_pio2+0x7f6>
  402650:	2200      	movs	r2, #0
  402652:	4b94      	ldr	r3, [pc, #592]	; (4028a4 <__kernel_rem_pio2+0x684>)
  402654:	4620      	mov	r0, r4
  402656:	4629      	mov	r1, r5
  402658:	f000 fd70 	bl	40313c <__aeabi_dmul>
  40265c:	f001 f808 	bl	403670 <__aeabi_d2iz>
  402660:	4606      	mov	r6, r0
  402662:	f000 fd05 	bl	403070 <__aeabi_i2d>
  402666:	2200      	movs	r2, #0
  402668:	4b8d      	ldr	r3, [pc, #564]	; (4028a0 <__kernel_rem_pio2+0x680>)
  40266a:	f000 fd67 	bl	40313c <__aeabi_dmul>
  40266e:	460b      	mov	r3, r1
  402670:	4602      	mov	r2, r0
  402672:	4629      	mov	r1, r5
  402674:	4620      	mov	r0, r4
  402676:	f000 fbad 	bl	402dd4 <__aeabi_dsub>
  40267a:	f000 fff9 	bl	403670 <__aeabi_d2iz>
  40267e:	9b08      	ldr	r3, [sp, #32]
  402680:	3318      	adds	r3, #24
  402682:	f10b 0a01 	add.w	sl, fp, #1
  402686:	9308      	str	r3, [sp, #32]
  402688:	ab10      	add	r3, sp, #64	; 0x40
  40268a:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  40268e:	f843 602a 	str.w	r6, [r3, sl, lsl #2]
  402692:	9a08      	ldr	r2, [sp, #32]
  402694:	4980      	ldr	r1, [pc, #512]	; (402898 <__kernel_rem_pio2+0x678>)
  402696:	2000      	movs	r0, #0
  402698:	f000 fb0e 	bl	402cb8 <scalbn>
  40269c:	f1ba 0f00 	cmp.w	sl, #0
  4026a0:	4604      	mov	r4, r0
  4026a2:	460d      	mov	r5, r1
  4026a4:	f2c0 80cd 	blt.w	402842 <__kernel_rem_pio2+0x622>
  4026a8:	f10a 0301 	add.w	r3, sl, #1
  4026ac:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  4026b0:	af74      	add	r7, sp, #464	; 0x1d0
  4026b2:	aa10      	add	r2, sp, #64	; 0x40
  4026b4:	9300      	str	r3, [sp, #0]
  4026b6:	eb02 0983 	add.w	r9, r2, r3, lsl #2
  4026ba:	eb07 0608 	add.w	r6, r7, r8
  4026be:	f859 0d04 	ldr.w	r0, [r9, #-4]!
  4026c2:	f000 fcd5 	bl	403070 <__aeabi_i2d>
  4026c6:	4622      	mov	r2, r4
  4026c8:	462b      	mov	r3, r5
  4026ca:	f000 fd37 	bl	40313c <__aeabi_dmul>
  4026ce:	2200      	movs	r2, #0
  4026d0:	e966 0102 	strd	r0, r1, [r6, #-8]!
  4026d4:	4b73      	ldr	r3, [pc, #460]	; (4028a4 <__kernel_rem_pio2+0x684>)
  4026d6:	4620      	mov	r0, r4
  4026d8:	4629      	mov	r1, r5
  4026da:	f000 fd2f 	bl	40313c <__aeabi_dmul>
  4026de:	42be      	cmp	r6, r7
  4026e0:	4604      	mov	r4, r0
  4026e2:	460d      	mov	r5, r1
  4026e4:	d1eb      	bne.n	4026be <__kernel_rem_pio2+0x49e>
  4026e6:	f1a8 0808 	sub.w	r8, r8, #8
  4026ea:	eb06 0308 	add.w	r3, r6, r8
  4026ee:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  4026f2:	f8cd a018 	str.w	sl, [sp, #24]
  4026f6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
  4026fa:	f8cd 9010 	str.w	r9, [sp, #16]
  4026fe:	f04f 0800 	mov.w	r8, #0
  402702:	469b      	mov	fp, r3
  402704:	f1ba 0f00 	cmp.w	sl, #0
  402708:	f2c0 8098 	blt.w	40283c <__kernel_rem_pio2+0x61c>
  40270c:	f1b8 0f00 	cmp.w	r8, #0
  402710:	f2c0 8094 	blt.w	40283c <__kernel_rem_pio2+0x61c>
  402714:	f8df 9190 	ldr.w	r9, [pc, #400]	; 4028a8 <__kernel_rem_pio2+0x688>
  402718:	465d      	mov	r5, fp
  40271a:	2600      	movs	r6, #0
  40271c:	2700      	movs	r7, #0
  40271e:	2400      	movs	r4, #0
  402720:	e001      	b.n	402726 <__kernel_rem_pio2+0x506>
  402722:	4544      	cmp	r4, r8
  402724:	dc10      	bgt.n	402748 <__kernel_rem_pio2+0x528>
  402726:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  40272a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
  40272e:	f000 fd05 	bl	40313c <__aeabi_dmul>
  402732:	4602      	mov	r2, r0
  402734:	460b      	mov	r3, r1
  402736:	4630      	mov	r0, r6
  402738:	4639      	mov	r1, r7
  40273a:	f000 fb4d 	bl	402dd8 <__adddf3>
  40273e:	3401      	adds	r4, #1
  402740:	45a2      	cmp	sl, r4
  402742:	4606      	mov	r6, r0
  402744:	460f      	mov	r7, r1
  402746:	daec      	bge.n	402722 <__kernel_rem_pio2+0x502>
  402748:	9b04      	ldr	r3, [sp, #16]
  40274a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40274e:	e9c3 6700 	strd	r6, r7, [r3]
  402752:	9b00      	ldr	r3, [sp, #0]
  402754:	f108 0801 	add.w	r8, r8, #1
  402758:	4598      	cmp	r8, r3
  40275a:	f1ab 0b08 	sub.w	fp, fp, #8
  40275e:	d1d1      	bne.n	402704 <__kernel_rem_pio2+0x4e4>
  402760:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  402762:	f8dd a018 	ldr.w	sl, [sp, #24]
  402766:	f8dd 9010 	ldr.w	r9, [sp, #16]
  40276a:	2b03      	cmp	r3, #3
  40276c:	d83d      	bhi.n	4027ea <__kernel_rem_pio2+0x5ca>
  40276e:	e8df f013 	tbh	[pc, r3, lsl #1]
  402772:	0043      	.short	0x0043
  402774:	00040004 	.word	0x00040004
  402778:	00db      	.short	0x00db
  40277a:	9b00      	ldr	r3, [sp, #0]
  40277c:	2400      	movs	r4, #0
  40277e:	eb09 06c3 	add.w	r6, r9, r3, lsl #3
  402782:	4625      	mov	r5, r4
  402784:	4620      	mov	r0, r4
  402786:	4629      	mov	r1, r5
  402788:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
  40278c:	f000 fb24 	bl	402dd8 <__adddf3>
  402790:	454e      	cmp	r6, r9
  402792:	4604      	mov	r4, r0
  402794:	460d      	mov	r5, r1
  402796:	d1f5      	bne.n	402784 <__kernel_rem_pio2+0x564>
  402798:	9b03      	ldr	r3, [sp, #12]
  40279a:	2b00      	cmp	r3, #0
  40279c:	f000 808e 	beq.w	4028bc <__kernel_rem_pio2+0x69c>
  4027a0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4027a2:	462b      	mov	r3, r5
  4027a4:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  4027a8:	4622      	mov	r2, r4
  4027aa:	e880 0030 	stmia.w	r0, {r4, r5}
  4027ae:	e9d9 0100 	ldrd	r0, r1, [r9]
  4027b2:	f000 fb0f 	bl	402dd4 <__aeabi_dsub>
  4027b6:	f1ba 0f00 	cmp.w	sl, #0
  4027ba:	4602      	mov	r2, r0
  4027bc:	460b      	mov	r3, r1
  4027be:	dd0d      	ble.n	4027dc <__kernel_rem_pio2+0x5bc>
  4027c0:	2401      	movs	r4, #1
  4027c2:	4610      	mov	r0, r2
  4027c4:	4619      	mov	r1, r3
  4027c6:	e9f9 2302 	ldrd	r2, r3, [r9, #8]!
  4027ca:	f000 fb05 	bl	402dd8 <__adddf3>
  4027ce:	3401      	adds	r4, #1
  4027d0:	45a2      	cmp	sl, r4
  4027d2:	4602      	mov	r2, r0
  4027d4:	460b      	mov	r3, r1
  4027d6:	daf4      	bge.n	4027c2 <__kernel_rem_pio2+0x5a2>
  4027d8:	9903      	ldr	r1, [sp, #12]
  4027da:	b109      	cbz	r1, 4027e0 <__kernel_rem_pio2+0x5c0>
  4027dc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4027e0:	4619      	mov	r1, r3
  4027e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4027e4:	4610      	mov	r0, r2
  4027e6:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4027ea:	9b05      	ldr	r3, [sp, #20]
  4027ec:	f003 0007 	and.w	r0, r3, #7
  4027f0:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4027f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027f8:	9b00      	ldr	r3, [sp, #0]
  4027fa:	2200      	movs	r2, #0
  4027fc:	eb09 09c3 	add.w	r9, r9, r3, lsl #3
  402800:	4613      	mov	r3, r2
  402802:	4610      	mov	r0, r2
  402804:	4619      	mov	r1, r3
  402806:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
  40280a:	f000 fae5 	bl	402dd8 <__adddf3>
  40280e:	f10a 3aff 	add.w	sl, sl, #4294967295
  402812:	f1ba 3fff 	cmp.w	sl, #4294967295
  402816:	4602      	mov	r2, r0
  402818:	460b      	mov	r3, r1
  40281a:	d1f2      	bne.n	402802 <__kernel_rem_pio2+0x5e2>
  40281c:	9903      	ldr	r1, [sp, #12]
  40281e:	b109      	cbz	r1, 402824 <__kernel_rem_pio2+0x604>
  402820:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402824:	4619      	mov	r1, r3
  402826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402828:	4610      	mov	r0, r2
  40282a:	e9c3 0100 	strd	r0, r1, [r3]
  40282e:	9b05      	ldr	r3, [sp, #20]
  402830:	f003 0007 	and.w	r0, r3, #7
  402834:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  402838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40283c:	2600      	movs	r6, #0
  40283e:	2700      	movs	r7, #0
  402840:	e782      	b.n	402748 <__kernel_rem_pio2+0x528>
  402842:	9ba6      	ldr	r3, [sp, #664]	; 0x298
  402844:	2b03      	cmp	r3, #3
  402846:	d8d0      	bhi.n	4027ea <__kernel_rem_pio2+0x5ca>
  402848:	e8df f003 	tbb	[pc, r3]
  40284c:	0230304f 	.word	0x0230304f
  402850:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  402854:	9b03      	ldr	r3, [sp, #12]
  402856:	2700      	movs	r7, #0
  402858:	463e      	mov	r6, r7
  40285a:	2b00      	cmp	r3, #0
  40285c:	f000 80c7 	beq.w	4029ee <__kernel_rem_pio2+0x7ce>
  402860:	f8d9 300c 	ldr.w	r3, [r9, #12]
  402864:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402866:	f8d9 0004 	ldr.w	r0, [r9, #4]
  40286a:	f8d9 2000 	ldr.w	r2, [r9]
  40286e:	f8d9 1008 	ldr.w	r1, [r9, #8]
  402872:	612f      	str	r7, [r5, #16]
  402874:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  402878:	60eb      	str	r3, [r5, #12]
  40287a:	9b05      	ldr	r3, [sp, #20]
  40287c:	602a      	str	r2, [r5, #0]
  40287e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  402882:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  402886:	6068      	str	r0, [r5, #4]
  402888:	f003 0007 	and.w	r0, r3, #7
  40288c:	616e      	str	r6, [r5, #20]
  40288e:	60a9      	str	r1, [r5, #8]
  402890:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  402894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402898:	3ff00000 	.word	0x3ff00000
  40289c:	3fe00000 	.word	0x3fe00000
  4028a0:	41700000 	.word	0x41700000
  4028a4:	3e700000 	.word	0x3e700000
  4028a8:	00404168 	.word	0x00404168
  4028ac:	9b03      	ldr	r3, [sp, #12]
  4028ae:	2400      	movs	r4, #0
  4028b0:	4625      	mov	r5, r4
  4028b2:	f50d 7998 	add.w	r9, sp, #304	; 0x130
  4028b6:	2b00      	cmp	r3, #0
  4028b8:	f47f af72 	bne.w	4027a0 <__kernel_rem_pio2+0x580>
  4028bc:	4620      	mov	r0, r4
  4028be:	4622      	mov	r2, r4
  4028c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4028c2:	4629      	mov	r1, r5
  4028c4:	462b      	mov	r3, r5
  4028c6:	e9c4 0100 	strd	r0, r1, [r4]
  4028ca:	e9d9 0100 	ldrd	r0, r1, [r9]
  4028ce:	f000 fa81 	bl	402dd4 <__aeabi_dsub>
  4028d2:	f1ba 0f00 	cmp.w	sl, #0
  4028d6:	4602      	mov	r2, r0
  4028d8:	460b      	mov	r3, r1
  4028da:	f73f af71 	bgt.w	4027c0 <__kernel_rem_pio2+0x5a0>
  4028de:	4619      	mov	r1, r3
  4028e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4028e2:	4610      	mov	r0, r2
  4028e4:	e9c3 0102 	strd	r0, r1, [r3, #8]
  4028e8:	e77f      	b.n	4027ea <__kernel_rem_pio2+0x5ca>
  4028ea:	2200      	movs	r2, #0
  4028ec:	4613      	mov	r3, r2
  4028ee:	e795      	b.n	40281c <__kernel_rem_pio2+0x5fc>
  4028f0:	ab10      	add	r3, sp, #64	; 0x40
  4028f2:	9a08      	ldr	r2, [sp, #32]
  4028f4:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
  4028f8:	9503      	str	r5, [sp, #12]
  4028fa:	3a18      	subs	r2, #24
  4028fc:	f8cd 8014 	str.w	r8, [sp, #20]
  402900:	9208      	str	r2, [sp, #32]
  402902:	2b00      	cmp	r3, #0
  402904:	f47f aec5 	bne.w	402692 <__kernel_rem_pio2+0x472>
  402908:	ab10      	add	r3, sp, #64	; 0x40
  40290a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  40290e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  402912:	f10a 3aff 	add.w	sl, sl, #4294967295
  402916:	3a18      	subs	r2, #24
  402918:	2900      	cmp	r1, #0
  40291a:	d0f8      	beq.n	40290e <__kernel_rem_pio2+0x6ee>
  40291c:	9208      	str	r2, [sp, #32]
  40291e:	e6b8      	b.n	402692 <__kernel_rem_pio2+0x472>
  402920:	2301      	movs	r3, #1
  402922:	e5d9      	b.n	4024d8 <__kernel_rem_pio2+0x2b8>
  402924:	2400      	movs	r4, #0
  402926:	e597      	b.n	402458 <__kernel_rem_pio2+0x238>
  402928:	f1ba 0f00 	cmp.w	sl, #0
  40292c:	dd92      	ble.n	402854 <__kernel_rem_pio2+0x634>
  40292e:	ea4f 08ca 	mov.w	r8, sl, lsl #3
  402932:	eb09 0b08 	add.w	fp, r9, r8
  402936:	e9db 6700 	ldrd	r6, r7, [fp]
  40293a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
  40293e:	4630      	mov	r0, r6
  402940:	4639      	mov	r1, r7
  402942:	e9cd 2300 	strd	r2, r3, [sp]
  402946:	f000 fa47 	bl	402dd8 <__adddf3>
  40294a:	4604      	mov	r4, r0
  40294c:	460d      	mov	r5, r1
  40294e:	4622      	mov	r2, r4
  402950:	462b      	mov	r3, r5
  402952:	e9dd 0100 	ldrd	r0, r1, [sp]
  402956:	f000 fa3d 	bl	402dd4 <__aeabi_dsub>
  40295a:	4602      	mov	r2, r0
  40295c:	460b      	mov	r3, r1
  40295e:	4630      	mov	r0, r6
  402960:	4639      	mov	r1, r7
  402962:	f000 fa39 	bl	402dd8 <__adddf3>
  402966:	45cb      	cmp	fp, r9
  402968:	4626      	mov	r6, r4
  40296a:	462f      	mov	r7, r5
  40296c:	e9cb 0102 	strd	r0, r1, [fp, #8]
  402970:	e9cb 4500 	strd	r4, r5, [fp]
  402974:	d1e1      	bne.n	40293a <__kernel_rem_pio2+0x71a>
  402976:	f1ba 0f01 	cmp.w	sl, #1
  40297a:	f77f af6b 	ble.w	402854 <__kernel_rem_pio2+0x634>
  40297e:	eb09 0a08 	add.w	sl, r9, r8
  402982:	e9da 6700 	ldrd	r6, r7, [sl]
  402986:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
  40298a:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
  40298e:	4610      	mov	r0, r2
  402990:	4619      	mov	r1, r3
  402992:	4632      	mov	r2, r6
  402994:	463b      	mov	r3, r7
  402996:	e9cd 0100 	strd	r0, r1, [sp]
  40299a:	f000 fa1d 	bl	402dd8 <__adddf3>
  40299e:	4604      	mov	r4, r0
  4029a0:	460d      	mov	r5, r1
  4029a2:	4622      	mov	r2, r4
  4029a4:	462b      	mov	r3, r5
  4029a6:	e9dd 0100 	ldrd	r0, r1, [sp]
  4029aa:	f000 fa13 	bl	402dd4 <__aeabi_dsub>
  4029ae:	4632      	mov	r2, r6
  4029b0:	463b      	mov	r3, r7
  4029b2:	f000 fa11 	bl	402dd8 <__adddf3>
  4029b6:	45da      	cmp	sl, fp
  4029b8:	4626      	mov	r6, r4
  4029ba:	462f      	mov	r7, r5
  4029bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
  4029c0:	e9ca 4500 	strd	r4, r5, [sl]
  4029c4:	d1e1      	bne.n	40298a <__kernel_rem_pio2+0x76a>
  4029c6:	f108 0408 	add.w	r4, r8, #8
  4029ca:	2700      	movs	r7, #0
  4029cc:	444c      	add	r4, r9
  4029ce:	463e      	mov	r6, r7
  4029d0:	ad50      	add	r5, sp, #320	; 0x140
  4029d2:	4638      	mov	r0, r7
  4029d4:	4631      	mov	r1, r6
  4029d6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4029da:	f000 f9fd 	bl	402dd8 <__adddf3>
  4029de:	42ac      	cmp	r4, r5
  4029e0:	4607      	mov	r7, r0
  4029e2:	460e      	mov	r6, r1
  4029e4:	d1f5      	bne.n	4029d2 <__kernel_rem_pio2+0x7b2>
  4029e6:	9b03      	ldr	r3, [sp, #12]
  4029e8:	2b00      	cmp	r3, #0
  4029ea:	f47f af39 	bne.w	402860 <__kernel_rem_pio2+0x640>
  4029ee:	e9d9 2300 	ldrd	r2, r3, [r9]
  4029f2:	463c      	mov	r4, r7
  4029f4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4029f6:	e9d9 0102 	ldrd	r0, r1, [r9, #8]
  4029fa:	e9c7 2300 	strd	r2, r3, [r7]
  4029fe:	9b05      	ldr	r3, [sp, #20]
  402a00:	4635      	mov	r5, r6
  402a02:	e9c7 0102 	strd	r0, r1, [r7, #8]
  402a06:	f003 0007 	and.w	r0, r3, #7
  402a0a:	e9c7 4504 	strd	r4, r5, [r7, #16]
  402a0e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  402a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a16:	4620      	mov	r0, r4
  402a18:	4629      	mov	r1, r5
  402a1a:	f000 fe29 	bl	403670 <__aeabi_d2iz>
  402a1e:	ab10      	add	r3, sp, #64	; 0x40
  402a20:	46da      	mov	sl, fp
  402a22:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
  402a26:	e634      	b.n	402692 <__kernel_rem_pio2+0x472>

00402a28 <__kernel_sin>:
  402a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a2c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  402a30:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  402a34:	b085      	sub	sp, #20
  402a36:	460c      	mov	r4, r1
  402a38:	4690      	mov	r8, r2
  402a3a:	4699      	mov	r9, r3
  402a3c:	4605      	mov	r5, r0
  402a3e:	da04      	bge.n	402a4a <__kernel_sin+0x22>
  402a40:	f000 fe16 	bl	403670 <__aeabi_d2iz>
  402a44:	2800      	cmp	r0, #0
  402a46:	f000 8083 	beq.w	402b50 <__kernel_sin+0x128>
  402a4a:	462a      	mov	r2, r5
  402a4c:	4623      	mov	r3, r4
  402a4e:	4628      	mov	r0, r5
  402a50:	4621      	mov	r1, r4
  402a52:	f000 fb73 	bl	40313c <__aeabi_dmul>
  402a56:	462a      	mov	r2, r5
  402a58:	4623      	mov	r3, r4
  402a5a:	4606      	mov	r6, r0
  402a5c:	460f      	mov	r7, r1
  402a5e:	f000 fb6d 	bl	40313c <__aeabi_dmul>
  402a62:	a33f      	add	r3, pc, #252	; (adr r3, 402b60 <__kernel_sin+0x138>)
  402a64:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a68:	4682      	mov	sl, r0
  402a6a:	468b      	mov	fp, r1
  402a6c:	4630      	mov	r0, r6
  402a6e:	4639      	mov	r1, r7
  402a70:	f000 fb64 	bl	40313c <__aeabi_dmul>
  402a74:	a33c      	add	r3, pc, #240	; (adr r3, 402b68 <__kernel_sin+0x140>)
  402a76:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a7a:	f000 f9ab 	bl	402dd4 <__aeabi_dsub>
  402a7e:	4632      	mov	r2, r6
  402a80:	463b      	mov	r3, r7
  402a82:	f000 fb5b 	bl	40313c <__aeabi_dmul>
  402a86:	a33a      	add	r3, pc, #232	; (adr r3, 402b70 <__kernel_sin+0x148>)
  402a88:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a8c:	f000 f9a4 	bl	402dd8 <__adddf3>
  402a90:	4632      	mov	r2, r6
  402a92:	463b      	mov	r3, r7
  402a94:	f000 fb52 	bl	40313c <__aeabi_dmul>
  402a98:	a337      	add	r3, pc, #220	; (adr r3, 402b78 <__kernel_sin+0x150>)
  402a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402a9e:	f000 f999 	bl	402dd4 <__aeabi_dsub>
  402aa2:	4632      	mov	r2, r6
  402aa4:	463b      	mov	r3, r7
  402aa6:	f000 fb49 	bl	40313c <__aeabi_dmul>
  402aaa:	a335      	add	r3, pc, #212	; (adr r3, 402b80 <__kernel_sin+0x158>)
  402aac:	e9d3 2300 	ldrd	r2, r3, [r3]
  402ab0:	f000 f992 	bl	402dd8 <__adddf3>
  402ab4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ab6:	e9cd 0100 	strd	r0, r1, [sp]
  402aba:	b39b      	cbz	r3, 402b24 <__kernel_sin+0xfc>
  402abc:	4640      	mov	r0, r8
  402abe:	4649      	mov	r1, r9
  402ac0:	2200      	movs	r2, #0
  402ac2:	4b33      	ldr	r3, [pc, #204]	; (402b90 <__kernel_sin+0x168>)
  402ac4:	f000 fb3a 	bl	40313c <__aeabi_dmul>
  402ac8:	e9dd 2300 	ldrd	r2, r3, [sp]
  402acc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402ad0:	4650      	mov	r0, sl
  402ad2:	4659      	mov	r1, fp
  402ad4:	f000 fb32 	bl	40313c <__aeabi_dmul>
  402ad8:	4602      	mov	r2, r0
  402ada:	460b      	mov	r3, r1
  402adc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402ae0:	f000 f978 	bl	402dd4 <__aeabi_dsub>
  402ae4:	4632      	mov	r2, r6
  402ae6:	463b      	mov	r3, r7
  402ae8:	f000 fb28 	bl	40313c <__aeabi_dmul>
  402aec:	4642      	mov	r2, r8
  402aee:	464b      	mov	r3, r9
  402af0:	f000 f970 	bl	402dd4 <__aeabi_dsub>
  402af4:	a324      	add	r3, pc, #144	; (adr r3, 402b88 <__kernel_sin+0x160>)
  402af6:	e9d3 2300 	ldrd	r2, r3, [r3]
  402afa:	4606      	mov	r6, r0
  402afc:	460f      	mov	r7, r1
  402afe:	4650      	mov	r0, sl
  402b00:	4659      	mov	r1, fp
  402b02:	f000 fb1b 	bl	40313c <__aeabi_dmul>
  402b06:	4602      	mov	r2, r0
  402b08:	460b      	mov	r3, r1
  402b0a:	4630      	mov	r0, r6
  402b0c:	4639      	mov	r1, r7
  402b0e:	f000 f963 	bl	402dd8 <__adddf3>
  402b12:	4602      	mov	r2, r0
  402b14:	460b      	mov	r3, r1
  402b16:	4628      	mov	r0, r5
  402b18:	4621      	mov	r1, r4
  402b1a:	f000 f95b 	bl	402dd4 <__aeabi_dsub>
  402b1e:	b005      	add	sp, #20
  402b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b24:	e9dd 2300 	ldrd	r2, r3, [sp]
  402b28:	4630      	mov	r0, r6
  402b2a:	4639      	mov	r1, r7
  402b2c:	f000 fb06 	bl	40313c <__aeabi_dmul>
  402b30:	a315      	add	r3, pc, #84	; (adr r3, 402b88 <__kernel_sin+0x160>)
  402b32:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b36:	f000 f94d 	bl	402dd4 <__aeabi_dsub>
  402b3a:	4652      	mov	r2, sl
  402b3c:	465b      	mov	r3, fp
  402b3e:	f000 fafd 	bl	40313c <__aeabi_dmul>
  402b42:	462a      	mov	r2, r5
  402b44:	4623      	mov	r3, r4
  402b46:	f000 f947 	bl	402dd8 <__adddf3>
  402b4a:	b005      	add	sp, #20
  402b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b50:	4628      	mov	r0, r5
  402b52:	4621      	mov	r1, r4
  402b54:	b005      	add	sp, #20
  402b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b5a:	bf00      	nop
  402b5c:	f3af 8000 	nop.w
  402b60:	5acfd57c 	.word	0x5acfd57c
  402b64:	3de5d93a 	.word	0x3de5d93a
  402b68:	8a2b9ceb 	.word	0x8a2b9ceb
  402b6c:	3e5ae5e6 	.word	0x3e5ae5e6
  402b70:	57b1fe7d 	.word	0x57b1fe7d
  402b74:	3ec71de3 	.word	0x3ec71de3
  402b78:	19c161d5 	.word	0x19c161d5
  402b7c:	3f2a01a0 	.word	0x3f2a01a0
  402b80:	1110f8a6 	.word	0x1110f8a6
  402b84:	3f811111 	.word	0x3f811111
  402b88:	55555549 	.word	0x55555549
  402b8c:	3fc55555 	.word	0x3fc55555
  402b90:	3fe00000 	.word	0x3fe00000

00402b94 <fabs>:
  402b94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402b98:	4770      	bx	lr
  402b9a:	bf00      	nop
  402b9c:	0000      	movs	r0, r0
	...

00402ba0 <floor>:
  402ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ba4:	f3c1 580a 	ubfx	r8, r1, #20, #11
  402ba8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
  402bac:	2e13      	cmp	r6, #19
  402bae:	460b      	mov	r3, r1
  402bb0:	460d      	mov	r5, r1
  402bb2:	4604      	mov	r4, r0
  402bb4:	4602      	mov	r2, r0
  402bb6:	4689      	mov	r9, r1
  402bb8:	4607      	mov	r7, r0
  402bba:	dc1d      	bgt.n	402bf8 <floor+0x58>
  402bbc:	2e00      	cmp	r6, #0
  402bbe:	db40      	blt.n	402c42 <floor+0xa2>
  402bc0:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 402cb4 <floor+0x114>
  402bc4:	fa48 f806 	asr.w	r8, r8, r6
  402bc8:	ea08 0e01 	and.w	lr, r8, r1
  402bcc:	ea5e 0202 	orrs.w	r2, lr, r2
  402bd0:	d017      	beq.n	402c02 <floor+0x62>
  402bd2:	a335      	add	r3, pc, #212	; (adr r3, 402ca8 <floor+0x108>)
  402bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
  402bd8:	f000 f8fe 	bl	402dd8 <__adddf3>
  402bdc:	2200      	movs	r2, #0
  402bde:	2300      	movs	r3, #0
  402be0:	f000 fd3c 	bl	40365c <__aeabi_dcmpgt>
  402be4:	b120      	cbz	r0, 402bf0 <floor+0x50>
  402be6:	2d00      	cmp	r5, #0
  402be8:	db40      	blt.n	402c6c <floor+0xcc>
  402bea:	ea29 0508 	bic.w	r5, r9, r8
  402bee:	2700      	movs	r7, #0
  402bf0:	4638      	mov	r0, r7
  402bf2:	4629      	mov	r1, r5
  402bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402bf8:	2e33      	cmp	r6, #51	; 0x33
  402bfa:	dd06      	ble.n	402c0a <floor+0x6a>
  402bfc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  402c00:	d02f      	beq.n	402c62 <floor+0xc2>
  402c02:	4620      	mov	r0, r4
  402c04:	4619      	mov	r1, r3
  402c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402c0a:	f2a8 4213 	subw	r2, r8, #1043	; 0x413
  402c0e:	f04f 3aff 	mov.w	sl, #4294967295
  402c12:	fa2a fa02 	lsr.w	sl, sl, r2
  402c16:	ea1a 0f00 	tst.w	sl, r0
  402c1a:	d0f2      	beq.n	402c02 <floor+0x62>
  402c1c:	a322      	add	r3, pc, #136	; (adr r3, 402ca8 <floor+0x108>)
  402c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c22:	f000 f8d9 	bl	402dd8 <__adddf3>
  402c26:	2200      	movs	r2, #0
  402c28:	2300      	movs	r3, #0
  402c2a:	f000 fd17 	bl	40365c <__aeabi_dcmpgt>
  402c2e:	2800      	cmp	r0, #0
  402c30:	d0de      	beq.n	402bf0 <floor+0x50>
  402c32:	2d00      	cmp	r5, #0
  402c34:	db1f      	blt.n	402c76 <floor+0xd6>
  402c36:	464d      	mov	r5, r9
  402c38:	ea27 070a 	bic.w	r7, r7, sl
  402c3c:	4638      	mov	r0, r7
  402c3e:	4629      	mov	r1, r5
  402c40:	e7d8      	b.n	402bf4 <floor+0x54>
  402c42:	a319      	add	r3, pc, #100	; (adr r3, 402ca8 <floor+0x108>)
  402c44:	e9d3 2300 	ldrd	r2, r3, [r3]
  402c48:	f000 f8c6 	bl	402dd8 <__adddf3>
  402c4c:	2200      	movs	r2, #0
  402c4e:	2300      	movs	r3, #0
  402c50:	f000 fd04 	bl	40365c <__aeabi_dcmpgt>
  402c54:	2800      	cmp	r0, #0
  402c56:	d0cb      	beq.n	402bf0 <floor+0x50>
  402c58:	2d00      	cmp	r5, #0
  402c5a:	db1a      	blt.n	402c92 <floor+0xf2>
  402c5c:	2700      	movs	r7, #0
  402c5e:	463d      	mov	r5, r7
  402c60:	e7c6      	b.n	402bf0 <floor+0x50>
  402c62:	4602      	mov	r2, r0
  402c64:	460b      	mov	r3, r1
  402c66:	f000 f8b7 	bl	402dd8 <__adddf3>
  402c6a:	e7cc      	b.n	402c06 <floor+0x66>
  402c6c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  402c70:	4133      	asrs	r3, r6
  402c72:	4499      	add	r9, r3
  402c74:	e7b9      	b.n	402bea <floor+0x4a>
  402c76:	2e14      	cmp	r6, #20
  402c78:	d008      	beq.n	402c8c <floor+0xec>
  402c7a:	f5c8 6886 	rsb	r8, r8, #1072	; 0x430
  402c7e:	f108 0803 	add.w	r8, r8, #3
  402c82:	2301      	movs	r3, #1
  402c84:	fa03 f308 	lsl.w	r3, r3, r8
  402c88:	191f      	adds	r7, r3, r4
  402c8a:	d3d4      	bcc.n	402c36 <floor+0x96>
  402c8c:	f109 0901 	add.w	r9, r9, #1
  402c90:	e7d1      	b.n	402c36 <floor+0x96>
  402c92:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  402c96:	4b06      	ldr	r3, [pc, #24]	; (402cb0 <floor+0x110>)
  402c98:	4322      	orrs	r2, r4
  402c9a:	bf18      	it	ne
  402c9c:	461d      	movne	r5, r3
  402c9e:	2700      	movs	r7, #0
  402ca0:	e7a6      	b.n	402bf0 <floor+0x50>
  402ca2:	bf00      	nop
  402ca4:	f3af 8000 	nop.w
  402ca8:	8800759c 	.word	0x8800759c
  402cac:	7e37e43c 	.word	0x7e37e43c
  402cb0:	bff00000 	.word	0xbff00000
  402cb4:	000fffff 	.word	0x000fffff

00402cb8 <scalbn>:
  402cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402cba:	f3c1 560a 	ubfx	r6, r1, #20, #11
  402cbe:	4604      	mov	r4, r0
  402cc0:	460d      	mov	r5, r1
  402cc2:	460b      	mov	r3, r1
  402cc4:	4617      	mov	r7, r2
  402cc6:	bb16      	cbnz	r6, 402d0e <scalbn+0x56>
  402cc8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  402ccc:	4303      	orrs	r3, r0
  402cce:	d032      	beq.n	402d36 <scalbn+0x7e>
  402cd0:	2200      	movs	r2, #0
  402cd2:	4b37      	ldr	r3, [pc, #220]	; (402db0 <scalbn+0xf8>)
  402cd4:	f000 fa32 	bl	40313c <__aeabi_dmul>
  402cd8:	4a36      	ldr	r2, [pc, #216]	; (402db4 <scalbn+0xfc>)
  402cda:	4297      	cmp	r7, r2
  402cdc:	4604      	mov	r4, r0
  402cde:	460d      	mov	r5, r1
  402ce0:	460b      	mov	r3, r1
  402ce2:	db37      	blt.n	402d54 <scalbn+0x9c>
  402ce4:	f3c1 560a 	ubfx	r6, r1, #20, #11
  402ce8:	3e36      	subs	r6, #54	; 0x36
  402cea:	443e      	add	r6, r7
  402cec:	f240 72fe 	movw	r2, #2046	; 0x7fe
  402cf0:	4296      	cmp	r6, r2
  402cf2:	dd15      	ble.n	402d20 <scalbn+0x68>
  402cf4:	4622      	mov	r2, r4
  402cf6:	462b      	mov	r3, r5
  402cf8:	a129      	add	r1, pc, #164	; (adr r1, 402da0 <scalbn+0xe8>)
  402cfa:	e9d1 0100 	ldrd	r0, r1, [r1]
  402cfe:	f000 f85d 	bl	402dbc <copysign>
  402d02:	a327      	add	r3, pc, #156	; (adr r3, 402da0 <scalbn+0xe8>)
  402d04:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d08:	f000 fa18 	bl	40313c <__aeabi_dmul>
  402d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d0e:	f240 72ff 	movw	r2, #2047	; 0x7ff
  402d12:	4296      	cmp	r6, r2
  402d14:	d024      	beq.n	402d60 <scalbn+0xa8>
  402d16:	443e      	add	r6, r7
  402d18:	f240 72fe 	movw	r2, #2046	; 0x7fe
  402d1c:	4296      	cmp	r6, r2
  402d1e:	dce9      	bgt.n	402cf4 <scalbn+0x3c>
  402d20:	2e00      	cmp	r6, #0
  402d22:	dd09      	ble.n	402d38 <scalbn+0x80>
  402d24:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402d28:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402d2c:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402d30:	4620      	mov	r0, r4
  402d32:	4629      	mov	r1, r5
  402d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d38:	f116 0f35 	cmn.w	r6, #53	; 0x35
  402d3c:	da15      	bge.n	402d6a <scalbn+0xb2>
  402d3e:	f24c 3350 	movw	r3, #50000	; 0xc350
  402d42:	429f      	cmp	r7, r3
  402d44:	4622      	mov	r2, r4
  402d46:	462b      	mov	r3, r5
  402d48:	dc1d      	bgt.n	402d86 <scalbn+0xce>
  402d4a:	a117      	add	r1, pc, #92	; (adr r1, 402da8 <scalbn+0xf0>)
  402d4c:	e9d1 0100 	ldrd	r0, r1, [r1]
  402d50:	f000 f834 	bl	402dbc <copysign>
  402d54:	a314      	add	r3, pc, #80	; (adr r3, 402da8 <scalbn+0xf0>)
  402d56:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d5a:	f000 f9ef 	bl	40313c <__aeabi_dmul>
  402d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d60:	4602      	mov	r2, r0
  402d62:	460b      	mov	r3, r1
  402d64:	f000 f838 	bl	402dd8 <__adddf3>
  402d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d6a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
  402d6e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
  402d72:	3636      	adds	r6, #54	; 0x36
  402d74:	ea43 5506 	orr.w	r5, r3, r6, lsl #20
  402d78:	4620      	mov	r0, r4
  402d7a:	4629      	mov	r1, r5
  402d7c:	2200      	movs	r2, #0
  402d7e:	4b0e      	ldr	r3, [pc, #56]	; (402db8 <scalbn+0x100>)
  402d80:	f000 f9dc 	bl	40313c <__aeabi_dmul>
  402d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d86:	a106      	add	r1, pc, #24	; (adr r1, 402da0 <scalbn+0xe8>)
  402d88:	e9d1 0100 	ldrd	r0, r1, [r1]
  402d8c:	f000 f816 	bl	402dbc <copysign>
  402d90:	a303      	add	r3, pc, #12	; (adr r3, 402da0 <scalbn+0xe8>)
  402d92:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d96:	f000 f9d1 	bl	40313c <__aeabi_dmul>
  402d9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402d9c:	f3af 8000 	nop.w
  402da0:	8800759c 	.word	0x8800759c
  402da4:	7e37e43c 	.word	0x7e37e43c
  402da8:	c2f8f359 	.word	0xc2f8f359
  402dac:	01a56e1f 	.word	0x01a56e1f
  402db0:	43500000 	.word	0x43500000
  402db4:	ffff3cb0 	.word	0xffff3cb0
  402db8:	3c900000 	.word	0x3c900000

00402dbc <copysign>:
  402dbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  402dc0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  402dc4:	ea43 0102 	orr.w	r1, r3, r2
  402dc8:	4770      	bx	lr
  402dca:	bf00      	nop

00402dcc <__aeabi_drsub>:
  402dcc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402dd0:	e002      	b.n	402dd8 <__adddf3>
  402dd2:	bf00      	nop

00402dd4 <__aeabi_dsub>:
  402dd4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402dd8 <__adddf3>:
  402dd8:	b530      	push	{r4, r5, lr}
  402dda:	ea4f 0441 	mov.w	r4, r1, lsl #1
  402dde:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402de2:	ea94 0f05 	teq	r4, r5
  402de6:	bf08      	it	eq
  402de8:	ea90 0f02 	teqeq	r0, r2
  402dec:	bf1f      	itttt	ne
  402dee:	ea54 0c00 	orrsne.w	ip, r4, r0
  402df2:	ea55 0c02 	orrsne.w	ip, r5, r2
  402df6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402dfa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402dfe:	f000 80e2 	beq.w	402fc6 <__adddf3+0x1ee>
  402e02:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402e06:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402e0a:	bfb8      	it	lt
  402e0c:	426d      	neglt	r5, r5
  402e0e:	dd0c      	ble.n	402e2a <__adddf3+0x52>
  402e10:	442c      	add	r4, r5
  402e12:	ea80 0202 	eor.w	r2, r0, r2
  402e16:	ea81 0303 	eor.w	r3, r1, r3
  402e1a:	ea82 0000 	eor.w	r0, r2, r0
  402e1e:	ea83 0101 	eor.w	r1, r3, r1
  402e22:	ea80 0202 	eor.w	r2, r0, r2
  402e26:	ea81 0303 	eor.w	r3, r1, r3
  402e2a:	2d36      	cmp	r5, #54	; 0x36
  402e2c:	bf88      	it	hi
  402e2e:	bd30      	pophi	{r4, r5, pc}
  402e30:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402e34:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402e38:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402e3c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402e40:	d002      	beq.n	402e48 <__adddf3+0x70>
  402e42:	4240      	negs	r0, r0
  402e44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402e48:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402e4c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402e50:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402e54:	d002      	beq.n	402e5c <__adddf3+0x84>
  402e56:	4252      	negs	r2, r2
  402e58:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402e5c:	ea94 0f05 	teq	r4, r5
  402e60:	f000 80a7 	beq.w	402fb2 <__adddf3+0x1da>
  402e64:	f1a4 0401 	sub.w	r4, r4, #1
  402e68:	f1d5 0e20 	rsbs	lr, r5, #32
  402e6c:	db0d      	blt.n	402e8a <__adddf3+0xb2>
  402e6e:	fa02 fc0e 	lsl.w	ip, r2, lr
  402e72:	fa22 f205 	lsr.w	r2, r2, r5
  402e76:	1880      	adds	r0, r0, r2
  402e78:	f141 0100 	adc.w	r1, r1, #0
  402e7c:	fa03 f20e 	lsl.w	r2, r3, lr
  402e80:	1880      	adds	r0, r0, r2
  402e82:	fa43 f305 	asr.w	r3, r3, r5
  402e86:	4159      	adcs	r1, r3
  402e88:	e00e      	b.n	402ea8 <__adddf3+0xd0>
  402e8a:	f1a5 0520 	sub.w	r5, r5, #32
  402e8e:	f10e 0e20 	add.w	lr, lr, #32
  402e92:	2a01      	cmp	r2, #1
  402e94:	fa03 fc0e 	lsl.w	ip, r3, lr
  402e98:	bf28      	it	cs
  402e9a:	f04c 0c02 	orrcs.w	ip, ip, #2
  402e9e:	fa43 f305 	asr.w	r3, r3, r5
  402ea2:	18c0      	adds	r0, r0, r3
  402ea4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402ea8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402eac:	d507      	bpl.n	402ebe <__adddf3+0xe6>
  402eae:	f04f 0e00 	mov.w	lr, #0
  402eb2:	f1dc 0c00 	rsbs	ip, ip, #0
  402eb6:	eb7e 0000 	sbcs.w	r0, lr, r0
  402eba:	eb6e 0101 	sbc.w	r1, lr, r1
  402ebe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402ec2:	d31b      	bcc.n	402efc <__adddf3+0x124>
  402ec4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402ec8:	d30c      	bcc.n	402ee4 <__adddf3+0x10c>
  402eca:	0849      	lsrs	r1, r1, #1
  402ecc:	ea5f 0030 	movs.w	r0, r0, rrx
  402ed0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402ed4:	f104 0401 	add.w	r4, r4, #1
  402ed8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402edc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402ee0:	f080 809a 	bcs.w	403018 <__adddf3+0x240>
  402ee4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402ee8:	bf08      	it	eq
  402eea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402eee:	f150 0000 	adcs.w	r0, r0, #0
  402ef2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402ef6:	ea41 0105 	orr.w	r1, r1, r5
  402efa:	bd30      	pop	{r4, r5, pc}
  402efc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402f00:	4140      	adcs	r0, r0
  402f02:	eb41 0101 	adc.w	r1, r1, r1
  402f06:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402f0a:	f1a4 0401 	sub.w	r4, r4, #1
  402f0e:	d1e9      	bne.n	402ee4 <__adddf3+0x10c>
  402f10:	f091 0f00 	teq	r1, #0
  402f14:	bf04      	itt	eq
  402f16:	4601      	moveq	r1, r0
  402f18:	2000      	moveq	r0, #0
  402f1a:	fab1 f381 	clz	r3, r1
  402f1e:	bf08      	it	eq
  402f20:	3320      	addeq	r3, #32
  402f22:	f1a3 030b 	sub.w	r3, r3, #11
  402f26:	f1b3 0220 	subs.w	r2, r3, #32
  402f2a:	da0c      	bge.n	402f46 <__adddf3+0x16e>
  402f2c:	320c      	adds	r2, #12
  402f2e:	dd08      	ble.n	402f42 <__adddf3+0x16a>
  402f30:	f102 0c14 	add.w	ip, r2, #20
  402f34:	f1c2 020c 	rsb	r2, r2, #12
  402f38:	fa01 f00c 	lsl.w	r0, r1, ip
  402f3c:	fa21 f102 	lsr.w	r1, r1, r2
  402f40:	e00c      	b.n	402f5c <__adddf3+0x184>
  402f42:	f102 0214 	add.w	r2, r2, #20
  402f46:	bfd8      	it	le
  402f48:	f1c2 0c20 	rsble	ip, r2, #32
  402f4c:	fa01 f102 	lsl.w	r1, r1, r2
  402f50:	fa20 fc0c 	lsr.w	ip, r0, ip
  402f54:	bfdc      	itt	le
  402f56:	ea41 010c 	orrle.w	r1, r1, ip
  402f5a:	4090      	lslle	r0, r2
  402f5c:	1ae4      	subs	r4, r4, r3
  402f5e:	bfa2      	ittt	ge
  402f60:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402f64:	4329      	orrge	r1, r5
  402f66:	bd30      	popge	{r4, r5, pc}
  402f68:	ea6f 0404 	mvn.w	r4, r4
  402f6c:	3c1f      	subs	r4, #31
  402f6e:	da1c      	bge.n	402faa <__adddf3+0x1d2>
  402f70:	340c      	adds	r4, #12
  402f72:	dc0e      	bgt.n	402f92 <__adddf3+0x1ba>
  402f74:	f104 0414 	add.w	r4, r4, #20
  402f78:	f1c4 0220 	rsb	r2, r4, #32
  402f7c:	fa20 f004 	lsr.w	r0, r0, r4
  402f80:	fa01 f302 	lsl.w	r3, r1, r2
  402f84:	ea40 0003 	orr.w	r0, r0, r3
  402f88:	fa21 f304 	lsr.w	r3, r1, r4
  402f8c:	ea45 0103 	orr.w	r1, r5, r3
  402f90:	bd30      	pop	{r4, r5, pc}
  402f92:	f1c4 040c 	rsb	r4, r4, #12
  402f96:	f1c4 0220 	rsb	r2, r4, #32
  402f9a:	fa20 f002 	lsr.w	r0, r0, r2
  402f9e:	fa01 f304 	lsl.w	r3, r1, r4
  402fa2:	ea40 0003 	orr.w	r0, r0, r3
  402fa6:	4629      	mov	r1, r5
  402fa8:	bd30      	pop	{r4, r5, pc}
  402faa:	fa21 f004 	lsr.w	r0, r1, r4
  402fae:	4629      	mov	r1, r5
  402fb0:	bd30      	pop	{r4, r5, pc}
  402fb2:	f094 0f00 	teq	r4, #0
  402fb6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402fba:	bf06      	itte	eq
  402fbc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402fc0:	3401      	addeq	r4, #1
  402fc2:	3d01      	subne	r5, #1
  402fc4:	e74e      	b.n	402e64 <__adddf3+0x8c>
  402fc6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402fca:	bf18      	it	ne
  402fcc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402fd0:	d029      	beq.n	403026 <__adddf3+0x24e>
  402fd2:	ea94 0f05 	teq	r4, r5
  402fd6:	bf08      	it	eq
  402fd8:	ea90 0f02 	teqeq	r0, r2
  402fdc:	d005      	beq.n	402fea <__adddf3+0x212>
  402fde:	ea54 0c00 	orrs.w	ip, r4, r0
  402fe2:	bf04      	itt	eq
  402fe4:	4619      	moveq	r1, r3
  402fe6:	4610      	moveq	r0, r2
  402fe8:	bd30      	pop	{r4, r5, pc}
  402fea:	ea91 0f03 	teq	r1, r3
  402fee:	bf1e      	ittt	ne
  402ff0:	2100      	movne	r1, #0
  402ff2:	2000      	movne	r0, #0
  402ff4:	bd30      	popne	{r4, r5, pc}
  402ff6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402ffa:	d105      	bne.n	403008 <__adddf3+0x230>
  402ffc:	0040      	lsls	r0, r0, #1
  402ffe:	4149      	adcs	r1, r1
  403000:	bf28      	it	cs
  403002:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403006:	bd30      	pop	{r4, r5, pc}
  403008:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40300c:	bf3c      	itt	cc
  40300e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403012:	bd30      	popcc	{r4, r5, pc}
  403014:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403018:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40301c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403020:	f04f 0000 	mov.w	r0, #0
  403024:	bd30      	pop	{r4, r5, pc}
  403026:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40302a:	bf1a      	itte	ne
  40302c:	4619      	movne	r1, r3
  40302e:	4610      	movne	r0, r2
  403030:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403034:	bf1c      	itt	ne
  403036:	460b      	movne	r3, r1
  403038:	4602      	movne	r2, r0
  40303a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40303e:	bf06      	itte	eq
  403040:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403044:	ea91 0f03 	teqeq	r1, r3
  403048:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40304c:	bd30      	pop	{r4, r5, pc}
  40304e:	bf00      	nop

00403050 <__aeabi_ui2d>:
  403050:	f090 0f00 	teq	r0, #0
  403054:	bf04      	itt	eq
  403056:	2100      	moveq	r1, #0
  403058:	4770      	bxeq	lr
  40305a:	b530      	push	{r4, r5, lr}
  40305c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403060:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403064:	f04f 0500 	mov.w	r5, #0
  403068:	f04f 0100 	mov.w	r1, #0
  40306c:	e750      	b.n	402f10 <__adddf3+0x138>
  40306e:	bf00      	nop

00403070 <__aeabi_i2d>:
  403070:	f090 0f00 	teq	r0, #0
  403074:	bf04      	itt	eq
  403076:	2100      	moveq	r1, #0
  403078:	4770      	bxeq	lr
  40307a:	b530      	push	{r4, r5, lr}
  40307c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403080:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403084:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403088:	bf48      	it	mi
  40308a:	4240      	negmi	r0, r0
  40308c:	f04f 0100 	mov.w	r1, #0
  403090:	e73e      	b.n	402f10 <__adddf3+0x138>
  403092:	bf00      	nop

00403094 <__aeabi_f2d>:
  403094:	0042      	lsls	r2, r0, #1
  403096:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40309a:	ea4f 0131 	mov.w	r1, r1, rrx
  40309e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4030a2:	bf1f      	itttt	ne
  4030a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4030a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4030ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4030b0:	4770      	bxne	lr
  4030b2:	f092 0f00 	teq	r2, #0
  4030b6:	bf14      	ite	ne
  4030b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4030bc:	4770      	bxeq	lr
  4030be:	b530      	push	{r4, r5, lr}
  4030c0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4030c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4030c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4030cc:	e720      	b.n	402f10 <__adddf3+0x138>
  4030ce:	bf00      	nop

004030d0 <__aeabi_ul2d>:
  4030d0:	ea50 0201 	orrs.w	r2, r0, r1
  4030d4:	bf08      	it	eq
  4030d6:	4770      	bxeq	lr
  4030d8:	b530      	push	{r4, r5, lr}
  4030da:	f04f 0500 	mov.w	r5, #0
  4030de:	e00a      	b.n	4030f6 <__aeabi_l2d+0x16>

004030e0 <__aeabi_l2d>:
  4030e0:	ea50 0201 	orrs.w	r2, r0, r1
  4030e4:	bf08      	it	eq
  4030e6:	4770      	bxeq	lr
  4030e8:	b530      	push	{r4, r5, lr}
  4030ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4030ee:	d502      	bpl.n	4030f6 <__aeabi_l2d+0x16>
  4030f0:	4240      	negs	r0, r0
  4030f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4030f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4030fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4030fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403102:	f43f aedc 	beq.w	402ebe <__adddf3+0xe6>
  403106:	f04f 0203 	mov.w	r2, #3
  40310a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40310e:	bf18      	it	ne
  403110:	3203      	addne	r2, #3
  403112:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403116:	bf18      	it	ne
  403118:	3203      	addne	r2, #3
  40311a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40311e:	f1c2 0320 	rsb	r3, r2, #32
  403122:	fa00 fc03 	lsl.w	ip, r0, r3
  403126:	fa20 f002 	lsr.w	r0, r0, r2
  40312a:	fa01 fe03 	lsl.w	lr, r1, r3
  40312e:	ea40 000e 	orr.w	r0, r0, lr
  403132:	fa21 f102 	lsr.w	r1, r1, r2
  403136:	4414      	add	r4, r2
  403138:	e6c1      	b.n	402ebe <__adddf3+0xe6>
  40313a:	bf00      	nop

0040313c <__aeabi_dmul>:
  40313c:	b570      	push	{r4, r5, r6, lr}
  40313e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403142:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403146:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40314a:	bf1d      	ittte	ne
  40314c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403150:	ea94 0f0c 	teqne	r4, ip
  403154:	ea95 0f0c 	teqne	r5, ip
  403158:	f000 f8de 	bleq	403318 <__aeabi_dmul+0x1dc>
  40315c:	442c      	add	r4, r5
  40315e:	ea81 0603 	eor.w	r6, r1, r3
  403162:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403166:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40316a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40316e:	bf18      	it	ne
  403170:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403174:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403178:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40317c:	d038      	beq.n	4031f0 <__aeabi_dmul+0xb4>
  40317e:	fba0 ce02 	umull	ip, lr, r0, r2
  403182:	f04f 0500 	mov.w	r5, #0
  403186:	fbe1 e502 	umlal	lr, r5, r1, r2
  40318a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40318e:	fbe0 e503 	umlal	lr, r5, r0, r3
  403192:	f04f 0600 	mov.w	r6, #0
  403196:	fbe1 5603 	umlal	r5, r6, r1, r3
  40319a:	f09c 0f00 	teq	ip, #0
  40319e:	bf18      	it	ne
  4031a0:	f04e 0e01 	orrne.w	lr, lr, #1
  4031a4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4031a8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4031ac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4031b0:	d204      	bcs.n	4031bc <__aeabi_dmul+0x80>
  4031b2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4031b6:	416d      	adcs	r5, r5
  4031b8:	eb46 0606 	adc.w	r6, r6, r6
  4031bc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4031c0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4031c4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4031c8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4031cc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4031d0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4031d4:	bf88      	it	hi
  4031d6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4031da:	d81e      	bhi.n	40321a <__aeabi_dmul+0xde>
  4031dc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4031e0:	bf08      	it	eq
  4031e2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4031e6:	f150 0000 	adcs.w	r0, r0, #0
  4031ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4031ee:	bd70      	pop	{r4, r5, r6, pc}
  4031f0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4031f4:	ea46 0101 	orr.w	r1, r6, r1
  4031f8:	ea40 0002 	orr.w	r0, r0, r2
  4031fc:	ea81 0103 	eor.w	r1, r1, r3
  403200:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403204:	bfc2      	ittt	gt
  403206:	ebd4 050c 	rsbsgt	r5, r4, ip
  40320a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40320e:	bd70      	popgt	{r4, r5, r6, pc}
  403210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403214:	f04f 0e00 	mov.w	lr, #0
  403218:	3c01      	subs	r4, #1
  40321a:	f300 80ab 	bgt.w	403374 <__aeabi_dmul+0x238>
  40321e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403222:	bfde      	ittt	le
  403224:	2000      	movle	r0, #0
  403226:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40322a:	bd70      	pople	{r4, r5, r6, pc}
  40322c:	f1c4 0400 	rsb	r4, r4, #0
  403230:	3c20      	subs	r4, #32
  403232:	da35      	bge.n	4032a0 <__aeabi_dmul+0x164>
  403234:	340c      	adds	r4, #12
  403236:	dc1b      	bgt.n	403270 <__aeabi_dmul+0x134>
  403238:	f104 0414 	add.w	r4, r4, #20
  40323c:	f1c4 0520 	rsb	r5, r4, #32
  403240:	fa00 f305 	lsl.w	r3, r0, r5
  403244:	fa20 f004 	lsr.w	r0, r0, r4
  403248:	fa01 f205 	lsl.w	r2, r1, r5
  40324c:	ea40 0002 	orr.w	r0, r0, r2
  403250:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403254:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403258:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40325c:	fa21 f604 	lsr.w	r6, r1, r4
  403260:	eb42 0106 	adc.w	r1, r2, r6
  403264:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403268:	bf08      	it	eq
  40326a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40326e:	bd70      	pop	{r4, r5, r6, pc}
  403270:	f1c4 040c 	rsb	r4, r4, #12
  403274:	f1c4 0520 	rsb	r5, r4, #32
  403278:	fa00 f304 	lsl.w	r3, r0, r4
  40327c:	fa20 f005 	lsr.w	r0, r0, r5
  403280:	fa01 f204 	lsl.w	r2, r1, r4
  403284:	ea40 0002 	orr.w	r0, r0, r2
  403288:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40328c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403290:	f141 0100 	adc.w	r1, r1, #0
  403294:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403298:	bf08      	it	eq
  40329a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40329e:	bd70      	pop	{r4, r5, r6, pc}
  4032a0:	f1c4 0520 	rsb	r5, r4, #32
  4032a4:	fa00 f205 	lsl.w	r2, r0, r5
  4032a8:	ea4e 0e02 	orr.w	lr, lr, r2
  4032ac:	fa20 f304 	lsr.w	r3, r0, r4
  4032b0:	fa01 f205 	lsl.w	r2, r1, r5
  4032b4:	ea43 0302 	orr.w	r3, r3, r2
  4032b8:	fa21 f004 	lsr.w	r0, r1, r4
  4032bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4032c0:	fa21 f204 	lsr.w	r2, r1, r4
  4032c4:	ea20 0002 	bic.w	r0, r0, r2
  4032c8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4032cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4032d0:	bf08      	it	eq
  4032d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4032d6:	bd70      	pop	{r4, r5, r6, pc}
  4032d8:	f094 0f00 	teq	r4, #0
  4032dc:	d10f      	bne.n	4032fe <__aeabi_dmul+0x1c2>
  4032de:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4032e2:	0040      	lsls	r0, r0, #1
  4032e4:	eb41 0101 	adc.w	r1, r1, r1
  4032e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4032ec:	bf08      	it	eq
  4032ee:	3c01      	subeq	r4, #1
  4032f0:	d0f7      	beq.n	4032e2 <__aeabi_dmul+0x1a6>
  4032f2:	ea41 0106 	orr.w	r1, r1, r6
  4032f6:	f095 0f00 	teq	r5, #0
  4032fa:	bf18      	it	ne
  4032fc:	4770      	bxne	lr
  4032fe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403302:	0052      	lsls	r2, r2, #1
  403304:	eb43 0303 	adc.w	r3, r3, r3
  403308:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40330c:	bf08      	it	eq
  40330e:	3d01      	subeq	r5, #1
  403310:	d0f7      	beq.n	403302 <__aeabi_dmul+0x1c6>
  403312:	ea43 0306 	orr.w	r3, r3, r6
  403316:	4770      	bx	lr
  403318:	ea94 0f0c 	teq	r4, ip
  40331c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403320:	bf18      	it	ne
  403322:	ea95 0f0c 	teqne	r5, ip
  403326:	d00c      	beq.n	403342 <__aeabi_dmul+0x206>
  403328:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40332c:	bf18      	it	ne
  40332e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403332:	d1d1      	bne.n	4032d8 <__aeabi_dmul+0x19c>
  403334:	ea81 0103 	eor.w	r1, r1, r3
  403338:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40333c:	f04f 0000 	mov.w	r0, #0
  403340:	bd70      	pop	{r4, r5, r6, pc}
  403342:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403346:	bf06      	itte	eq
  403348:	4610      	moveq	r0, r2
  40334a:	4619      	moveq	r1, r3
  40334c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403350:	d019      	beq.n	403386 <__aeabi_dmul+0x24a>
  403352:	ea94 0f0c 	teq	r4, ip
  403356:	d102      	bne.n	40335e <__aeabi_dmul+0x222>
  403358:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40335c:	d113      	bne.n	403386 <__aeabi_dmul+0x24a>
  40335e:	ea95 0f0c 	teq	r5, ip
  403362:	d105      	bne.n	403370 <__aeabi_dmul+0x234>
  403364:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403368:	bf1c      	itt	ne
  40336a:	4610      	movne	r0, r2
  40336c:	4619      	movne	r1, r3
  40336e:	d10a      	bne.n	403386 <__aeabi_dmul+0x24a>
  403370:	ea81 0103 	eor.w	r1, r1, r3
  403374:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403378:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40337c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403380:	f04f 0000 	mov.w	r0, #0
  403384:	bd70      	pop	{r4, r5, r6, pc}
  403386:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40338a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40338e:	bd70      	pop	{r4, r5, r6, pc}

00403390 <__aeabi_ddiv>:
  403390:	b570      	push	{r4, r5, r6, lr}
  403392:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403396:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40339a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40339e:	bf1d      	ittte	ne
  4033a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4033a4:	ea94 0f0c 	teqne	r4, ip
  4033a8:	ea95 0f0c 	teqne	r5, ip
  4033ac:	f000 f8a7 	bleq	4034fe <__aeabi_ddiv+0x16e>
  4033b0:	eba4 0405 	sub.w	r4, r4, r5
  4033b4:	ea81 0e03 	eor.w	lr, r1, r3
  4033b8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4033bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4033c0:	f000 8088 	beq.w	4034d4 <__aeabi_ddiv+0x144>
  4033c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4033c8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4033cc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4033d0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4033d4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4033d8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4033dc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4033e0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4033e4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4033e8:	429d      	cmp	r5, r3
  4033ea:	bf08      	it	eq
  4033ec:	4296      	cmpeq	r6, r2
  4033ee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4033f2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4033f6:	d202      	bcs.n	4033fe <__aeabi_ddiv+0x6e>
  4033f8:	085b      	lsrs	r3, r3, #1
  4033fa:	ea4f 0232 	mov.w	r2, r2, rrx
  4033fe:	1ab6      	subs	r6, r6, r2
  403400:	eb65 0503 	sbc.w	r5, r5, r3
  403404:	085b      	lsrs	r3, r3, #1
  403406:	ea4f 0232 	mov.w	r2, r2, rrx
  40340a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40340e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403412:	ebb6 0e02 	subs.w	lr, r6, r2
  403416:	eb75 0e03 	sbcs.w	lr, r5, r3
  40341a:	bf22      	ittt	cs
  40341c:	1ab6      	subcs	r6, r6, r2
  40341e:	4675      	movcs	r5, lr
  403420:	ea40 000c 	orrcs.w	r0, r0, ip
  403424:	085b      	lsrs	r3, r3, #1
  403426:	ea4f 0232 	mov.w	r2, r2, rrx
  40342a:	ebb6 0e02 	subs.w	lr, r6, r2
  40342e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403432:	bf22      	ittt	cs
  403434:	1ab6      	subcs	r6, r6, r2
  403436:	4675      	movcs	r5, lr
  403438:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40343c:	085b      	lsrs	r3, r3, #1
  40343e:	ea4f 0232 	mov.w	r2, r2, rrx
  403442:	ebb6 0e02 	subs.w	lr, r6, r2
  403446:	eb75 0e03 	sbcs.w	lr, r5, r3
  40344a:	bf22      	ittt	cs
  40344c:	1ab6      	subcs	r6, r6, r2
  40344e:	4675      	movcs	r5, lr
  403450:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403454:	085b      	lsrs	r3, r3, #1
  403456:	ea4f 0232 	mov.w	r2, r2, rrx
  40345a:	ebb6 0e02 	subs.w	lr, r6, r2
  40345e:	eb75 0e03 	sbcs.w	lr, r5, r3
  403462:	bf22      	ittt	cs
  403464:	1ab6      	subcs	r6, r6, r2
  403466:	4675      	movcs	r5, lr
  403468:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40346c:	ea55 0e06 	orrs.w	lr, r5, r6
  403470:	d018      	beq.n	4034a4 <__aeabi_ddiv+0x114>
  403472:	ea4f 1505 	mov.w	r5, r5, lsl #4
  403476:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40347a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40347e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403482:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  403486:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40348a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40348e:	d1c0      	bne.n	403412 <__aeabi_ddiv+0x82>
  403490:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403494:	d10b      	bne.n	4034ae <__aeabi_ddiv+0x11e>
  403496:	ea41 0100 	orr.w	r1, r1, r0
  40349a:	f04f 0000 	mov.w	r0, #0
  40349e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4034a2:	e7b6      	b.n	403412 <__aeabi_ddiv+0x82>
  4034a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4034a8:	bf04      	itt	eq
  4034aa:	4301      	orreq	r1, r0
  4034ac:	2000      	moveq	r0, #0
  4034ae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4034b2:	bf88      	it	hi
  4034b4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4034b8:	f63f aeaf 	bhi.w	40321a <__aeabi_dmul+0xde>
  4034bc:	ebb5 0c03 	subs.w	ip, r5, r3
  4034c0:	bf04      	itt	eq
  4034c2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4034c6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4034ca:	f150 0000 	adcs.w	r0, r0, #0
  4034ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4034d2:	bd70      	pop	{r4, r5, r6, pc}
  4034d4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4034d8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4034dc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4034e0:	bfc2      	ittt	gt
  4034e2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4034e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4034ea:	bd70      	popgt	{r4, r5, r6, pc}
  4034ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4034f0:	f04f 0e00 	mov.w	lr, #0
  4034f4:	3c01      	subs	r4, #1
  4034f6:	e690      	b.n	40321a <__aeabi_dmul+0xde>
  4034f8:	ea45 0e06 	orr.w	lr, r5, r6
  4034fc:	e68d      	b.n	40321a <__aeabi_dmul+0xde>
  4034fe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403502:	ea94 0f0c 	teq	r4, ip
  403506:	bf08      	it	eq
  403508:	ea95 0f0c 	teqeq	r5, ip
  40350c:	f43f af3b 	beq.w	403386 <__aeabi_dmul+0x24a>
  403510:	ea94 0f0c 	teq	r4, ip
  403514:	d10a      	bne.n	40352c <__aeabi_ddiv+0x19c>
  403516:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40351a:	f47f af34 	bne.w	403386 <__aeabi_dmul+0x24a>
  40351e:	ea95 0f0c 	teq	r5, ip
  403522:	f47f af25 	bne.w	403370 <__aeabi_dmul+0x234>
  403526:	4610      	mov	r0, r2
  403528:	4619      	mov	r1, r3
  40352a:	e72c      	b.n	403386 <__aeabi_dmul+0x24a>
  40352c:	ea95 0f0c 	teq	r5, ip
  403530:	d106      	bne.n	403540 <__aeabi_ddiv+0x1b0>
  403532:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403536:	f43f aefd 	beq.w	403334 <__aeabi_dmul+0x1f8>
  40353a:	4610      	mov	r0, r2
  40353c:	4619      	mov	r1, r3
  40353e:	e722      	b.n	403386 <__aeabi_dmul+0x24a>
  403540:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403544:	bf18      	it	ne
  403546:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40354a:	f47f aec5 	bne.w	4032d8 <__aeabi_dmul+0x19c>
  40354e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403552:	f47f af0d 	bne.w	403370 <__aeabi_dmul+0x234>
  403556:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40355a:	f47f aeeb 	bne.w	403334 <__aeabi_dmul+0x1f8>
  40355e:	e712      	b.n	403386 <__aeabi_dmul+0x24a>

00403560 <__gedf2>:
  403560:	f04f 3cff 	mov.w	ip, #4294967295
  403564:	e006      	b.n	403574 <__cmpdf2+0x4>
  403566:	bf00      	nop

00403568 <__ledf2>:
  403568:	f04f 0c01 	mov.w	ip, #1
  40356c:	e002      	b.n	403574 <__cmpdf2+0x4>
  40356e:	bf00      	nop

00403570 <__cmpdf2>:
  403570:	f04f 0c01 	mov.w	ip, #1
  403574:	f84d cd04 	str.w	ip, [sp, #-4]!
  403578:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40357c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403580:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403584:	bf18      	it	ne
  403586:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40358a:	d01b      	beq.n	4035c4 <__cmpdf2+0x54>
  40358c:	b001      	add	sp, #4
  40358e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  403592:	bf0c      	ite	eq
  403594:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403598:	ea91 0f03 	teqne	r1, r3
  40359c:	bf02      	ittt	eq
  40359e:	ea90 0f02 	teqeq	r0, r2
  4035a2:	2000      	moveq	r0, #0
  4035a4:	4770      	bxeq	lr
  4035a6:	f110 0f00 	cmn.w	r0, #0
  4035aa:	ea91 0f03 	teq	r1, r3
  4035ae:	bf58      	it	pl
  4035b0:	4299      	cmppl	r1, r3
  4035b2:	bf08      	it	eq
  4035b4:	4290      	cmpeq	r0, r2
  4035b6:	bf2c      	ite	cs
  4035b8:	17d8      	asrcs	r0, r3, #31
  4035ba:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4035be:	f040 0001 	orr.w	r0, r0, #1
  4035c2:	4770      	bx	lr
  4035c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4035c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4035cc:	d102      	bne.n	4035d4 <__cmpdf2+0x64>
  4035ce:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4035d2:	d107      	bne.n	4035e4 <__cmpdf2+0x74>
  4035d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4035d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4035dc:	d1d6      	bne.n	40358c <__cmpdf2+0x1c>
  4035de:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4035e2:	d0d3      	beq.n	40358c <__cmpdf2+0x1c>
  4035e4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4035e8:	4770      	bx	lr
  4035ea:	bf00      	nop

004035ec <__aeabi_cdrcmple>:
  4035ec:	4684      	mov	ip, r0
  4035ee:	4610      	mov	r0, r2
  4035f0:	4662      	mov	r2, ip
  4035f2:	468c      	mov	ip, r1
  4035f4:	4619      	mov	r1, r3
  4035f6:	4663      	mov	r3, ip
  4035f8:	e000      	b.n	4035fc <__aeabi_cdcmpeq>
  4035fa:	bf00      	nop

004035fc <__aeabi_cdcmpeq>:
  4035fc:	b501      	push	{r0, lr}
  4035fe:	f7ff ffb7 	bl	403570 <__cmpdf2>
  403602:	2800      	cmp	r0, #0
  403604:	bf48      	it	mi
  403606:	f110 0f00 	cmnmi.w	r0, #0
  40360a:	bd01      	pop	{r0, pc}

0040360c <__aeabi_dcmpeq>:
  40360c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403610:	f7ff fff4 	bl	4035fc <__aeabi_cdcmpeq>
  403614:	bf0c      	ite	eq
  403616:	2001      	moveq	r0, #1
  403618:	2000      	movne	r0, #0
  40361a:	f85d fb08 	ldr.w	pc, [sp], #8
  40361e:	bf00      	nop

00403620 <__aeabi_dcmplt>:
  403620:	f84d ed08 	str.w	lr, [sp, #-8]!
  403624:	f7ff ffea 	bl	4035fc <__aeabi_cdcmpeq>
  403628:	bf34      	ite	cc
  40362a:	2001      	movcc	r0, #1
  40362c:	2000      	movcs	r0, #0
  40362e:	f85d fb08 	ldr.w	pc, [sp], #8
  403632:	bf00      	nop

00403634 <__aeabi_dcmple>:
  403634:	f84d ed08 	str.w	lr, [sp, #-8]!
  403638:	f7ff ffe0 	bl	4035fc <__aeabi_cdcmpeq>
  40363c:	bf94      	ite	ls
  40363e:	2001      	movls	r0, #1
  403640:	2000      	movhi	r0, #0
  403642:	f85d fb08 	ldr.w	pc, [sp], #8
  403646:	bf00      	nop

00403648 <__aeabi_dcmpge>:
  403648:	f84d ed08 	str.w	lr, [sp, #-8]!
  40364c:	f7ff ffce 	bl	4035ec <__aeabi_cdrcmple>
  403650:	bf94      	ite	ls
  403652:	2001      	movls	r0, #1
  403654:	2000      	movhi	r0, #0
  403656:	f85d fb08 	ldr.w	pc, [sp], #8
  40365a:	bf00      	nop

0040365c <__aeabi_dcmpgt>:
  40365c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403660:	f7ff ffc4 	bl	4035ec <__aeabi_cdrcmple>
  403664:	bf34      	ite	cc
  403666:	2001      	movcc	r0, #1
  403668:	2000      	movcs	r0, #0
  40366a:	f85d fb08 	ldr.w	pc, [sp], #8
  40366e:	bf00      	nop

00403670 <__aeabi_d2iz>:
  403670:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403674:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403678:	d215      	bcs.n	4036a6 <__aeabi_d2iz+0x36>
  40367a:	d511      	bpl.n	4036a0 <__aeabi_d2iz+0x30>
  40367c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403680:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403684:	d912      	bls.n	4036ac <__aeabi_d2iz+0x3c>
  403686:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40368a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40368e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403692:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403696:	fa23 f002 	lsr.w	r0, r3, r2
  40369a:	bf18      	it	ne
  40369c:	4240      	negne	r0, r0
  40369e:	4770      	bx	lr
  4036a0:	f04f 0000 	mov.w	r0, #0
  4036a4:	4770      	bx	lr
  4036a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4036aa:	d105      	bne.n	4036b8 <__aeabi_d2iz+0x48>
  4036ac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4036b0:	bf08      	it	eq
  4036b2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4036b6:	4770      	bx	lr
  4036b8:	f04f 0000 	mov.w	r0, #0
  4036bc:	4770      	bx	lr
  4036be:	bf00      	nop

004036c0 <__libc_init_array>:
  4036c0:	b570      	push	{r4, r5, r6, lr}
  4036c2:	4e0f      	ldr	r6, [pc, #60]	; (403700 <__libc_init_array+0x40>)
  4036c4:	4d0f      	ldr	r5, [pc, #60]	; (403704 <__libc_init_array+0x44>)
  4036c6:	1b76      	subs	r6, r6, r5
  4036c8:	10b6      	asrs	r6, r6, #2
  4036ca:	bf18      	it	ne
  4036cc:	2400      	movne	r4, #0
  4036ce:	d005      	beq.n	4036dc <__libc_init_array+0x1c>
  4036d0:	3401      	adds	r4, #1
  4036d2:	f855 3b04 	ldr.w	r3, [r5], #4
  4036d6:	4798      	blx	r3
  4036d8:	42a6      	cmp	r6, r4
  4036da:	d1f9      	bne.n	4036d0 <__libc_init_array+0x10>
  4036dc:	4e0a      	ldr	r6, [pc, #40]	; (403708 <__libc_init_array+0x48>)
  4036de:	4d0b      	ldr	r5, [pc, #44]	; (40370c <__libc_init_array+0x4c>)
  4036e0:	1b76      	subs	r6, r6, r5
  4036e2:	f000 fd69 	bl	4041b8 <_init>
  4036e6:	10b6      	asrs	r6, r6, #2
  4036e8:	bf18      	it	ne
  4036ea:	2400      	movne	r4, #0
  4036ec:	d006      	beq.n	4036fc <__libc_init_array+0x3c>
  4036ee:	3401      	adds	r4, #1
  4036f0:	f855 3b04 	ldr.w	r3, [r5], #4
  4036f4:	4798      	blx	r3
  4036f6:	42a6      	cmp	r6, r4
  4036f8:	d1f9      	bne.n	4036ee <__libc_init_array+0x2e>
  4036fa:	bd70      	pop	{r4, r5, r6, pc}
  4036fc:	bd70      	pop	{r4, r5, r6, pc}
  4036fe:	bf00      	nop
  403700:	004041c4 	.word	0x004041c4
  403704:	004041c4 	.word	0x004041c4
  403708:	004041cc 	.word	0x004041cc
  40370c:	004041c4 	.word	0x004041c4

00403710 <register_fini>:
  403710:	4b02      	ldr	r3, [pc, #8]	; (40371c <register_fini+0xc>)
  403712:	b113      	cbz	r3, 40371a <register_fini+0xa>
  403714:	4802      	ldr	r0, [pc, #8]	; (403720 <register_fini+0x10>)
  403716:	f000 b805 	b.w	403724 <atexit>
  40371a:	4770      	bx	lr
  40371c:	00000000 	.word	0x00000000
  403720:	00403731 	.word	0x00403731

00403724 <atexit>:
  403724:	4601      	mov	r1, r0
  403726:	2000      	movs	r0, #0
  403728:	4602      	mov	r2, r0
  40372a:	4603      	mov	r3, r0
  40372c:	f000 b816 	b.w	40375c <__register_exitproc>

00403730 <__libc_fini_array>:
  403730:	b538      	push	{r3, r4, r5, lr}
  403732:	4b08      	ldr	r3, [pc, #32]	; (403754 <__libc_fini_array+0x24>)
  403734:	4d08      	ldr	r5, [pc, #32]	; (403758 <__libc_fini_array+0x28>)
  403736:	1aed      	subs	r5, r5, r3
  403738:	10ac      	asrs	r4, r5, #2
  40373a:	bf18      	it	ne
  40373c:	18ed      	addne	r5, r5, r3
  40373e:	d005      	beq.n	40374c <__libc_fini_array+0x1c>
  403740:	3c01      	subs	r4, #1
  403742:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403746:	4798      	blx	r3
  403748:	2c00      	cmp	r4, #0
  40374a:	d1f9      	bne.n	403740 <__libc_fini_array+0x10>
  40374c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403750:	f000 bd3c 	b.w	4041cc <_fini>
  403754:	004041d8 	.word	0x004041d8
  403758:	004041dc 	.word	0x004041dc

0040375c <__register_exitproc>:
  40375c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403760:	4c25      	ldr	r4, [pc, #148]	; (4037f8 <__register_exitproc+0x9c>)
  403762:	6825      	ldr	r5, [r4, #0]
  403764:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403768:	4606      	mov	r6, r0
  40376a:	4688      	mov	r8, r1
  40376c:	4692      	mov	sl, r2
  40376e:	4699      	mov	r9, r3
  403770:	b3cc      	cbz	r4, 4037e6 <__register_exitproc+0x8a>
  403772:	6860      	ldr	r0, [r4, #4]
  403774:	281f      	cmp	r0, #31
  403776:	dc18      	bgt.n	4037aa <__register_exitproc+0x4e>
  403778:	1c43      	adds	r3, r0, #1
  40377a:	b17e      	cbz	r6, 40379c <__register_exitproc+0x40>
  40377c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403780:	2101      	movs	r1, #1
  403782:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403786:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40378a:	fa01 f200 	lsl.w	r2, r1, r0
  40378e:	4317      	orrs	r7, r2
  403790:	2e02      	cmp	r6, #2
  403792:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403796:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40379a:	d01e      	beq.n	4037da <__register_exitproc+0x7e>
  40379c:	3002      	adds	r0, #2
  40379e:	6063      	str	r3, [r4, #4]
  4037a0:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4037a4:	2000      	movs	r0, #0
  4037a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037aa:	4b14      	ldr	r3, [pc, #80]	; (4037fc <__register_exitproc+0xa0>)
  4037ac:	b303      	cbz	r3, 4037f0 <__register_exitproc+0x94>
  4037ae:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4037b2:	f3af 8000 	nop.w
  4037b6:	4604      	mov	r4, r0
  4037b8:	b1d0      	cbz	r0, 4037f0 <__register_exitproc+0x94>
  4037ba:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4037be:	2700      	movs	r7, #0
  4037c0:	e880 0088 	stmia.w	r0, {r3, r7}
  4037c4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4037c8:	4638      	mov	r0, r7
  4037ca:	2301      	movs	r3, #1
  4037cc:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4037d0:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4037d4:	2e00      	cmp	r6, #0
  4037d6:	d0e1      	beq.n	40379c <__register_exitproc+0x40>
  4037d8:	e7d0      	b.n	40377c <__register_exitproc+0x20>
  4037da:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4037de:	430a      	orrs	r2, r1
  4037e0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4037e4:	e7da      	b.n	40379c <__register_exitproc+0x40>
  4037e6:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4037ea:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4037ee:	e7c0      	b.n	403772 <__register_exitproc+0x16>
  4037f0:	f04f 30ff 	mov.w	r0, #4294967295
  4037f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037f8:	004041b4 	.word	0x004041b4
  4037fc:	00000000 	.word	0x00000000

00403800 <p_uc_charset10x14>:
	...
  40381c:	ccffccff 00000000 00000000 00000000     ................
  40382c:	00f000f0 00000000 00f000f0 00000000     ................
  40383c:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  40384c:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  40385c:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  40386c:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  40387c:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  40388c:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  4038a4:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  4038b4:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  4038c4:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  4038d4:	c0078003 600ce00e 00030003 00030003     .......`........
  4038e4:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  4038f4:	7000f800 00000000 00000000 00000000     ...p............
  403904:	00030003 00030003 00030003 00030003     ................
  403914:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  40392c:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  40393c:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  40394c:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  40395c:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  40396c:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  40397c:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  40398c:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  40399c:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  4039ac:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  4039bc:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  4039cc:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  4039dc:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  4039ec:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  4039fc:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  403a0c:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  403a1c:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  403a2c:	00000000 00030000 c00f8007 7038e01c     ..............8p
  403a3c:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  403a4c:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  403a5c:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  403a6c:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  403a7c:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  403a8c:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  403a9c:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  403aac:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  403abc:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  403acc:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  403adc:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  403aec:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  403afc:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  403b0c:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  403b1c:	f033f873 fcfffcff 00030003 00030003     s.3.............
  403b2c:	00030003 fcfffcff 00000000 0cc00cc0     ................
  403b3c:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  403b4c:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  403b5c:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  403b6c:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  403b7c:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  403b8c:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  403b9c:	000e001c 80030007 e000c001 fcfffcff     ................
  403bac:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  403bbc:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  403bcc:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  403bdc:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  403bec:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  403bfc:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  403c0c:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  403c1c:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  403c2c:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  403c3c:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  403c4c:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  403c5c:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  403c6c:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  403c7c:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  403c8c:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  403c9c:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  403cac:	00000000 00300030 000c000c 00030003     ....0.0.........
  403cbc:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  403ccc:	fcff0cc0 0000fcff 00000000 001c000c     ................
  403cdc:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  403cec:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  403cfc:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  403d0c:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  403d1c:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  403d2c:	0c030c03 0c030c03 9c030c03 f000f801     ................
  403d3c:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  403d4c:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  403d5c:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  403d6c:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  403d7c:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  403d8c:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  403d9c:	f007f80f fcfffcff 00030003 00030003     ................
  403dac:	fc018003 0000fc00 00000000 00000000     ................
  403dbc:	fc1bfc1b 00000000 00000000 30000000     ...............0
  403dcc:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  403ddc:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  403dec:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  403dfc:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  403e0c:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  403e1c:	00070003 000c000e 000e000c fc03fc07     ................
  403e2c:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  403e3c:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  403e4c:	c00fc00c 00038007 80070003 c00cc00f     ................
  403e5c:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  403e6c:	00078003 000c000e 000e000c 00030007     ................
  403e7c:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  403e8c:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  403e9c:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  403eac:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  403ebc:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  403ecc:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  403edc:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  403eec:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  403efc:	f001f801 00078003 000c000e 1c0c0c0c     ................
  403f0c:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  403f1c:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  403f2c:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  403f3c:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  403f4c:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  403f5c:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  403f6c:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  403f7c:	fcfffcff 69736552 6eea7473 20616963     ....Resist.ncia 
  403f8c:	e1766e69 6164696c 00000000 72646f52     inv.lida....Rodr
  403f9c:	206f6769 302e3331 37333534 0000372d     igo 13.04537-7..
  403fac:	63697245 20202020 302e3331 33303731     Eric    13.01703
  403fbc:	0000392d 61696854 20206f67 302e3231     -9..Thiago  12.0
  403fcc:	37383233 0000352d                       3287-5..

00403fd4 <npio2_hw>:
  403fd4:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  403fe4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  403ff4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  404004:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  404014:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  404024:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  404034:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  404044:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00404054 <two_over_pi>:
  404054:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  404064:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  404074:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  404084:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  404094:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  4040a4:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  4040b4:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  4040c4:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  4040d4:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  4040e4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  4040f4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  404104:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  404114:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  404124:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  404134:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  404144:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  404154:	0060e27b 00c08c6b                       {.`.k...

0040415c <init_jk>:
  40415c:	00000002 00000003 00000004 00000006     ................
  40416c:	00000000                                ....

00404170 <PIo2>:
  404170:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  404180:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  404190:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  4041a0:	80000000 36e38222 00000000 3569f31d     ...."..6......i5
  4041b0:	00000043                                C...

004041b4 <_global_impure_ptr>:
  4041b4:	20000018                                ... 

004041b8 <_init>:
  4041b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4041ba:	bf00      	nop
  4041bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4041be:	bc08      	pop	{r3}
  4041c0:	469e      	mov	lr, r3
  4041c2:	4770      	bx	lr

004041c4 <__init_array_start>:
  4041c4:	00403711 	.word	0x00403711

004041c8 <__frame_dummy_init_array_entry>:
  4041c8:	004000f1                                ..@.

004041cc <_fini>:
  4041cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4041ce:	bf00      	nop
  4041d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4041d2:	bc08      	pop	{r3}
  4041d4:	469e      	mov	lr, r3
  4041d6:	4770      	bx	lr

004041d8 <__fini_array_start>:
  4041d8:	004000cd 	.word	0x004000cd
