[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/projectname_2.12-1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelFormal$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelFormal$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelVhdl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelVhdl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevel$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevel$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelFormal$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelFormal$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelFormal.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelFormal.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelVhdl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelVhdl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelVerilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelVerilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelVhdl$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelVhdl$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevel$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevel$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelSim$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelSim$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelVerilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelVerilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelFormal$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelFormal$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevelVerilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevelVerilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	projectname/MyTopLevel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/fluctlight/spinalhdl/MySpinalProject/target/scala-2.12/classes/projectname/MyTopLevel.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
