
*** Running vivado
    with args -log bubble_logic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bubble_logic.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bubble_logic.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/College/Masters/Winter_2019-20/ECEC661/HW4/ip_repo/bubble_sort_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top bubble_logic -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 700 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 592.723 ; gain = 187.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bubble_logic' [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:34]
	Parameter N bound to: 32 - type: integer 
	Parameter P bound to: 5 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd:15' bound to instance 'U2' of component 'pe' [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:64]
INFO: [Synth 8-638] synthesizing module 'pe' [D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd:27]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pe' (1#1) [D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd:27]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd:15' bound to instance 'U4' of component 'pe' [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd:15' bound to instance 'U3' of component 'pe' [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:71]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd:15' bound to instance 'U4' of component 'pe' [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:78]
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pe' declared at 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/pe/pe.srcs/sources_1/new/pe.vhd:15' bound to instance 'U6' of component 'pe' [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element upload_reg was removed.  [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'bubble_logic' (2#1) [D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.srcs/sources_1/new/bubble_logic.vhd:34]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 657.055 ; gain = 251.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 657.055 ; gain = 251.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 657.055 ; gain = 251.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-802] inferred FSM for state register 'n_s_reg' in module 'pe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               10
*
                    left |                               01 |                               00
                   right |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'n_s_reg' using encoding 'sequential' in module 'pe'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 657.055 ; gain = 251.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bubble_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module pe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'wL_reg[6][0]' (FDSE) to 'wL_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][1]' (FDSE) to 'wL_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][2]' (FDSE) to 'wL_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][3]' (FDSE) to 'wL_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][4]' (FDSE) to 'wL_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][5]' (FDSE) to 'wL_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][6]' (FDSE) to 'wL_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][7]' (FDSE) to 'wL_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][8]' (FDSE) to 'wL_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][9]' (FDSE) to 'wL_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][10]' (FDSE) to 'wL_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][11]' (FDSE) to 'wL_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][12]' (FDSE) to 'wL_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][13]' (FDSE) to 'wL_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][14]' (FDSE) to 'wL_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][15]' (FDSE) to 'wL_reg[6][16]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][16]' (FDSE) to 'wL_reg[6][17]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][17]' (FDSE) to 'wL_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][18]' (FDSE) to 'wL_reg[6][19]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][19]' (FDSE) to 'wL_reg[6][20]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][20]' (FDSE) to 'wL_reg[6][21]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][21]' (FDSE) to 'wL_reg[6][22]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][22]' (FDSE) to 'wL_reg[6][23]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][23]' (FDSE) to 'wL_reg[6][24]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][24]' (FDSE) to 'wL_reg[6][25]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][25]' (FDSE) to 'wL_reg[6][26]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][26]' (FDSE) to 'wL_reg[6][27]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][27]' (FDSE) to 'wL_reg[6][28]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][28]' (FDSE) to 'wL_reg[6][29]'
INFO: [Synth 8-3886] merging instance 'wL_reg[6][29]' (FDSE) to 'wL_reg[6][30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\wL_reg[6][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wL_reg[6][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 803.074 ; gain = 397.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 809.301 ; gain = 404.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |    31|
|4     |LUT2   |    11|
|5     |LUT3   |   132|
|6     |LUT4   |   296|
|7     |LUT5   |    13|
|8     |LUT6   |    11|
|9     |FDRE   |   238|
|10    |FDSE   |    31|
|11    |IBUF   |    37|
|12    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------+------+
|      |Instance        |Module |Cells |
+------+----------------+-------+------+
|1     |top             |       |   879|
|2     |  \P1[0].P2.U2  |pe     |   180|
|3     |  \P1[1].P4.U4  |pe_0   |   142|
|4     |  \P1[2].P3.U3  |pe_1   |   142|
|5     |  \P1[3].P4.U4  |pe_2   |   142|
|6     |  \P1[4].P6.U6  |pe_3   |    41|
+------+----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 809.473 ; gain = 404.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 921.648 ; gain = 521.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 921.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/College/Masters/Winter_2019-20/ECEC661/HW4/bubbke_sort/bubbke_sort.runs/synth_1/bubble_logic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bubble_logic_utilization_synth.rpt -pb bubble_logic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 15:24:17 2020...
