Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2139404 Wed Feb 21 18:47:47 MST 2018
| Date         : Fri Mar 30 09:43:10 2018
| Host         : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TxRx_5x2_7to1_Appslevel_control_sets_placed.rpt
| Design       : TxRx_5x2_7to1_Appslevel
| Device       : xc7k325t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   253 |
| Unused register locations in slices containing registers |   759 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4243 |          903 |
| No           | No                    | Yes                    |             148 |           52 |
| No           | Yes                   | No                     |             920 |          326 |
| Yes          | No                    | No                     |            1121 |          346 |
| Yes          | No                    | Yes                    |              82 |           14 |
| Yes          | Yes                   | No                     |            1367 |          331 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                Clock Signal                               |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                 | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                      |                1 |              1 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         | TxdRxd/Rxd/not_rx_mmcm_lckdps                                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                  |                1 |              2 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  int_clki2c                                                               | Gen_20.i2c_0/processor/flag_enable                                                                                                                                                                                                      | Gen_20.i2c_0/processor/I1                                                                                                                                                                                                               |                1 |              2 |
|  int_clki2c                                                               | Gen_20.i2c_0/processor/scl_out0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         | TxdRxd/Rxd/rx0/gb0/write_addr[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              4 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[2].dc_inst/s_state[3]_i_1__1_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                3 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                           |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | TxdRxd/Rxd/rx0/bcount                                                                                                                                                                                                                   | TxdRxd/Rxd/rx0/bcount[3]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | TxdRxd/Rxd/loop1.loop0[1].rxn/bcount                                                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/bcount[3]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         | TxdRxd/Rxd/loop1.loop0[1].rxn/gb0/write_addr[3]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[2].dc_inst/s_state[3]_i_1__1_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[0].dc_inst/s_state[3]_i_1_n_0                                                                                                                                                                                      | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              4 |
|  Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/CLK       |                                                                                                                                                                                                                                         | Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.control_dout_int[7]_i_1_n_0                                                                                                                              |                1 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[1].dc_inst/s_state[3]_i_1__0_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/s_state[3]_i_1__3_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/FSM_onehot_state2[4]_i_1_n_0                                                                                                                                                                                             | TxdRxd/Rxd/rx0/not_rx_mmcm_lckd_intd4                                                                                                                                                                                                   |                2 |              4 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                        | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                        |                2 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[3].dc_inst/s_state[3]_i_1__2_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                1 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[0].dc_inst/s_state[3]_i_1_n_0                                                                                                                                                                       | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                1 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[4].dc_inst/s_state[3]_i_1__3_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/s_state[3]_i_1__0_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              4 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[3].dc_inst/s_state[3]_i_1__2_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              4 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/DECODER_INST/E[0]                                                                                                                                                                                                  | Gen_10.ctrl_vio/inst/DECODER_INST/addr_count_reg[3][0]                                                                                                                                                                                  |                1 |              4 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |
|  int_clki2c                                                               |                                                                                                                                                                                                                                         | Gen_20.i2c_0/processor/active_interrupt                                                                                                                                                                                                 |                2 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[1].dc_inst/s_delay_val_int[4]_i_1__0_n_0                                                                                                                                                                           | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[4].dc_inst/s_delay_val_int[4]_i_1__3_n_0                                                                                                                                                                           | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/m_delay_val_int[4]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[2].dc_inst/m_delay_val_int[4]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[4].dc_inst/m_delay_val_int[4]_i_1__3_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/c_delay_in[4]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/m_delay_val_int[4]_i_1__3_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[0].dc_inst/m_delay_val_int[4]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/s_delay_val_int[4]_i_1__0_n_0                                                                                                                                                            | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[0].dc_inst/s_delay_val_int[4]_i_1_n_0                                                                                                                                                                              | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[1].dc_inst/m_delay_val_int[4]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/c_delay_in[4]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[2].dc_inst/s_delay_val_int[4]_i_1__1_n_0                                                                                                                                                            | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[2].dc_inst/m_delay_val_int[4]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[3].dc_inst/m_delay_val_int[4]_i_1__2_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/s_delay_val_int[4]_i_1__3_n_0                                                                                                                                                            | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[3].dc_inst/s_delay_val_int[4]_i_1__2_n_0                                                                                                                                                            | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[0].dc_inst/m_delay_val_int[4]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[2].dc_inst/s_delay_val_int[4]_i_1__1_n_0                                                                                                                                                                           | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[3].dc_inst/s_delay_val_int[4]_i_1__2_n_0                                                                                                                                                                           | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[0].dc_inst/s_delay_val_int[4]_i_1_n_0                                                                                                                                                               | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                3 |              5 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[3].dc_inst/m_delay_val_int[4]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[2].dc_inst/pdcount[5]_i_2__1_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/loop3[2].dc_inst/pdcount[5]_i_1__1_n_0                                                                                                                                                                                   |                2 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/sel                                                                                                                                                                                                       | TxdRxd/Rxd/loop1.loop0[1].rxn/RST                                                                                                                                                                                                       |                1 |              6 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                             |                1 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[0].dc_inst/pdcount[5]_i_2_n_0                                                                                                                                                                                      | TxdRxd/Rxd/rx0/loop3[0].dc_inst/pdcount[5]_i_1_n_0                                                                                                                                                                                      |                3 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/c_delay_in_target[4]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |
|  int_clki2c                                                               |                                                                                                                                                                                                                                         | Gen_20.i2c_0/processor/I1                                                                                                                                                                                                               |                3 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/sel                                                                                                                                                                                                                      | TxdRxd/Rxd/rx0/not_rx_mmcm_lckd_intd4                                                                                                                                                                                                   |                1 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[3].dc_inst/pdcount[5]_i_2__2_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/loop3[3].dc_inst/pdcount[5]_i_1__2_n_0                                                                                                                                                                                   |                2 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[3].dc_inst/pdcount[5]_i_2__2_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[3].dc_inst/pdcount[5]_i_1__2_n_0                                                                                                                                                                    |                2 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/pdcount[5]_i_2__0_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/pdcount[5]_i_1__0_n_0                                                                                                                                                                    |                2 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_2__1_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[2].dc_inst/pdcount[5]_i_1__1_n_0                                                                                                                                                                    |                2 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[4].dc_inst/pdcount[5]_i_2__3_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/loop3[4].dc_inst/pdcount[5]_i_1__3_n_0                                                                                                                                                                                   |                3 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[0].dc_inst/pdcount[5]_i_2_n_0                                                                                                                                                                       | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[0].dc_inst/pdcount[5]_i_1_n_0                                                                                                                                                                       |                3 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/pdcount[5]_i_2__3_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/pdcount[5]_i_1__3_n_0                                                                                                                                                                    |                3 |              6 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[1].dc_inst/pdcount[5]_i_2__0_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/loop3[1].dc_inst/pdcount[5]_i_1__0_n_0                                                                                                                                                                                   |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                             |                2 |              7 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                     |                2 |              7 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                     |                2 |              7 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[3].dc_inst/pd_hold[7]_i_1__2_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[4].dc_inst/pd_hold[7]_i_1__3_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                3 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/pd_hold[7]_i_1__0_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                3 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[2].dc_inst/pd_hold[7]_i_1__1_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[0].dc_inst/pd_hold[7]_i_1_n_0                                                                                                                                                                       | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[3].dc_inst/pd_hold[7]_i_1__2_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/pd_hold[7]_i_1__3_n_0                                                                                                                                                                    | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |                2 |              8 |
|  int_clki2c                                                               |                                                                                                                                                                                                                                         | Gen_20.i2c_0/program_rom/instruction[7]                                                                                                                                                                                                 |                3 |              8 |
|  int_clki2c                                                               | Gen_20.i2c_0/processor/spm_enable                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         | TxdRxd/Rxd/rx0/bsstate[1]_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                             | Gen_10.ctrl_vio/inst/DECODER_INST/addr_count_reg[5][0]                                                                                                                                                                                  |                2 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[1].dc_inst/pd_hold[7]_i_1__0_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[2].dc_inst/pd_hold[7]_i_1__1_n_0                                                                                                                                                                                   | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              8 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[0].dc_inst/pd_hold[7]_i_1_n_0                                                                                                                                                                                      | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |                2 |              8 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         | TxdRxd/Rxd/loop1.loop0[1].rxn/bsstate[1]_i_1_n_0                                                                                                                                                                                        |                3 |              9 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         | TxdRxd/Rxd/loop1.loop0[1].rxn/RST                                                                                                                                                                                                       |                3 |             10 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg[0]_0                                                                                                                                                            |                2 |             10 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         | TxdRxd/Rxd/rx0/not_rx_mmcm_lckd_intd4                                                                                                                                                                                                   |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             11 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                           | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |                3 |             11 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                           | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                        |                3 |             11 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             11 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  TxdRxd/Txd/clkgen/txclk_div                                              |                                                                                                                                                                                                                                         | TxdRxd/Txd/int_not_mmcm_lckd                                                                                                                                                                                                            |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  int_clki2c                                                               | Gen_20.i2c_0/processor/t_state_0                                                                                                                                                                                                        | Gen_20.i2c_0/processor/I1                                                                                                                                                                                                               |                3 |             12 |
|  Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/shift                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             14 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             15 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  int_clki2c                                                               | Gen_20.i2c_0/processor/register_enable                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  int_clki2c                                                               | Gen_20.i2c_0/processor/t_state_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             16 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].wr_probe_out_reg                                                                                                                                                                 | Gen_10.ctrl_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                 | Gen_10.ctrl_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                6 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             16 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                 | Gen_10.ctrl_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                |                4 |             16 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                       |               13 |             17 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/shift_clk | Gen_20.i2c_0/program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.jtag_din_int[17]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             18 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         | TxdRxd/Rxd/rx0/gb0/reset_out[1]                                                                                                                                                                                                         |                4 |             24 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             25 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                                   |               20 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  int_refclk                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             33 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             34 |
|  TxdRxd/Txd/clkgen/pixel_clk                                              | TxdRxd/Txd/dataout/loop0[0].dataout/sync                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             35 |
|  TxdRxd/Txd/clkgen/pixel_clk                                              | TxdRxd/Txd/dataout/loop0[1].dataout/sync                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             35 |
|  TxdRxd/Txd/clkgen/pixel_clk                                              |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             41 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             41 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             41 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |               23 |             50 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |               24 |             50 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_10.ctrl_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |               10 |             54 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                  |               22 |             58 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[1].dc_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               22 |             60 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |             60 |
|  int_clki2c                                                               |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                   |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               30 |             63 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                       | Gen_10.ctrl_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                 |               18 |             65 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[3].dc_inst/res_int[31]_i_1__2_n_0                                                                                                                                                                                  | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |               12 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[0].dc_inst/res_int[31]_i_1_n_0                                                                                                                                                                      | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |               14 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[4].dc_inst/res_int[31]_i_1__3_n_0                                                                                                                                                                                  | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |               12 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[2].dc_inst/res_int[31]_i_1__1_n_0                                                                                                                                                                   | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |               13 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[4].dc_inst/res_int[31]_i_1__3_n_0                                                                                                                                                                   | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |               12 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[1].dc_inst/res_int[31]_i_1__0_n_0                                                                                                                                                                   | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |               11 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[1].dc_inst/res_int[31]_i_1__0_n_0                                                                                                                                                                                  | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |               11 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[2].dc_inst/res_int[31]_i_1__1_n_0                                                                                                                                                                                  | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |               11 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/loop1.loop0[1].rxn/loop3[3].dc_inst/res_int[31]_i_1__2_n_0                                                                                                                                                                   | TxdRxd/Rxd/loop1.loop0[1].rxn/not_bs_finished_dom_ch                                                                                                                                                                                    |               10 |             69 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  | TxdRxd/Rxd/rx0/loop3[0].dc_inst/res_int[31]_i_1_n_0                                                                                                                                                                                     | TxdRxd/Rxd/rx0/not_bs_finished_dom_ch                                                                                                                                                                                                   |               11 |             69 |
|  int_refclk                                                               | Gen_12.ctrl_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |               26 |            103 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         | Gen_12.ctrl_ila/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                |               26 |            109 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_10.ctrl_vio/inst/PROBE_IN_INST/read_done                                                                                                                                                                                            |               50 |            123 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         | Gen_10.ctrl_vio/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                                |               49 |            123 |
|  int_refclk                                                               | Gen_10.ctrl_vio/inst/DECODER_INST/probe_in_reg_reg[122][0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               32 |            123 |
|  TxdRxd/Rxd/rx0/pixel_clk                                                 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              177 |            853 |
|  int_refclk                                                               |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              365 |           1463 |
|  TxdRxd/Rxd/rx0/rxclk_d4                                                  |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              346 |           2081 |
+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     9 |
| 3      |                    11 |
| 4      |                    44 |
| 5      |                    24 |
| 6      |                    17 |
| 7      |                     4 |
| 8      |                    19 |
| 9      |                     1 |
| 10     |                     5 |
| 11     |                     4 |
| 12     |                     4 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                    97 |
+--------+-----------------------+


