var structtcram_base =
[
    [ "RAMADDRDECVECT", "structtcram_base.html#af2a18d1c5b072117052b772bd8598ee0", null ],
    [ "RAMCTRL", "structtcram_base.html#abc48832b6eee6e0c5059016174590359", null ],
    [ "RAMERRSTATUS", "structtcram_base.html#afe100924b0026df38bfec419bd50729d", null ],
    [ "RAMINTCTRL", "structtcram_base.html#afbf409b554ac86c375ed963c07f367ef", null ],
    [ "RAMOCCUR", "structtcram_base.html#a37516f04260a8b65e6c377c9f48e72cd", null ],
    [ "RAMPERADDR", "structtcram_base.html#a4f15ef809ab3c4b0400db12543e5624b", null ],
    [ "RAMSERRADDR", "structtcram_base.html#a396db19fd74cea30f2e2e956ef487496", null ],
    [ "RAMTEST", "structtcram_base.html#ab3bf5eaae4d6b918116ba0ee99a270fd", null ],
    [ "RAMTHRESHOLD", "structtcram_base.html#a384bf158eca662777c2e042a2f7421d0", null ],
    [ "RAMUERRADDR", "structtcram_base.html#a96be5fdb71dbc3db900f630dc81bd0b7", null ],
    [ "rsvd1", "structtcram_base.html#a03f54ea0c8f386733636d828a790b4a9", null ],
    [ "rsvd2", "structtcram_base.html#a32f8195889a1ec4c7039955c9f2a748c", null ],
    [ "rsvd3", "structtcram_base.html#a2c75821a6f0bda493ccf1b6a1e41304d", null ]
];