{
  "name": "core_arch::x86::avx512f::_mm512_andnot_si512",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_set1_epi64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Broadcast 64-bit integer `a` to all elements of `dst`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_set1_epi64&expand=4961)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "core_arch::x86::avx512f::_mm512_xor_epi64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compute the bitwise XOR of packed 64-bit integers in a and b, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_xor_epi64&expand=6151)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "core_arch::x86::avx512f::_mm512_and_epi64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compute the bitwise AND of 512 bits (composed of packed 64-bit integers) in a and b, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_and_epi64&expand=279)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ]
  },
  "path": 8226,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:29008:1: 29010:2",
  "src": "pub fn _mm512_andnot_si512(a: __m512i, b: __m512i) -> __m512i {\n    _mm512_and_epi64(_mm512_xor_epi64(a, _mm512_set1_epi64(u64::MAX as i64)), b)\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_andnot_si512(_1: core_arch::x86::__m512i, _2: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let mut _3: core_arch::x86::__m512i;\n    let mut _4: core_arch::x86::__m512i;\n    let mut _5: i64;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = num::<impl u64>::MAX as i64;\n        _4 = core_arch::x86::avx512f::_mm512_set1_epi64(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        _3 = core_arch::x86::avx512f::_mm512_xor_epi64(_1, move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _0 = core_arch::x86::avx512f::_mm512_and_epi64(move _3, _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Compute the bitwise NOT of 512 bits (representing integer data) in a and then AND with b, and store the result in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_andnot_si512&expand=340)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}