{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1438495082401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1438495082404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 02:58:02 2015 " "Processing started: Sun Aug 02 02:58:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1438495082404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1438495082404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MZ_Int -c MZ_Int " "Command: quartus_map --read_settings_files=on --write_settings_files=off MZ_Int -c MZ_Int" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1438495082404 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1438495083365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/qurecords.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/projetos pesquisa/teste1/qurecords.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quRecords " "Found design unit 1: quRecords" {  } { { "../quRecords.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/quRecords.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/qubit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/qubit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qubit_mux-qubit_mux_behav " "Found design unit 1: qubit_mux-qubit_mux_behav" {  } { { "../qubit_mux.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qubit_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083942 ""} { "Info" "ISGN_ENTITY_NAME" "1 qubit_mux " "Found entity 1: qubit_mux" {  } { { "../qubit_mux.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/qubit_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/quantumregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/quantumregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuantumRegister-behavioral " "Found design unit 1: QuantumRegister-behavioral" {  } { { "../QuantumRegister.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QuantumRegister.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083950 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuantumRegister " "Found entity 1: QuantumRegister" {  } { { "../QuantumRegister.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QuantumRegister.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/qc_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/qc_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QC_ctrl-QC_ctrl_behav " "Found design unit 1: QC_ctrl-QC_ctrl_behav" {  } { { "../QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083957 ""} { "Info" "ISGN_ENTITY_NAME" "1 QC_ctrl " "Found entity 1: QC_ctrl" {  } { { "../QC_ctrl.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/QC_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/phasegate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/phasegate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASEgate-myPHASE " "Found design unit 1: PHASEgate-myPHASE" {  } { { "../PHASEgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/PHASEgate.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083964 ""} { "Info" "ISGN_ENTITY_NAME" "1 PHASEgate " "Found entity 1: PHASEgate" {  } { { "../PHASEgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/PHASEgate.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/normalizer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/normalizer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Normalizer-behavioral " "Found design unit 1: Normalizer-behavioral" {  } { { "../Normalizer.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Normalizer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Normalizer " "Found entity 1: Normalizer" {  } { { "../Normalizer.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/Normalizer.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/mux2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/mux2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "../mux2.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mux2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083981 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../mux2.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mux2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/mult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-myMult " "Found design unit 1: mult-myMult" {  } { { "../mult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mult.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083988 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../mult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mult.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/mainclk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/mainclk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainclk_div-SYN " "Found design unit 1: mainclk_div-SYN" {  } { { "../mainclk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mainclk_div.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083996 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainclk_div " "Found entity 1: mainclk_div" {  } { { "../mainclk_div.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/mainclk_div.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495083996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495083996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/hadamardgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/hadamardgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HADAMARDgate-myH " "Found design unit 1: HADAMARDgate-myH" {  } { { "../HADAMARDgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084004 ""} { "Info" "ISGN_ENTITY_NAME" "1 HADAMARDgate " "Found entity 1: HADAMARDgate" {  } { { "../HADAMARDgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495084004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/complexnum.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/complexnum.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complexNum-myComplex " "Found design unit 1: complexNum-myComplex" {  } { { "../complexNum.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexNum.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084012 ""} { "Info" "ISGN_ENTITY_NAME" "1 complexNum " "Found entity 1: complexNum" {  } { { "../complexNum.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexNum.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495084012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/complexmult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/complexmult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complexMult-myCMult " "Found design unit 1: complexMult-myCMult" {  } { { "../complexMult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexMult.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084020 ""} { "Info" "ISGN_ENTITY_NAME" "1 complexMult " "Found entity 1: complexMult" {  } { { "../complexMult.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/complexMult.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495084020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/cnotgate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/cnotgate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNOTgate-myCNOT " "Found design unit 1: CNOTgate-myCNOT" {  } { { "../CNOTgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084028 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNOTgate " "Found entity 1: CNOTgate" {  } { { "../CNOTgate.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/CNOTgate.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495084028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projetos pesquisa/teste1/adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projetos pesquisa/teste1/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-myAdd " "Found design unit 1: adder-myAdd" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084035 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495084035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mz_int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mz_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MZ_Int-quantum " "Found design unit 1: MZ_Int-quantum" {  } { { "MZ_Int.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084043 ""} { "Info" "ISGN_ENTITY_NAME" "1 MZ_Int " "Found entity 1: MZ_Int" {  } { { "MZ_Int.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495084043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495084043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MZ_Int " "Elaborating entity \"MZ_Int\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1438495084248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HADAMARDgate HADAMARDgate:QC1 " "Elaborating entity \"HADAMARDgate\" for hierarchy \"HADAMARDgate:QC1\"" {  } { { "MZ_Int.vhd" "QC1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495084254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult HADAMARDgate:QC1\|mult:multalphareal " "Elaborating entity \"mult\" for hierarchy \"HADAMARDgate:QC1\|mult:multalphareal\"" {  } { { "../HADAMARDgate.vhdl" "multalphareal" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495084260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder HADAMARDgate:QC1\|adder:ADDreal1 " "Elaborating entity \"adder\" for hierarchy \"HADAMARDgate:QC1\|adder:ADDreal1\"" {  } { { "../HADAMARDgate.vhdl" "ADDreal1" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/HADAMARDgate.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495084279 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SUM adder.vhdl(24) " "VHDL Process Statement warning at adder.vhdl(24): inferring latch(es) for signal or variable \"SUM\", which holds its previous value in one or more paths through the process" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1438495084280 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[0\] adder.vhdl(24) " "Inferred latch for \"SUM\[0\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084280 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[1\] adder.vhdl(24) " "Inferred latch for \"SUM\[1\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084280 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[2\] adder.vhdl(24) " "Inferred latch for \"SUM\[2\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[3\] adder.vhdl(24) " "Inferred latch for \"SUM\[3\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[4\] adder.vhdl(24) " "Inferred latch for \"SUM\[4\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[5\] adder.vhdl(24) " "Inferred latch for \"SUM\[5\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[6\] adder.vhdl(24) " "Inferred latch for \"SUM\[6\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[7\] adder.vhdl(24) " "Inferred latch for \"SUM\[7\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[8\] adder.vhdl(24) " "Inferred latch for \"SUM\[8\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUM\[9\] adder.vhdl(24) " "Inferred latch for \"SUM\[9\]\" at adder.vhdl(24)" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1438495084281 "|MZ_Int|HADAMARDgate:QC1|adder:ADDreal1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PHASEgate PHASEgate:QC2 " "Elaborating entity \"PHASEgate\" for hierarchy \"PHASEgate:QC2\"" {  } { { "MZ_Int.vhd" "QC2" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495084300 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084540 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084540 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim2\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim2\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal2\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084542 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDim1\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDim1\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084543 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC3\|adder:ADDreal1\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[7\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[6\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[5\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[4\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[3\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[2\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[1\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[0\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDim2\|SUM\[9\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDim2\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[7\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[6\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[5\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[4\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084544 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[3\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[2\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[1\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[0\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PHASEgate:QC2\|adder:ADDreal2\|SUM\[9\] " "LATCH primitive \"PHASEgate:QC2\|adder:ADDreal2\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim2\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim2\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084545 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal2\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDim1\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDim1\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[7\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[7\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[6\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[6\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[5\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[5\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[4\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[4\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[3\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[3\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[2\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[2\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[1\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[1\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[0\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[0\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084547 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[9\] " "LATCH primitive \"HADAMARDgate:QC1\|adder:ADDreal1\|SUM\[9\]\" is permanently enabled" {  } { { "../adder.vhdl" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/adder.vhdl" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1438495084548 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC1\|mult:multalphaimag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC1\|mult:multalphaimag\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC1\|mult:multbetaimag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC1\|mult:multbetaimag\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC1\|mult:multbetareal\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC1\|mult:multbetareal\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC1\|mult:multalphareal\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC1\|mult:multalphareal\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PHASEgate:QC2\|mult:mult_realimagphase\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PHASEgate:QC2\|mult:mult_realimagphase\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PHASEgate:QC2\|mult:mult_imagrealphase\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PHASEgate:QC2\|mult:mult_imagrealphase\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC3\|mult:multalphaimag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC3\|mult:multalphaimag\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC3\|mult:multbetaimag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC3\|mult:multbetaimag\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC3\|mult:multalphareal\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC3\|mult:multalphareal\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HADAMARDgate:QC3\|mult:multbetareal\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HADAMARDgate:QC3\|mult:multbetareal\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085537 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1438495085537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495085647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0 " "Instantiated megafunction \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085648 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1438495085648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|multcore:mult_core HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495085900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1438495085994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1438495085994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|altshift:external_latency_ffs HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"HADAMARDgate:QC1\|mult:multalphaimag\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1438495086045 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output.beta.imaginary\[8\] GND " "Pin \"output.beta.imaginary\[8\]\" is stuck at GND" {  } { { "MZ_Int.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438495087559 "|MZ_Int|output.beta.imaginary[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output.beta.real\[8\] GND " "Pin \"output.beta.real\[8\]\" is stuck at GND" {  } { { "MZ_Int.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438495087559 "|MZ_Int|output.beta.real[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output.alpha.imaginary\[8\] GND " "Pin \"output.alpha.imaginary\[8\]\" is stuck at GND" {  } { { "MZ_Int.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438495087559 "|MZ_Int|output.alpha.imaginary[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output.alpha.real\[8\] GND " "Pin \"output.alpha.real\[8\]\" is stuck at GND" {  } { { "MZ_Int.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1438495087559 "|MZ_Int|output.alpha.real[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1438495087559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1438495087809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1438495089091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495089091 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MZ_Int.vhd" "" { Text "C:/Vhdl/Projetos Pesquisa/Teste1/IMZ/MZ_Int.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1438495089266 "|MZ_Int|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1438495089266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1320 " "Implemented 1320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1438495089267 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1438495089267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1239 " "Implemented 1239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1438495089267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1438495089267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438495089320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 02:58:09 2015 " "Processing ended: Sun Aug 02 02:58:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438495089320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438495089320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438495089320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1438495089320 ""}
