// Seed: 841446914
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri id_4,
    input supply0 id_5,
    output supply1 id_6
);
  logic id_8;
  nand primCall (id_4, id_0, id_8, id_5, id_2, id_3);
  module_2 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    output logic id_2,
    output tri   id_3,
    output wand  id_4
);
  always @* id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  assign module_0.id_6 = 0;
  inout tri0 id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_11 == id_13;
endmodule
