# compile vhdl design source files
vhdl xil_defaultlib  "../../../slope_bias_loader.srcs/sources_1/new/slope_bias_loader.vhd"
vhdl xil_defaultlib  "../../../slope_bias_loader.srcs/sim_1/new/slope_bias_loader_tb.vhd"

# Do not sort compile order
nosort
