# VHDL-project-reti-logiche
Final score: 30/30 cum laude
