Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "sram_process_table_0_wrapper_xst.prj"
Verilog Include Directory          : {"/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/" "/root/NetFPGA-10G-live/lib/hw/contrib/pcores/" "/root/NetFPGA-10G-live/lib/hw/std/pcores/" "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vtx240tff1759-2
Output File Name                   : "../implementation/sram_process_table_0_wrapper.ngc"

---- Source Options
Top Module Name                    : sram_process_table_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_3bars.vhd" in Library nf10_proc_common_v1_00_a.
Entity <axi_lite_ipif_3bars> compiled.
Entity <axi_lite_ipif_3bars> (Architecture <IMP>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_2bars.vhd" in Library nf10_proc_common_v1_00_a.
Entity <axi_lite_ipif_2bars> compiled.
Entity <axi_lite_ipif_2bars> (Architecture <IMP>) compiled.
Compiling vhdl file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd" in Library nf10_proc_common_v1_00_a.
Entity <axi_lite_ipif_1bar> compiled.
Entity <axi_lite_ipif_1bar> (Architecture <IMP>) compiled.
Compiling verilog file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" in library nf10_proc_common_v1_00_a
Compiling verilog file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/small_async_fifo.v" in library nf10_proc_common_v1_00_a
Module <fallthrough_small_fifo> compiled
Module <small_async_fifo> compiled
Module <sync_r2w> compiled
Module <sync_w2r> compiled
Module <rptr_empty> compiled
Module <wptr_full> compiled
Compiling verilog file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/small_fifo_v3.v" in library nf10_proc_common_v1_00_a
Module <fifo_mem> compiled
Compiling verilog file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/ipif_regs.v" in library nf10_proc_common_v1_00_a
Module <small_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/ipif_table_regs.v" in library nf10_proc_common_v1_00_a
Module <ipif_regs> compiled
Module <ipif_table_regs> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/sram_process_table.v" in library sram_process_table_v1_00_a
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/update_reg_rw_arbiter.v" in library sram_process_table_v1_00_a
Module <sram_process_table> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_chipscope.v" in library sram_process_table_v1_00_a
Module <update_reg_rw_arbiter> compiled
Module <icon> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_idelay_ctrl.v" in library sram_process_table_v1_00_a
Module <vio> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_addr_io.v" in library sram_process_table_v1_00_a
Module <qdrii_idelay_ctrl> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_bw_io.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_addr_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_clk_io.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_bw_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_cq_io.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_clk_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_d_io.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_cq_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_dly_cal_sm.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_d_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_en.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_dly_cal_sm> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_init_sm.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_en> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_q_io.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_init_sm> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_read.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_q_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_v5_q_io.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_read> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_write.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_v5_q_io> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_ctrl_sm.v" in library sram_process_table_v1_00_a
Module <qdrii_phy_write> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_phy.v" in library sram_process_table_v1_00_a
Module <qdrii_top_ctrl_sm> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_rd_addr_interface.v" in library sram_process_table_v1_00_a
Module <qdrii_top_phy> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_rd_interface.v" in library sram_process_table_v1_00_a
Module <qdrii_top_rd_addr_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_user_interface.v" in library sram_process_table_v1_00_a
Module <qdrii_top_rd_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top.v" in library sram_process_table_v1_00_a
Module <qdrii_top_user_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wr_addr_interface.v" in library sram_process_table_v1_00_a
Module <qdrii_top> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_bw_fifo.v" in library sram_process_table_v1_00_a
Module <qdrii_top_wr_addr_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_fifo.v" in library sram_process_table_v1_00_a
Module <qdrii_top_wrdata_bw_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wr_data_interface.v" in library sram_process_table_v1_00_a
Module <qdrii_top_wrdata_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wr_interface.v" in library sram_process_table_v1_00_a
Module <qdrii_top_wr_data_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/qdrii_infrastructure.v" in library sram_process_table_v1_00_a
Module <qdrii_top_wr_interface> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/small_async_fifo.v" in library sram_process_table_v1_00_a
Module <qdrii_infrastructure> compiled
Module <small_async_fifo> compiled
Module <sync_r2w> compiled
Module <sync_w2r> compiled
Module <rptr_empty> compiled
Module <wptr_full> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/axififo.v" in library sram_process_table_v1_00_a
Module <fifo_mem> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/test_r_w_ctrl.v" in library sram_process_table_v1_00_a
Module <AxiToFifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/compare_addr.v" in library sram_process_table_v1_00_a
Module <test_r_w_ctrl> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/compare_sram_id.v" in library sram_process_table_v1_00_a
Module <compare_addr> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/count_delay.v" in library sram_process_table_v1_00_a
Module <compare_sram_id> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/packet_collector.v" in library sram_process_table_v1_00_a
Module <count_delay> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/clk_div.v" in library sram_process_table_v1_00_a
Module <packet_collector> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/async_fifo.v" in library sram_process_table_v1_00_a
Module <clk_div> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/small_fifo_v3.v" in library sram_process_table_v1_00_a
Module <async_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v" in library sram_process_table_v1_00_a
Module <small_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/test_sketch_calculate.v" in library sram_process_table_v1_00_a
Module <fallthrough_small_fifo> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/tuser_async.v" in library sram_process_table_v1_00_a
Module <test_sketch_calculate> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/async_reg_w.v" in library sram_process_table_v1_00_a
Module <tuser_async> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/async_reg_r.v" in library sram_process_table_v1_00_a
Module <async_reg_w> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/tab_char.v" in library sram_process_table_v1_00_a
Module <async_reg_r> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_0.v" in library sram_process_table_v1_00_a
Module <Tab_char> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_1.v" in library sram_process_table_v1_00_a
Module <rand_table_0> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_2.v" in library sram_process_table_v1_00_a
Module <rand_table_1> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_3.v" in library sram_process_table_v1_00_a
Module <rand_table_2> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_4.v" in library sram_process_table_v1_00_a
Module <rand_table_3> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_5.v" in library sram_process_table_v1_00_a
Module <rand_table_4> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_6.v" in library sram_process_table_v1_00_a
Module <rand_table_5> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_7.v" in library sram_process_table_v1_00_a
Module <rand_table_6> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_8.v" in library sram_process_table_v1_00_a
Module <rand_table_7> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_9.v" in library sram_process_table_v1_00_a
Module <rand_table_8> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_10.v" in library sram_process_table_v1_00_a
Module <rand_table_9> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_11.v" in library sram_process_table_v1_00_a
Module <rand_table_10> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/rand_table_12.v" in library sram_process_table_v1_00_a
Module <rand_table_11> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/fifo_delay.v" in library sram_process_table_v1_00_a
Module <rand_table_12> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/fifo_addr_delay.v" in library sram_process_table_v1_00_a
Module <fifo_delay> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/universal_5_hash.v" in library sram_process_table_v1_00_a
Module <fifo_addr_delay> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/mul_mod.v" in library sram_process_table_v1_00_a
Module <universal_5_hash> compiled
Compiling verilog file "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/multiplier.v" in library sram_process_table_v1_00_a
Module <mul_mod> compiled
Module <multiplier> compiled
Compiling verilog file "../hdl/sram_process_table_0_wrapper.v" in library work
Module <sram_process_table_0_wrapper> compiled
No errors in compilation
Analysis of file <"sram_process_table_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <sram_process_table_0_wrapper> in library <work>.

Analyzing hierarchy for module <sram_process_table> in library <sram_process_table_v1_00_a> with parameters.
	CROPPED_TDATA_WIDTH = 24
	C_BASEADDR = "01110101110000000000000000000000"
	C_DPHASE_TIMEOUT = "00000000000000000000000000001000"
	C_HIGHADDR = "01110101110000001111111111111111"
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXI_ACLK_FREQ_HZ = "00001001100010010110100000000000"
	C_S_AXI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_S_AXI_DATA_WIDTH = "00000000000000000000000000100000"
	C_USE_WSTRB = "00000000000000000000000000000000"
	IODELAY_GRP = "IODELAY_MIG"
	MASTERBANK_PIN_WIDTH = 3
	MEM_ADDR_WIDTH = 19
	MEM_BW_WIDTH = 4
	MEM_CLK_WIDTH = 1
	MEM_CQ_WIDTH = 1
	MEM_WIDTH = 36
	NUM_MEMORY_CHIPS = 3
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	NUM_RO_REGS = "00000000000000000000000000010101"
	NUM_RW_REGS = "00000000000000000000000000000010"
	NUM_WO_REGS = "00000000000000000000000000000001"
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128

Analyzing hierarchy for entity <axi_lite_ipif_1bar> in library <nf10_proc_common_v1_00_a> (architecture <IMP>) with generics.
	C_BAR0_BASEADDR = "01110101110000000000000000000000"
	C_BAR0_HIGHADDR = "01110101110000001111111111111111"
	C_DPHASE_TIMEOUT = 8
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_USE_WSTRB = 0

Analyzing hierarchy for module <ipif_regs> in library <nf10_proc_common_v1_00_a> with parameters.
	C_S_AXI_ADDR_WIDTH = "00000000000000000000000000100000"
	C_S_AXI_DATA_WIDTH = "00000000000000000000000000100000"
	NUM_RO_REGS = "00000000000000000000000000010101"
	NUM_RW_REGS = "00000000000000000000000000000010"
	NUM_WO_REGS = "00000000000000000000000000000001"
	addr_width = "00000000000000000000000000000101"
	addr_width_lsb = "00000000000000000000000000000010"
	addr_width_msb = "00000000000000000000000000000111"

Analyzing hierarchy for module <update_reg_rw_arbiter> in library <sram_process_table_v1_00_a> with parameters.
	C_M_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_M_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXIS_DATA_WIDTH = "00000000000000000000000100000000"
	C_S_AXIS_TUSER_WIDTH = "00000000000000000000000010000000"
	C_S_AXI_DATA_WIDTH = "00000000000000000000000000100000"
	NUM_RO_REGS = "00000000000000000000000000010101"
	NUM_RW_REGS = "00000000000000000000000000000010"
	NUM_WO_REGS = "00000000000000000000000000000001"

Analyzing hierarchy for module <AxiToFifo> in library <sram_process_table_v1_00_a> with parameters.
	CROPPED_TDATA_WIDTH = 24
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WORD_BYTES_LOG2 = 3
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128

Analyzing hierarchy for module <test_sketch_calculate> in library <sram_process_table_v1_00_a> with parameters.
	CROPPED_TDATA_WIDTH = 24
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TUSER_WIDTH = 128

Analyzing hierarchy for module <test_r_w_ctrl> in library <sram_process_table_v1_00_a> with parameters.
	IDLE = "00000000000000000000000000000000"
	INIT_0 = "00000000000000000000000000000001"
	INIT_1 = "00000000000000000000000000000010"
	INIT_READ = "00000000000000000000000000000011"
	INIT_READ_1 = "00000000000000000000000000000111"
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WIDTH = 36
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	READ = "00000000000000000000000000000101"
	READ_WRITE_WAIT = "00000000000000000000000000000100"
	REG_DATA_GET_1 = "00000000000000000000000000001001"
	REG_DATA_GET_2 = "00000000000000000000000000001010"
	REG_READ = "00000000000000000000000000001000"
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128
	WRITE = "00000000000000000000000000000110"

Analyzing hierarchy for module <qdrii_top> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST2_FIFO_INTERFACE = "TRUE"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111110100000"
	CLK_WIDTH = "00000000000000000000000000000001"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = "00000000000000000000000000100100"
	Q_PER_CQ = "00000000000000000000000000010010"
	SIM_ONLY = "00000000000000000000000000000000"

Analyzing hierarchy for module <qdrii_infrastructure> in library <sram_process_table_v1_00_a> with parameters.
	RST_ACT_LOW = "00000000000000000000000000000001"
	RST_SYNC_NUM = "00000000000000000000000000011001"

Analyzing hierarchy for module <qdrii_idelay_ctrl> in library <sram_process_table_v1_00_a> with parameters.
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for entity <axi_lite_ipif> in library <axi_lite_ipif_v1_01_a> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110101110000000000000000000000",
	                          "0000000000000000000000000000000001110101110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 8
	C_FAMILY = "virtex6"
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0

Analyzing hierarchy for module <fallthrough_small_fifo> in library <nf10_proc_common_v1_00_a> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000010"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000011"
	WIDTH = "00000000000000000000000110100001"

Analyzing hierarchy for module <compare_addr> in library <sram_process_table_v1_00_a>.

Analyzing hierarchy for module <compare_sram_id> in library <sram_process_table_v1_00_a>.

Analyzing hierarchy for module <qdrii_top_phy> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111110100000"
	CLK_WIDTH = "00000000000000000000000000000001"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = "00000000000000000000000000100100"
	Q_PER_CQ = "00000000000000000000000000010010"
	Q_PER_CQ_9 = "00000000000000000000000000000010"
	SIM_ONLY = "00000000000000000000000000000000"

Analyzing hierarchy for module <qdrii_top_user_interface> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <qdrii_top_ctrl_sm> in library <sram_process_table_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	IDLE = "100"
	INIT = "000"
	READ = "001"
	WRITE = "010"
	WRITE_READ = "011"

Analyzing hierarchy for entity <slave_attachment> in library <axi_lite_ipif_v1_01_a> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110101110000000000000000000000",
	                          "0000000000000000000000000000000001110101110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 8
	C_FAMILY = "virtex6"
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0

Analyzing hierarchy for module <small_fifo> in library <nf10_proc_common_v1_00_a> with parameters.
	MAX_DEPTH = "00000000000000000000000000000100"
	MAX_DEPTH_BITS = "00000000000000000000000000000010"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000011"
	WIDTH = "00000000000000000000000110100001"

Analyzing hierarchy for module <qdrii_phy_addr_io> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <qdrii_phy_clk_io> in library <sram_process_table_v1_00_a> with parameters.
	CLK_WIDTH = "00000000000000000000000000000001"

Analyzing hierarchy for module <qdrii_phy_write> in library <sram_process_table_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"
	IDLE = "000001"
	PATTERN_A = "111111111"
	PATTERN_B = "000000000"
	PATTERN_C = "101010101"
	PATTERN_D = "010101010"
	WR_1 = "000010"
	WR_2 = "000100"
	WR_3 = "001000"
	WR_4 = "010000"
	WR_DONE = "100000"

Analyzing hierarchy for module <qdrii_phy_read> in library <sram_process_table_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	CLK_PERIOD = "00000000000000000000111110100000"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = "00000000000000000000000000100100"
	Q_PER_CQ = "00000000000000000000000000010010"
	Q_PER_CQ_9 = "00000000000000000000000000000010"
	SIM_ONLY = "00000000000000000000000000000000"
	STROBE_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <qdrii_top_rd_interface> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <qdrii_top_wr_interface> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for entity <address_decoder> in library <axi_lite_ipif_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110101110000000000000000000000",
	                          "0000000000000000000000000000000001110101110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 16
	C_FAMILY = "nofamily"
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
WARNING:Xst:821 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times

Analyzing hierarchy for module <qdrii_phy_bw_io> in library <sram_process_table_v1_00_a>.

Analyzing hierarchy for module <qdrii_phy_d_io> in library <sram_process_table_v1_00_a>.

Analyzing hierarchy for module <qdrii_phy_init_sm> in library <sram_process_table_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	CAL_CQ_RD1 = "00000000000100"
	CAL_CQ_RD2_A = "00000001000000"
	CAL_CQ_RD2_B = "00000010000000"
	CAL_CQ_RD_WAIT1 = "00000000001000"
	CAL_CQ_RD_WAIT2 = "00000100000000"
	CAL_DONE_ST = "10000000000000"
	CAL_EN_RD_A = "00010000000000"
	CAL_EN_RD_B = "00100000000000"
	CAL_EN_RD_START = "00001000000000"
	CAL_EN_RD_WAIT = "01000000000000"
	CAL_WR1 = "00000000000010"
	CAL_WR2_A = "00000000010000"
	CAL_WR2_B = "00000000100000"
	CLK_PERIOD = "00000000000000000000111110100000"
	CQ_WAIT = "00000000000001"
	SIM_ONLY = "00000000000000000000000000000000"
	WAIT_CNT = "00000000000000001100001101010001"

Analyzing hierarchy for module <qdrii_phy_en> in library <sram_process_table_v1_00_a> with parameters.
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	EN_CAL_CHECK = "0001"
	EN_CAL_DONE = "1000"
	EN_CAL_IDLE = "0000"
	EN_CAL_MUX_SEL = "0100"
	EN_FLAG_SEL = "0010"
	Q_PER_CQ = "00000000000000000000000000010010"
	STROBE_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <qdrii_phy_cq_io> in library <sram_process_table_v1_00_a> with parameters.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <qdrii_phy_q_io> in library <sram_process_table_v1_00_a> with parameters.
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	Q_PER_CQ = "00000000000000000000000000010010"

Analyzing hierarchy for module <qdrii_phy_dly_cal_sm> in library <sram_process_table_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	CAL_DONE_ST = "100"
	CLK_PERIOD = "00000000000000000000111110100000"
	COMP_1 = "001"
	COMP_2 = "010"
	CQ_Q_TAP_DEC = "001000000"
	CQ_Q_TAP_INC = "000100000"
	CQ_TAP_INC = "000000010"
	CQ_TAP_RST = "000000100"
	CQ_WIDTH = "00000000000000000000000000000001"
	DATA_WIDTH = "00000000000000000000000000100100"
	DEBUG_EN = "00000000000000000000000000000000"
	DEBUG_ST = "100000000"
	IDLE = "000000001"
	PATTERN_A = "111111111"
	PATTERN_B = "000000000"
	PATTERN_C = "101010101"
	PATTERN_D = "010101010"
	Q_ERROR_1 = "000010"
	Q_ERROR_1_2 = "001000"
	Q_ERROR_2 = "000100"
	Q_ERROR_2_2 = "010000"
	Q_ERROR_CHECK = "000001"
	Q_ERROR_ST = "100000"
	Q_PER_CQ = "00000000000000000000000000010010"
	Q_PER_CQ_9 = "00000000000000000000000000000010"
	Q_TAP_INC = "000001000"
	Q_TAP_RST = "000010000"
	TAP_WAIT = "010000000"
	half_period_taps = 26
	low_freq_min_window = "00000000000000000000000000011010"

Analyzing hierarchy for module <qdrii_top_rd_addr_interface> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <qdrii_top_wr_addr_interface> in library <sram_process_table_v1_00_a> with parameters.
	ADDR_WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <qdrii_top_wr_data_interface> in library <sram_process_table_v1_00_a> with parameters.
	BURST_LENGTH = "00000000000000000000000000000100"
	BW_WIDTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <qdrii_phy_v5_q_io> in library <sram_process_table_v1_00_a> with parameters.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"

Analyzing hierarchy for module <qdrii_top_wrdata_fifo> in library <sram_process_table_v1_00_a> with parameters.
	DATA_WIDTH = "00000000000000000000000000100100"

Analyzing hierarchy for module <qdrii_top_wrdata_bw_fifo> in library <sram_process_table_v1_00_a> with parameters.
	BW_WIDTH = "00000000000000000000000000000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <sram_process_table_0_wrapper>.
Module <sram_process_table_0_wrapper> is correct for synthesis.
 
Analyzing module <sram_process_table> in library <sram_process_table_v1_00_a>.
	CROPPED_TDATA_WIDTH = 24
	C_BASEADDR = 32'b01110101110000000000000000000000
	C_DPHASE_TIMEOUT = 32'sb00000000000000000000000000001000
	C_HIGHADDR = 32'b01110101110000001111111111111111
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXI_ACLK_FREQ_HZ = 32'sb00001001100010010110100000000000
	C_S_AXI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_S_AXI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	C_USE_WSTRB = 32'sb00000000000000000000000000000000
	IODELAY_GRP = "IODELAY_MIG"
	MASTERBANK_PIN_WIDTH = 3
	MEM_ADDR_WIDTH = 19
	MEM_BW_WIDTH = 4
	MEM_CLK_WIDTH = 1
	MEM_CQ_WIDTH = 1
	MEM_WIDTH = 36
	NUM_MEMORY_CHIPS = 3
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	NUM_RO_REGS = 32'sb00000000000000000000000000010101
	NUM_RW_REGS = 32'sb00000000000000000000000000000010
	NUM_WO_REGS = 32'sb00000000000000000000000000000001
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128
WARNING:Xst:852 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/sram_process_table.v" line 479: Unconnected input port 'tkeep' of instance 'axififo' is tied to GND.
Module <sram_process_table> is correct for synthesis.
 
    Set user-defined property "S =  TRUE" for signal <masterbank_sel_pin> in unit <sram_process_table>.
    Set user-defined property "KEEP =  TRUE" for signal <masterbank_sel_pin_out>.
Analyzing generic Entity <axi_lite_ipif_1bar> in library <nf10_proc_common_v1_00_a> (Architecture <IMP>).
	C_BAR0_BASEADDR = "01110101110000000000000000000000"
	C_BAR0_HIGHADDR = "01110101110000001111111111111111"
	C_DPHASE_TIMEOUT = 8
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_USE_WSTRB = 0
WARNING:Xst:753 - "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd" line 128: Unconnected output port 'Bus2IP_RdCE' of component 'axi_lite_ipif'.
WARNING:Xst:753 - "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd" line 128: Unconnected output port 'Bus2IP_WrCE' of component 'axi_lite_ipif'.
Entity <axi_lite_ipif_1bar> analyzed. Unit <axi_lite_ipif_1bar> generated.

Analyzing generic Entity <axi_lite_ipif> in library <axi_lite_ipif_v1_01_a> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110101110000000000000000000000",
	                          "0000000000000000000000000000000001110101110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 8
	C_FAMILY = "virtex6"
	C_S_AXI_ADDR_WIDTH = 32
	C_S_AXI_DATA_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0
Entity <axi_lite_ipif> analyzed. Unit <axi_lite_ipif> generated.

Analyzing generic Entity <slave_attachment> in library <axi_lite_ipif_v1_01_a> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110101110000000000000000000000",
	                          "0000000000000000000000000000000001110101110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_DPHASE_TIMEOUT = 8
	C_FAMILY = "virtex6"
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
	C_USE_WSTRB = 0
WARNING:Xst:753 - "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" line 336: Unconnected output port 'CS_for_gaps' of component 'address_decoder'.
Entity <slave_attachment> analyzed. Unit <slave_attachment> generated.

Analyzing generic Entity <address_decoder> in library <axi_lite_ipif_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000001110101110000000000000000000000",
	                          "0000000000000000000000000000000001110101110000001111111111111111")
	C_ARD_NUM_CE_ARRAY = (1)
	C_BUS_AWIDTH = 16
	C_FAMILY = "nofamily"
	C_S_AXI_MIN_SIZE = "00000000000000001111111111111111"
WARNING:Xst:821 - "/root/NetFPGA-10G-live/lib/hw/xilinx/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" line 272: Loop body will iterate zero times
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing module <ipif_regs> in library <nf10_proc_common_v1_00_a>.
	C_S_AXI_ADDR_WIDTH = 32'sb00000000000000000000000000100000
	C_S_AXI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	NUM_RO_REGS = 32'sb00000000000000000000000000010101
	NUM_RW_REGS = 32'sb00000000000000000000000000000010
	NUM_WO_REGS = 32'sb00000000000000000000000000000001
	addr_width = 32'sb00000000000000000000000000000101
	addr_width_lsb = 32'sb00000000000000000000000000000010
	addr_width_msb = 32'sb00000000000000000000000000000111
INFO:Xst:1432 - Contents of array <reg_file_rd_port> may be accessed with a negative index, causing simulation mismatch.
Module <ipif_regs> is correct for synthesis.
 
Analyzing module <update_reg_rw_arbiter> in library <sram_process_table_v1_00_a>.
	C_M_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_M_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXIS_DATA_WIDTH = 32'sb00000000000000000000000100000000
	C_S_AXIS_TUSER_WIDTH = 32'sb00000000000000000000000010000000
	C_S_AXI_DATA_WIDTH = 32'sb00000000000000000000000000100000
	NUM_RO_REGS = 32'sb00000000000000000000000000010101
	NUM_RW_REGS = 32'sb00000000000000000000000000000010
	NUM_WO_REGS = 32'sb00000000000000000000000000000001
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/async_reg_w.v" line 456: Instantiating black box module <async_reg_w>.
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/async_reg_r.v" line 527: Instantiating black box module <async_reg_r>.
Module <update_reg_rw_arbiter> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo> in library <nf10_proc_common_v1_00_a>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000010
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000011
	WIDTH = 32'sb00000000000000000000000110100001
Module <fallthrough_small_fifo> is correct for synthesis.
 
Analyzing module <small_fifo> in library <nf10_proc_common_v1_00_a>.
	MAX_DEPTH = 32'sb00000000000000000000000000000100
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000010
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000011
	WIDTH = 32'sb00000000000000000000000110100001
Module <small_fifo> is correct for synthesis.
 
Analyzing module <AxiToFifo> in library <sram_process_table_v1_00_a>.
	CROPPED_TDATA_WIDTH = 24
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WORD_BYTES_LOG2 = 3
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	TDATA_WIDTH = 32
	TDEST_WIDTH = 4
	TID_WIDTH = 4
	TUSER_WIDTH = 128
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/async_fifo.v" line 298: Instantiating black box module <async_fifo>.
WARNING:Xst:2211 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/async_fifo.v" line 315: Instantiating black box module <async_fifo>.
Module <AxiToFifo> is correct for synthesis.
 
Analyzing module <test_sketch_calculate> in library <sram_process_table_v1_00_a>.
	CROPPED_TDATA_WIDTH = 24
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	TDATA_WIDTH = 32
	TUSER_WIDTH = 128
Module <test_sketch_calculate> is correct for synthesis.
 
Analyzing module <test_r_w_ctrl> in library <sram_process_table_v1_00_a>.
	IDLE = 32'sb00000000000000000000000000000000
	INIT_0 = 32'sb00000000000000000000000000000001
	INIT_1 = 32'sb00000000000000000000000000000010
	INIT_READ = 32'sb00000000000000000000000000000011
	INIT_READ_1 = 32'sb00000000000000000000000000000111
	MEM_ADDR_WIDTH = 19
	MEM_NUM_WORDS = 524288
	MEM_WIDTH = 36
	NUM_MEM_CHIPS = 3
	NUM_MEM_INPUTS = 6
	NUM_QUEUES = 4
	QUEUE_ID_WIDTH = 2
	QUEUE_SIZE = 131072
	READ = 32'sb00000000000000000000000000000101
	READ_WRITE_WAIT = 32'sb00000000000000000000000000000100
	REG_DATA_GET_1 = 32'sb00000000000000000000000000001001
	REG_DATA_GET_2 = 32'sb00000000000000000000000000001010
	REG_READ = 32'sb00000000000000000000000000001000
	TDATA_WIDTH = 24
	TUSER_WIDTH = 128
	WRITE = 32'sb00000000000000000000000000000110
WARNING:Xst:905 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/test_r_w_ctrl.v" line 625: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <shift_reg_read_signal>, <reg_read_start>, <delay_rmw_addr>, <delay_SRAM_ID_0>, <delay_packet_count_ID_0>, <delay_byte_count_ID_0>, <delay_SRAM_ID_1>, <delay_packet_count_ID_1>, <delay_byte_count_ID_1>, <delay2_SRAM_ID_2>, <delay2_packet_count_ID_2>, <delay2_byte_count_ID_2>, <delay1_SRAM_ID_2>, <delay2_SRAM_ID_3>, <delay2_packet_count_ID_3>, <delay2_byte_count_ID_3>, <delay1_SRAM_ID_3>, <delay2_write_data_addr>
Module <test_r_w_ctrl> is correct for synthesis.
 
Analyzing module <compare_addr> in library <sram_process_table_v1_00_a>.
Module <compare_addr> is correct for synthesis.
 
Analyzing module <compare_sram_id> in library <sram_process_table_v1_00_a>.
Module <compare_sram_id> is correct for synthesis.
 
Analyzing module <qdrii_top> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST2_FIFO_INTERFACE = "TRUE"
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CLK_WIDTH = 32'sb00000000000000000000000000000001
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = 32'sb00000000000000000000000000100100
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	SIM_ONLY = 32'sb00000000000000000000000000000000
Module <qdrii_top> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <CAL_DONE_FF> in unit <qdrii_top>.
Analyzing module <qdrii_top_phy> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CLK_WIDTH = 32'sb00000000000000000000000000000001
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = 32'sb00000000000000000000000000100100
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	Q_PER_CQ_9 = 32'sb00000000000000000000000000000010
	SIM_ONLY = 32'sb00000000000000000000000000000000
Module <qdrii_top_phy> is correct for synthesis.
 
Analyzing module <qdrii_phy_addr_io> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
Module <qdrii_phy_addr_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "INIT =  0" for instance <BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[0].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[1].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[2].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[3].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[4].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[5].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[6].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[7].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[8].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[9].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[10].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[11].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[12].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[13].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[14].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[15].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[16].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[17].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_INST[18].IO_FF> in unit <qdrii_phy_addr_io>.
Analyzing module <qdrii_phy_clk_io> in library <sram_process_table_v1_00_a>.
	CLK_WIDTH = 32'sb00000000000000000000000000000001
Module <qdrii_phy_clk_io> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <QDR_DLL_OFF_FF> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOB =  FORCE" for instance <QDR_DLL_OFF_FF> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <QDR_DLL_OFF_FF> in unit <qdrii_phy_clk_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DRIVE =  12" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf_dll_off_n> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <CLK_INST[0].ODDR_K_CLK0> in unit <qdrii_phy_clk_io>.
    Set user-defined property "INIT =  0" for instance <CLK_INST[0].ODDR_K_CLK0> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <CLK_INST[0].ODDR_K_CLK0> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <CLK_INST[0].ODDR_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "INIT =  0" for instance <CLK_INST[0].ODDR_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <CLK_INST[0].ODDR_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DRIVE =  12" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SLEW =  SLOW" for instance <CLK_INST[0].OBUF_K_CLK> in unit <qdrii_phy_clk_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "DRIVE =  12" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
    Set user-defined property "SLEW =  SLOW" for instance <CLK_INST[0].OBUF_K_CLKB> in unit <qdrii_phy_clk_io>.
Analyzing module <qdrii_phy_write> in library <sram_process_table_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	IDLE = 6'b000001
	PATTERN_A = 9'b111111111
	PATTERN_B = 9'b000000000
	PATTERN_C = 9'b101010101
	PATTERN_D = 9'b010101010
	WR_1 = 6'b000010
	WR_2 = 6'b000100
	WR_3 = 6'b001000
	WR_4 = 6'b010000
	WR_DONE = 6'b100000
Module <qdrii_phy_write> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <WR_FIFO_RDEN_FF1> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <WR_FIFO_RDEN_FF2> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  0" for instance <WR_INIT2_N_FF> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <WR_INIT_FF1> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <WR_INIT_FF2> in unit <qdrii_phy_write>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "DRIVE =  12" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "SLEW =  SLOW" for instance <qdr_w_n_obuf> in unit <qdrii_phy_write>.
    Set user-defined property "INIT =  1" for instance <BL4_INST.WR_INIT_FF3> in unit <qdrii_phy_write>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_INST.WR_INIT_FF3> in unit <qdrii_phy_write>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_INST.WR_INIT_FF3> in unit <qdrii_phy_write>.
    Set property "syn_preserve = 1" for signal <dummy_write_h>.
    Set property "syn_preserve = 1" for signal <dummy_write_l>.
Analyzing module <qdrii_phy_bw_io> in library <sram_process_table_v1_00_a>.
Module <qdrii_phy_bw_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ODDR_QDR_BW> in unit <qdrii_phy_bw_io>.
    Set user-defined property "INIT =  0" for instance <ODDR_QDR_BW> in unit <qdrii_phy_bw_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_QDR_BW> in unit <qdrii_phy_bw_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
    Set user-defined property "DRIVE =  12" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
    Set user-defined property "SLEW =  SLOW" for instance <QDR_BW_OBUF> in unit <qdrii_phy_bw_io>.
Analyzing module <qdrii_phy_d_io> in library <sram_process_table_v1_00_a>.
Module <qdrii_phy_d_io> is correct for synthesis.
 
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <ODDR_QDR_D> in unit <qdrii_phy_d_io>.
    Set user-defined property "INIT =  0" for instance <ODDR_QDR_D> in unit <qdrii_phy_d_io>.
    Set user-defined property "SRTYPE =  SYNC" for instance <ODDR_QDR_D> in unit <qdrii_phy_d_io>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
    Set user-defined property "DRIVE =  12" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
    Set user-defined property "SLEW =  SLOW" for instance <QDR_D_OBUF> in unit <qdrii_phy_d_io>.
Analyzing module <qdrii_phy_read> in library <sram_process_table_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	MEMORY_WIDTH = 32'sb00000000000000000000000000100100
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	Q_PER_CQ_9 = 32'sb00000000000000000000000000000010
	SIM_ONLY = 32'sb00000000000000000000000000000000
	STROBE_WIDTH = 32'sb00000000000000000000000000000010
Module <qdrii_phy_read> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <RD_INIT_FF1> in unit <qdrii_phy_read>.
    Set user-defined property "INIT =  1" for instance <RD_INIT_FF2> in unit <qdrii_phy_read>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "DRIVE =  12" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "SLEW =  SLOW" for instance <QDR_R_N_OBUF> in unit <qdrii_phy_read>.
    Set user-defined property "INIT =  1" for instance <BL4_INST.RD_INIT_FF3> in unit <qdrii_phy_read>.
    Set user-defined property "IOB =  FORCE" for instance <BL4_INST.RD_INIT_FF3> in unit <qdrii_phy_read>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <BL4_INST.RD_INIT_FF3> in unit <qdrii_phy_read>.
    Set user-defined property "KEEP =  TRUE" for signal <unused_qdr_cq_n>.
    Set property "syn_keep = 1" for signal <unused_qdr_cq_n>.
Analyzing module <qdrii_phy_init_sm> in library <sram_process_table_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	CAL_CQ_RD1 = 14'b00000000000100
	CAL_CQ_RD2_A = 14'b00000001000000
	CAL_CQ_RD2_B = 14'b00000010000000
	CAL_CQ_RD_WAIT1 = 14'b00000000001000
	CAL_CQ_RD_WAIT2 = 14'b00000100000000
	CAL_DONE_ST = 14'b10000000000000
	CAL_EN_RD_A = 14'b00010000000000
	CAL_EN_RD_B = 14'b00100000000000
	CAL_EN_RD_START = 14'b00001000000000
	CAL_EN_RD_WAIT = 14'b01000000000000
	CAL_WR1 = 14'b00000000000010
	CAL_WR2_A = 14'b00000000010000
	CAL_WR2_B = 14'b00000000100000
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	CQ_WAIT = 14'b00000000000001
	SIM_ONLY = 32'sb00000000000000000000000000000000
	WAIT_CNT = 32'sb00000000000000001100001101010001
Module <qdrii_phy_init_sm> is correct for synthesis.
 
Analyzing module <qdrii_phy_en> in library <sram_process_table_v1_00_a>.
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	EN_CAL_CHECK = 4'b0001
	EN_CAL_DONE = 4'b1000
	EN_CAL_IDLE = 4'b0000
	EN_CAL_MUX_SEL = 4'b0100
	EN_FLAG_SEL = 4'b0010
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	STROBE_WIDTH = 32'sb00000000000000000000000000000010
Module <qdrii_phy_en> is correct for synthesis.
 
Analyzing module <qdrii_phy_cq_io> in library <sram_process_table_v1_00_a>.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
WARNING:Xst:916 - "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_cq_io.v" line 137: Delay is ignored for synthesis.
Module <qdrii_phy_cq_io> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_CQ_IBUF> in unit <qdrii_phy_cq_io>.
    Set user-defined property "DELAY_SRC =  I" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <IODELAY_CQ> in unit <qdrii_phy_cq_io>.
Analyzing module <qdrii_phy_q_io> in library <sram_process_table_v1_00_a>.
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
	Q_PER_CQ = 32'sb00000000000000000000000000010010
Module <qdrii_phy_q_io> is correct for synthesis.
 
Analyzing module <qdrii_phy_v5_q_io> in library <sram_process_table_v1_00_a>.
	HIGH_PERFORMANCE_MODE = "TRUE"
	IODELAY_GRP = "IODELAY_MIG"
Module <qdrii_phy_v5_q_io> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <QDR_Q_IBUF> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "DELAY_SRC =  I" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "HIGH_PERFORMANCE_MODE =  TRUE" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IDELAY_TYPE =  VARIABLE" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IDELAY_VALUE =  0" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "ODELAY_VALUE =  0" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "REFCLK_FREQUENCY =  200.000000" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "SIGNAL_PATTERN =  DATA" for instance <IODELAY_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "BITSLIP_ENABLE =  FALSE" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "DATA_RATE =  DDR" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "DATA_WIDTH =  4" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q1 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q2 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q3 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INIT_Q4 =  0" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "INTERFACE_TYPE =  MEMORY" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "NUM_CE =  2" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <ISERDES_Q> in unit <qdrii_phy_v5_q_io>.
Analyzing module <qdrii_phy_dly_cal_sm> in library <sram_process_table_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	CAL_DONE_ST = 3'b100
	CLK_PERIOD = 32'sb00000000000000000000111110100000
	COMP_1 = 3'b001
	COMP_2 = 3'b010
	CQ_Q_TAP_DEC = 9'b001000000
	CQ_Q_TAP_INC = 9'b000100000
	CQ_TAP_INC = 9'b000000010
	CQ_TAP_RST = 9'b000000100
	CQ_WIDTH = 32'sb00000000000000000000000000000001
	DATA_WIDTH = 32'sb00000000000000000000000000100100
	DEBUG_EN = 32'sb00000000000000000000000000000000
	DEBUG_ST = 9'b100000000
	IDLE = 9'b000000001
	PATTERN_A = 9'b111111111
	PATTERN_B = 9'b000000000
	PATTERN_C = 9'b101010101
	PATTERN_D = 9'b010101010
	Q_ERROR_1 = 6'b000010
	Q_ERROR_1_2 = 6'b001000
	Q_ERROR_2 = 6'b000100
	Q_ERROR_2_2 = 6'b010000
	Q_ERROR_CHECK = 6'b000001
	Q_ERROR_ST = 6'b100000
	Q_PER_CQ = 32'sb00000000000000000000000000010010
	Q_PER_CQ_9 = 32'sb00000000000000000000000000000010
	Q_TAP_INC = 9'b000001000
	Q_TAP_RST = 9'b000010000
	TAP_WAIT = 9'b010000000
	half_period_taps = 26
	low_freq_min_window = 32'b00000000000000000000000000011010
Module <qdrii_phy_dly_cal_sm> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <SRL_RDEN_CLK0> in unit <qdrii_phy_dly_cal_sm>.
    Set user-defined property "INIT =  0" for instance <WE_CLK0_INST> in unit <qdrii_phy_dly_cal_sm>.
Analyzing module <qdrii_top_user_interface> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_user_interface> is correct for synthesis.
 
Analyzing module <qdrii_top_rd_interface> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
Module <qdrii_top_rd_interface> is correct for synthesis.
 
Analyzing module <qdrii_top_rd_addr_interface> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
Module <qdrii_top_rd_addr_interface> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "ALMOST_FULL_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "DATA_WIDTH =  36" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36> in unit <qdrii_top_rd_addr_interface>.
Analyzing module <qdrii_top_wr_interface> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_wr_interface> is correct for synthesis.
 
Analyzing module <qdrii_top_wr_addr_interface> in library <sram_process_table_v1_00_a>.
	ADDR_WIDTH = 32'sb00000000000000000000000000010011
Module <qdrii_top_wr_addr_interface> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "ALMOST_FULL_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "DATA_WIDTH =  36" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36> in unit <qdrii_top_wr_addr_interface>.
Analyzing module <qdrii_top_wr_data_interface> in library <sram_process_table_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	BW_WIDTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_wr_data_interface> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <USER_W_N_FF> in unit <qdrii_top_wr_data_interface>.
Analyzing module <qdrii_top_wrdata_fifo> in library <sram_process_table_v1_00_a>.
	DATA_WIDTH = 32'sb00000000000000000000000000100100
Module <qdrii_top_wrdata_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36_72_LSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "ALMOST_EMPTY_OFFSET =  080" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  080" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36_72_MSB> in unit <qdrii_top_wrdata_fifo>.
Analyzing module <qdrii_top_wrdata_bw_fifo> in library <sram_process_table_v1_00_a>.
	BW_WIDTH = 32'sb00000000000000000000000000000100
Module <qdrii_top_wrdata_bw_fifo> is correct for synthesis.
 
    Set user-defined property "ALMOST_EMPTY_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "ALMOST_FULL_OFFSET =  0080" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "DATA_WIDTH =  36" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "DO_REG =  1" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "EN_SYN =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <U_FIFO36> in unit <qdrii_top_wrdata_bw_fifo>.
Analyzing module <qdrii_top_ctrl_sm> in library <sram_process_table_v1_00_a>.
	BURST_LENGTH = 32'sb00000000000000000000000000000100
	IDLE = 3'b100
	INIT = 3'b000
	READ = 3'b001
	WRITE = 3'b010
	WRITE_READ = 3'b011
Module <qdrii_top_ctrl_sm> is correct for synthesis.
 
Analyzing module <qdrii_infrastructure> in library <sram_process_table_v1_00_a>.
	RST_ACT_LOW = 32'sb00000000000000000000000000000001
	RST_SYNC_NUM = 32'sb00000000000000000000000000011001
Module <qdrii_infrastructure> is correct for synthesis.
 
    Set property "syn_maxfan = 10" for signal <rst270_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst180_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst200_sync_r>.
    Set property "syn_maxfan = 10" for signal <rst0_sync_r>.
    Set property "buffer_type = none" for signal <rst0_sync_r>.
Analyzing module <qdrii_idelay_ctrl> in library <sram_process_table_v1_00_a>.
	IODELAY_GRP = "IODELAY_MIG"
Module <qdrii_idelay_ctrl> is correct for synthesis.
 
    Set user-defined property "IODELAY_GROUP =  IODELAY_MIG" for instance <U_IDELAYCTRL> in unit <qdrii_idelay_ctrl>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <j> in unit <ipif_regs> has a constant value of 11 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<639>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<638>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<637>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<636>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<635>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<634>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<633>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<632>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<631>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<630>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<629>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<628>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<627>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<607>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<606>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<605>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<604>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<603>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<602>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<601>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<600>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<599>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<598>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<597>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<596>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<595>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<594>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<593>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<592>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<591>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<590>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<589>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<588>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<587>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<586>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<585>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<584>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<583>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<582>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<581>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<580>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<579>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<578>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<575>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<574>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<573>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<572>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<571>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<570>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<569>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<568>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<567>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<566>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<565>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<564>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<563>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<562>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<561>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<560>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<559>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<558>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<557>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<556>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<555>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<554>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<553>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<552>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<551>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<550>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<549>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<548>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<511>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<510>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<509>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<508>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<507>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<506>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<505>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<504>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<503>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<502>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<501>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<500>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<499>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<498>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<497>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<496>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<495>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<494>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<493>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<492>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<491>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<490>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<489>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<488>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<487>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<486>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<485>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<484>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<483>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<482>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<481>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<480>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<479>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<478>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<477>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<476>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<475>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<474>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<473>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<472>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<471>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<470>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<469>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<468>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<467>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<466>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<465>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<464>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<463>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<462>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<461>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<460>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<459>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<458>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<457>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<456>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<455>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<454>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<453>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<452>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<451>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<450>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<449>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<448>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<447>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<446>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<445>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<444>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<443>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<442>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<441>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<440>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<439>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<438>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<437>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<436>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<435>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ro_regs<434>> in unit <update_reg_rw_arbiter> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <addr_count_data_ID_1<0>> in unit <test_r_w_ctrl> has a constant value of 000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <addr_count_data_ID_2<0>> in unit <test_r_w_ctrl> has a constant value of 000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <addr_count_data_ID_3<0>> in unit <test_r_w_ctrl> has a constant value of 000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <qdrii_phy_en> has a constant value of 10 during circuit operation. The register is replaced by logic.

Synthesizing Unit <ipif_regs>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/ipif_regs.v".
WARNING:Xst:1305 - Output <rw_regs<64>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Bus2IP_Addr<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <wo_regs<32>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ro_regs<672>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IP2Bus_WrAck>.
    Found 1-bit register for signal <IP2Bus_RdAck>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 32-bit 23-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 5-bit comparator greatequal for signal <IP2Bus_Data$cmp_ge0000> created at line 159.
    Found 5-bit comparator less for signal <IP2Bus_RdAck$cmp_lt0000> created at line 159.
    Found 5-bit comparator less for signal <IP2Bus_WrAck$cmp_lt0000> created at line 139.
    Found 96-bit register for signal <reg_file_wr_port>.
    Found 5-bit comparator greatequal for signal <reg_file_wr_port_0$cmp_ge0000> created at line 139.
    Summary:
	inferred 130 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ipif_regs> synthesized.


Synthesizing Unit <test_sketch_calculate>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/test_sketch_calculate.v".
WARNING:Xst:647 - Input <tuser<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<192:121>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<104:89>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<24:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <axififo_din<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <prev_eth_type> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <REG_READ> is used but never assigned. This sourceless signal will be automatically connected to value 10.
WARNING:Xst:653 - Signal <IDLE> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <HASH_UPDATE> is used but never assigned. This sourceless signal will be automatically connected to value 01.
    Found 2-bit register for signal <state>.
    Found 16-bit register for signal <byte_count>.
    Found 32-bit register for signal <dest_ip>.
    Found 16-bit register for signal <dest_port>.
    Found 8-bit register for signal <eth_protocol>.
    Found 2-bit register for signal <packet_last>.
    Found 2-bit adder for signal <packet_last$addsub0000>.
    Found 16-bit register for signal <prev_dest_port>.
    Found 8-bit register for signal <prev_eth_protocol>.
    Found 16-bit register for signal <prev_src_port>.
    Found 32-bit register for signal <src_ip>.
    Found 16-bit register for signal <src_port>.
    Summary:
	inferred 164 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <test_sketch_calculate> synthesized.


Synthesizing Unit <qdrii_infrastructure>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/qdrii_infrastructure.v".
    Found 25-bit register for signal <rst0_sync_r>.
    Found 25-bit register for signal <rst180_sync_r>.
    Found 25-bit register for signal <rst200_sync_r>.
    Found 25-bit register for signal <rst270_sync_r>.
    Summary:
	inferred 100 D-type flip-flop(s).
Unit <qdrii_infrastructure> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd".
WARNING:Xst:647 - Input <Address_In_Erly<0:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrce_expnd_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdce_expnd_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <small_fifo>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/small_fifo_v3.v".
    Found 4x417-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 3-bit comparator greatequal for signal <nearly_full>.
    Found 3-bit comparator greatequal for signal <prog_full>.
    Found 417-bit register for signal <dout>.
    Found 3-bit updown counter for signal <depth>.
    Found 2-bit up counter for signal <rd_ptr>.
    Found 2-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred 417 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo> synthesized.


Synthesizing Unit <compare_addr>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/compare_addr.v".
    Found 1-bit register for signal <comp_addr_valid>.
    Found 4-bit register for signal <data_comp_result>.
    Found 19-bit comparator equal for signal <comp_result_0$cmp_eq0000> created at line 121.
    Found 19-bit comparator equal for signal <comp_result_1$cmp_eq0000> created at line 132.
    Found 19-bit comparator equal for signal <comp_result_10$cmp_eq0000> created at line 231.
    Found 19-bit comparator equal for signal <comp_result_11$cmp_eq0000> created at line 242.
    Found 19-bit comparator equal for signal <comp_result_12$cmp_eq0000> created at line 253.
    Found 19-bit comparator equal for signal <comp_result_13$cmp_eq0000> created at line 264.
    Found 19-bit comparator equal for signal <comp_result_2$cmp_eq0000> created at line 143.
    Found 19-bit comparator equal for signal <comp_result_3$cmp_eq0000> created at line 154.
    Found 19-bit comparator equal for signal <comp_result_4$cmp_eq0000> created at line 165.
    Found 19-bit comparator equal for signal <comp_result_5$cmp_eq0000> created at line 176.
    Found 19-bit comparator equal for signal <comp_result_6$cmp_eq0000> created at line 187.
    Found 19-bit comparator equal for signal <comp_result_7$cmp_eq0000> created at line 198.
    Found 19-bit comparator equal for signal <comp_result_8$cmp_eq0000> created at line 209.
    Found 19-bit comparator equal for signal <comp_result_9$cmp_eq0000> created at line 220.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  14 Comparator(s).
Unit <compare_addr> synthesized.


Synthesizing Unit <compare_sram_id>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/compare_sram_id.v".
WARNING:Xst:1305 - Output <id_comp_zero_valid> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <change_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <id_comp_result_valid> is never assigned. Tied to value 0.
    Found 2-bit register for signal <comp_result_0>.
    Found 2-bit register for signal <comp_result_1>.
    Found 2-bit register for signal <comp_result_2>.
    Found 2-bit register for signal <comp_result_3>.
    Found 2-bit register for signal <comp_result_4>.
    Found 2-bit register for signal <comp_result_5>.
    Found 2-bit register for signal <comp_result_6>.
    Found 2-bit register for signal <comp_result_7>.
    Found 2-bit register for signal <comp_result_8>.
    Found 2-bit register for signal <comp_result_9>.
    Found 2-bit register for signal <comp_result_10>.
    Found 2-bit register for signal <comp_result_11>.
    Found 2-bit register for signal <comp_result_12>.
    Found 2-bit register for signal <comp_result_13>.
    Found 16-bit comparator equal for signal <comp_result_0$cmp_eq0000> created at line 105.
    Found 16-bit comparator equal for signal <comp_result_1$cmp_eq0000> created at line 127.
    Found 16-bit comparator equal for signal <comp_result_10$cmp_eq0000> created at line 325.
    Found 16-bit comparator equal for signal <comp_result_11$cmp_eq0000> created at line 347.
    Found 16-bit comparator equal for signal <comp_result_12$cmp_eq0000> created at line 369.
    Found 16-bit comparator equal for signal <comp_result_13$cmp_eq0000> created at line 391.
    Found 16-bit comparator equal for signal <comp_result_2$cmp_eq0000> created at line 149.
    Found 16-bit comparator equal for signal <comp_result_3$cmp_eq0000> created at line 171.
    Found 16-bit comparator equal for signal <comp_result_4$cmp_eq0000> created at line 193.
    Found 16-bit comparator equal for signal <comp_result_5$cmp_eq0000> created at line 215.
    Found 16-bit comparator equal for signal <comp_result_6$cmp_eq0000> created at line 237.
    Found 16-bit comparator equal for signal <comp_result_7$cmp_eq0000> created at line 259.
    Found 16-bit comparator equal for signal <comp_result_8$cmp_eq0000> created at line 281.
    Found 16-bit comparator equal for signal <comp_result_9$cmp_eq0000> created at line 303.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred  14 Comparator(s).
Unit <compare_sram_id> synthesized.


Synthesizing Unit <qdrii_top_ctrl_sm>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_ctrl_sm.v".
INFO:Xst:1799 - State 011 is never reached in FSM <Current_State>.
    Found finite state machine <FSM_0> for signal <Current_State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <qdrii_top_ctrl_sm> synthesized.


Synthesizing Unit <qdrii_phy_init_sm>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_init_sm.v".
WARNING:Xst:646 - Signal <q_init_delay_done_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 00000000100000 is never reached in FSM <phy_init_cs>.
INFO:Xst:1799 - State 00000010000000 is never reached in FSM <phy_init_cs>.
INFO:Xst:1799 - State 00100000000000 is never reached in FSM <phy_init_cs>.
    Found finite state machine <FSM_1> for signal <phy_init_cs>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 17                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000001                                 |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <dly_cal_start>.
    Found 1-bit register for signal <init_cnt_done>.
    Found 1-bit register for signal <cal_done>.
    Found 1-bit register for signal <we_cal_start>.
    Found 1-bit register for signal <cal_done_2r>.
    Found 1-bit register for signal <cal_done_3r>.
    Found 1-bit register for signal <cal_done_4r>.
    Found 1-bit register for signal <cal_done_5r>.
    Found 1-bit register for signal <cal_done_r>.
    Found 1-bit register for signal <cq_active>.
    Found 11-bit up counter for signal <cq_cnt>.
    Found 1-bit register for signal <dly_ready_2r>.
    Found 1-bit register for signal <dly_ready_r>.
    Found 4-bit down counter for signal <dummy_rd_cnt>.
    Found 32-bit up counter for signal <init_max_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <qdrii_phy_init_sm> synthesized.


Synthesizing Unit <qdrii_phy_en>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_en.v".
WARNING:Xst:647 - Input <we_in<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <en_cal_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <check_count>.
    Found 1-bit register for signal <data_valid_r>.
    Found 1-bit register for signal <dec_flag>.
    Found 4-bit register for signal <dec_srl_val>.
    Found 4-bit comparator equal for signal <dec_srl_val$cmp_eq0000> created at line 179.
    Found 4-bit comparator less for signal <dec_srl_val$cmp_lt0000> created at line 180.
    Found 1-bit register for signal <inc_flag>.
    Found 4-bit register for signal <inc_srl_val>.
    Found 4-bit comparator greatequal for signal <inc_srl_val$cmp_ge0000> created at line 180.
    Found 2-bit register for signal <mux_sel>.
    Found 1-bit register for signal <mux_sel_align>.
    Found 1-bit register for signal <mux_sel_done>.
    Found 36-bit register for signal <rd_data_fall_r>.
    Found 36-bit register for signal <rd_data_rise_r>.
    Found 2-bit register for signal <rden_dec>.
    Found 4-bit comparator not equal for signal <rden_dec_0$cmp_ne0000> created at line 208.
    Found 4-bit comparator not equal for signal <rden_dec_1$cmp_ne0000> created at line 208.
    Found 2-bit register for signal <rden_inc>.
    Found 4-bit comparator equal for signal <rden_inc_0$cmp_eq0000> created at line 198.
    Found 4-bit comparator equal for signal <rden_inc_1$cmp_eq0000> created at line 198.
    Found 8-bit register for signal <srl_count_2r>.
    Found 8-bit register for signal <srl_count_r>.
    Found 1-bit register for signal <we_cal_done_2r>.
    Found 1-bit register for signal <we_cal_done_3r>.
    Found 1-bit register for signal <we_cal_done_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 114 D-type flip-flop(s).
	inferred   7 Comparator(s).
Unit <qdrii_phy_en> synthesized.


Synthesizing Unit <AxiToFifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/axififo.v".
WARNING:Xst:647 - Input <tid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tdest> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tkeep> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wfull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tuser_wfull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tuser_w_almost_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rinc_prev> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prev_tdata<63:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_latched_queue_id> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_dout_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_full> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <latched_queue_id> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <input_fifo_cnt>.
    Found 1-bit register for signal <allow_packet>.
    Found 201-bit register for signal <fifo_data>.
    Found 19-bit register for signal <mem_usage>.
    Found 32-bit adder for signal <next_input_fifo_cnt$addsub0000> created at line 169.
    Found 19-bit addsub for signal <next_mem_usage$share0000>.
    Found 2-bit adder for signal <next_packing_state$addsub0000> created at line 286.
    Found 19-bit comparator greater for signal <old_winc_73$cmp_gt0000> created at line 181.
    Found 1-bit register for signal <packet_start>.
    Found 2-bit register for signal <packing_state>.
    Found 19-bit register for signal <prev_mem_usage>.
    Found 256-bit register for signal <prev_tdata>.
    Found 1-bit register for signal <prev_tlast>.
    Found 5-bit register for signal <prev_tstrb_count>.
    Found 1-bit xor15 for signal <tstrb_count<1>>.
    Found 1-bit xor18 for signal <tstrb_count_0$xor0000> created at line 221.
    Found 128-bit register for signal <tuser_data>.
    Found 1-bit register for signal <winc_fifo>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <prev_tdata>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 666 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Xor(s).
Unit <AxiToFifo> synthesized.


Synthesizing Unit <test_r_w_ctrl>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/test_r_w_ctrl.v".
WARNING:Xst:1305 - Output <read_burst_state> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <write_full> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <next_write_burst_state> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <sram_read_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <read_data_queue_id> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <read_empty> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <sram_write_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <write_data_rn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_rmw_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_vaild_num> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_3_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_3<13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_3<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_2_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_2<13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_2<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_1_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_1<13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<12><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<11><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<10><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<9><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<8><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<7><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<6><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<5><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<4><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<3><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<2><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<1><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <id_comp_result_ID_0<0><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <id_comp_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delay_reg_read_start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delay_addr_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delay_1_din> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delay4_write_data_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delay4_write_data_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delay4_write_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <data_r_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_delay_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <comp_addr_valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dout_burst_ready>.
    Found 1-bit register for signal <din_ready>.
    Found 19-bit register for signal <dout_addr>.
    Found 4-bit register for signal <state_init>.
    Found 19-bit register for signal <din_addr>.
    Found 216-bit register for signal <dout>.
    Found 770-bit register for signal <addr_count_data>.
    Found 4-bit adder for signal <addr_count_data_10$add0000> created at line 4229.
    Found 16-bit adder for signal <addr_count_data_10$add0001> created at line 4229.
    Found 4-bit adder for signal <addr_count_data_11$add0000> created at line 4697.
    Found 16-bit adder for signal <addr_count_data_11$add0001> created at line 4697.
    Found 4-bit adder for signal <addr_count_data_12$add0000> created at line 5165.
    Found 16-bit adder for signal <addr_count_data_12$add0001> created at line 5165.
    Found 4-bit adder for signal <addr_count_data_13$add0000> created at line 5633.
    Found 16-bit adder for signal <addr_count_data_13$add0001> created at line 5633.
    Found 4-bit adder for signal <addr_count_data_2$add0000> created at line 1177.
    Found 16-bit adder for signal <addr_count_data_2$add0001> created at line 1177.
    Found 4-bit adder for signal <addr_count_data_3$add0000> created at line 1297.
    Found 16-bit adder for signal <addr_count_data_3$add0001> created at line 1297.
    Found 4-bit adder for signal <addr_count_data_4$add0000> created at line 1535.
    Found 16-bit adder for signal <addr_count_data_4$add0001> created at line 1535.
    Found 4-bit adder for signal <addr_count_data_5$add0000> created at line 1889.
    Found 16-bit adder for signal <addr_count_data_5$add0001> created at line 1889.
    Found 4-bit adder for signal <addr_count_data_6$add0000> created at line 2357.
    Found 16-bit adder for signal <addr_count_data_6$add0001> created at line 2357.
    Found 4-bit adder for signal <addr_count_data_7$add0000> created at line 2825.
    Found 16-bit adder for signal <addr_count_data_7$add0001> created at line 2825.
    Found 4-bit adder for signal <addr_count_data_8$add0000> created at line 3293.
    Found 16-bit adder for signal <addr_count_data_8$add0001> created at line 3293.
    Found 4-bit adder for signal <addr_count_data_9$add0000> created at line 3761.
    Found 16-bit adder for signal <addr_count_data_9$add0001> created at line 3761.
    Found 432-bit register for signal <addr_count_data_ID_1<12:1>>.
    Found 4-bit adder for signal <addr_count_data_ID_1_10$add0000> created at line 4768.
    Found 16-bit adder for signal <addr_count_data_ID_1_10$add0001> created at line 4768.
    Found 4-bit adder for signal <addr_count_data_ID_1_11$add0000> created at line 5236.
    Found 16-bit adder for signal <addr_count_data_ID_1_11$add0001> created at line 5236.
    Found 4-bit adder for signal <addr_count_data_ID_1_12$add0000> created at line 5704.
    Found 16-bit adder for signal <addr_count_data_ID_1_12$add0001> created at line 5704.
    Found 4-bit adder for signal <addr_count_data_ID_1_2$add0000> created at line 1368.
    Found 16-bit adder for signal <addr_count_data_ID_1_2$add0001> created at line 1368.
    Found 4-bit adder for signal <addr_count_data_ID_1_3$add0000> created at line 1606.
    Found 16-bit adder for signal <addr_count_data_ID_1_3$add0001> created at line 1606.
    Found 4-bit adder for signal <addr_count_data_ID_1_4$add0000> created at line 1960.
    Found 16-bit adder for signal <addr_count_data_ID_1_4$add0001> created at line 1960.
    Found 4-bit adder for signal <addr_count_data_ID_1_5$add0000> created at line 2428.
    Found 16-bit adder for signal <addr_count_data_ID_1_5$add0001> created at line 2428.
    Found 4-bit adder for signal <addr_count_data_ID_1_6$add0000> created at line 2896.
    Found 16-bit adder for signal <addr_count_data_ID_1_6$add0001> created at line 2896.
    Found 4-bit adder for signal <addr_count_data_ID_1_7$add0000> created at line 3364.
    Found 16-bit adder for signal <addr_count_data_ID_1_7$add0001> created at line 3364.
    Found 4-bit adder for signal <addr_count_data_ID_1_8$add0000> created at line 3832.
    Found 16-bit adder for signal <addr_count_data_ID_1_8$add0001> created at line 3832.
    Found 4-bit adder for signal <addr_count_data_ID_1_9$add0000> created at line 4300.
    Found 16-bit adder for signal <addr_count_data_ID_1_9$add0001> created at line 4300.
    Found 396-bit register for signal <addr_count_data_ID_2<11:1>>.
    Found 4-bit adder for signal <addr_count_data_ID_2_10$add0000> created at line 5306.
    Found 16-bit adder for signal <addr_count_data_ID_2_10$add0001> created at line 5306.
    Found 4-bit adder for signal <addr_count_data_ID_2_11$add0000> created at line 5774.
    Found 16-bit adder for signal <addr_count_data_ID_2_11$add0001> created at line 5774.
    Found 4-bit adder for signal <addr_count_data_ID_2_2$add0000> created at line 1676.
    Found 16-bit adder for signal <addr_count_data_ID_2_2$add0001> created at line 1676.
    Found 4-bit adder for signal <addr_count_data_ID_2_3$add0000> created at line 2030.
    Found 16-bit adder for signal <addr_count_data_ID_2_3$add0001> created at line 2030.
    Found 4-bit adder for signal <addr_count_data_ID_2_4$add0000> created at line 2498.
    Found 16-bit adder for signal <addr_count_data_ID_2_4$add0001> created at line 2498.
    Found 4-bit adder for signal <addr_count_data_ID_2_5$add0000> created at line 2966.
    Found 16-bit adder for signal <addr_count_data_ID_2_5$add0001> created at line 2966.
    Found 4-bit adder for signal <addr_count_data_ID_2_6$add0000> created at line 3434.
    Found 16-bit adder for signal <addr_count_data_ID_2_6$add0001> created at line 3434.
    Found 4-bit adder for signal <addr_count_data_ID_2_7$add0000> created at line 3902.
    Found 16-bit adder for signal <addr_count_data_ID_2_7$add0001> created at line 3902.
    Found 4-bit adder for signal <addr_count_data_ID_2_8$add0000> created at line 4370.
    Found 16-bit adder for signal <addr_count_data_ID_2_8$add0001> created at line 4370.
    Found 4-bit adder for signal <addr_count_data_ID_2_9$add0000> created at line 4838.
    Found 16-bit adder for signal <addr_count_data_ID_2_9$add0001> created at line 4838.
    Found 360-bit register for signal <addr_count_data_ID_3<10:1>>.
    Found 4-bit adder for signal <addr_count_data_ID_3_10$add0000> created at line 5843.
    Found 16-bit adder for signal <addr_count_data_ID_3_10$add0001> created at line 5843.
    Found 4-bit adder for signal <addr_count_data_ID_3_2$add0000> created at line 2099.
    Found 16-bit adder for signal <addr_count_data_ID_3_2$add0001> created at line 2099.
    Found 4-bit adder for signal <addr_count_data_ID_3_3$add0000> created at line 2567.
    Found 16-bit adder for signal <addr_count_data_ID_3_3$add0001> created at line 2567.
    Found 4-bit adder for signal <addr_count_data_ID_3_4$add0000> created at line 3035.
    Found 16-bit adder for signal <addr_count_data_ID_3_4$add0001> created at line 3035.
    Found 4-bit adder for signal <addr_count_data_ID_3_5$add0000> created at line 3503.
    Found 16-bit adder for signal <addr_count_data_ID_3_5$add0001> created at line 3503.
    Found 4-bit adder for signal <addr_count_data_ID_3_6$add0000> created at line 3971.
    Found 16-bit adder for signal <addr_count_data_ID_3_6$add0001> created at line 3971.
    Found 4-bit adder for signal <addr_count_data_ID_3_7$add0000> created at line 4439.
    Found 16-bit adder for signal <addr_count_data_ID_3_7$add0001> created at line 4439.
    Found 4-bit adder for signal <addr_count_data_ID_3_8$add0000> created at line 4907.
    Found 16-bit adder for signal <addr_count_data_ID_3_8$add0001> created at line 4907.
    Found 4-bit adder for signal <addr_count_data_ID_3_9$add0000> created at line 5375.
    Found 16-bit adder for signal <addr_count_data_ID_3_9$add0001> created at line 5375.
    Found 16-bit register for signal <byte_count_ID_0>.
    Found 16-bit register for signal <byte_count_ID_1>.
    Found 16-bit register for signal <byte_count_ID_2>.
    Found 16-bit register for signal <byte_count_ID_3>.
    Found 1-bit adder for signal <count_data_num$addsub0000> created at line 778.
    Found 1-bit register for signal <count_data_rn>.
    Found 1-bit adder for signal <count_data_rn$addsub0000> created at line 163.
    Found 14-bit register for signal <data_bit_array>.
    Found 16-bit register for signal <delay1_byte_count_ID_2>.
    Found 16-bit register for signal <delay1_byte_count_ID_3>.
    Found 4-bit register for signal <delay1_packet_count_ID_2>.
    Found 4-bit register for signal <delay1_packet_count_ID_3>.
    Found 16-bit register for signal <delay1_SRAM_ID_2>.
    Found 16-bit register for signal <delay1_SRAM_ID_3>.
    Found 201-bit register for signal <delay1_write_data>.
    Found 32-bit register for signal <delay1_write_data_addr>.
    Found 1-bit register for signal <delay1_write_data_valid>.
    Found 16-bit register for signal <delay2_byte_count_ID_2>.
    Found 16-bit register for signal <delay2_byte_count_ID_3>.
    Found 4-bit register for signal <delay2_packet_count_ID_2>.
    Found 4-bit register for signal <delay2_packet_count_ID_3>.
    Found 16-bit register for signal <delay2_SRAM_ID_2>.
    Found 16-bit register for signal <delay2_SRAM_ID_3>.
    Found 32-bit register for signal <delay2_write_data_addr>.
    Found 16-bit register for signal <delay_byte_count_ID_0>.
    Found 16-bit adder for signal <delay_byte_count_ID_0$addsub0000> created at line 228.
    Found 16-bit register for signal <delay_byte_count_ID_1>.
    Found 216-bit register for signal <delay_din>.
    Found 4-bit register for signal <delay_packet_count_ID_0>.
    Found 4-bit adder for signal <delay_packet_count_ID_0$addsub0000> created at line 227.
    Found 4-bit register for signal <delay_packet_count_ID_1>.
    Found 19-bit register for signal <delay_rmw_addr>.
    Found 16-bit register for signal <delay_SRAM_ID_0>.
    Found 16-bit register for signal <delay_SRAM_ID_1>.
    Found 1-bit register for signal <diend_shift_update>.
    Found 19-bit adder for signal <next_din_addr$share0000> created at line 637.
    Found 19-bit adder for signal <next_dout_data$add0001> created at line 675.
    Found 16-bit comparator equal for signal <next_dout_data_179$cmp_eq0001> created at line 814.
    Found 16-bit comparator equal for signal <next_dout_data_179$cmp_eq0002> created at line 860.
    Found 16-bit comparator equal for signal <next_dout_data_215$cmp_eq0001> created at line 794.
    Found 16-bit comparator equal for signal <next_dout_data_215$cmp_eq0002> created at line 842.
    Found 4-bit register for signal <packet_count_ID_0>.
    Found 4-bit adder for signal <packet_count_ID_0$add0000> created at line 6101.
    Found 16-bit adder for signal <packet_count_ID_0$add0001> created at line 6101.
    Found 4-bit register for signal <packet_count_ID_1>.
    Found 4-bit adder for signal <packet_count_ID_1$add0000> created at line 6172.
    Found 16-bit adder for signal <packet_count_ID_1$add0001> created at line 6172.
    Found 4-bit register for signal <packet_count_ID_2>.
    Found 4-bit adder for signal <packet_count_ID_2$add0000> created at line 6242.
    Found 16-bit adder for signal <packet_count_ID_2$add0001> created at line 6242.
    Found 4-bit register for signal <packet_count_ID_3>.
    Found 4-bit adder for signal <packet_count_ID_3$add0000> created at line 6311.
    Found 16-bit adder for signal <packet_count_ID_3$add0001> created at line 6311.
    Found 1-bit register for signal <pre_count_data_num>.
    Found 1-bit register for signal <pre_mod_finish>.
    Found 19-bit register for signal <rmw_addr>.
    Found 16-bit up counter for signal <shift_reg_read_signal>.
    Found 16-bit register for signal <SRAM_ID_0>.
    Found 16-bit register for signal <SRAM_ID_1>.
    Found 16-bit register for signal <SRAM_ID_2>.
    Found 16-bit register for signal <SRAM_ID_3>.
    Found 19-bit up counter for signal <test>.
    Found 8-bit up counter for signal <vaild_count>.
    Found 8-bit subtractor for signal <vaild_count$addsub0000> created at line 325.
INFO:Xst:738 - HDL ADVISOR - 432 flip-flops were inferred for signal <addr_count_data_ID_1>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 396 flip-flops were inferred for signal <addr_count_data_ID_2>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 360 flip-flops were inferred for signal <addr_count_data_ID_3>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 770 flip-flops were inferred for signal <addr_count_data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   3 Counter(s).
	inferred 3116 D-type flip-flop(s).
	inferred 101 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <test_r_w_ctrl> synthesized.


Synthesizing Unit <qdrii_idelay_ctrl>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_idelay_ctrl.v".
Unit <qdrii_idelay_ctrl> synthesized.


Synthesizing Unit <slave_attachment>.
    Related source file is "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd".
WARNING:Xst:647 - Input <S_AXI_ARADDR<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWADDR<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <s_axi_arready_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_for_gaps_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK                (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4-bit up counter for signal <dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <slave_attachment> synthesized.


Synthesizing Unit <fallthrough_small_fifo>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/verilog/fallthrough_small_fifo_v2.v".
    Found 417-bit register for signal <dout>.
    Found 1-bit register for signal <dout_valid>.
    Found 1-bit register for signal <fifo_valid>.
    Found 417-bit register for signal <middle_dout>.
    Found 1-bit register for signal <middle_valid>.
    Found 1-bit xor2 for signal <will_update_middle$xor0000> created at line 63.
INFO:Xst:738 - HDL ADVISOR - 417 flip-flops were inferred for signal <middle_dout>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 837 D-type flip-flop(s).
Unit <fallthrough_small_fifo> synthesized.


Synthesizing Unit <qdrii_phy_addr_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_addr_io.v".
WARNING:Xst:647 - Input <dummy_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_init_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dummy_write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_init_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_rst_180> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_rst_270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wr_init_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_init_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_wr_3r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_wr_2r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_rd_3r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_ad_rd_2r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_write_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dummy_read_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit register for signal <address_int_ff>.
    Found 19-bit register for signal <fifo_ad_rd_r>.
    Found 19-bit register for signal <fifo_ad_wr_r>.
    Summary:
	inferred  57 D-type flip-flop(s).
Unit <qdrii_phy_addr_io> synthesized.


Synthesizing Unit <qdrii_phy_clk_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_clk_io.v".
WARNING:Xst:647 - Input <user_rst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <qdr_dll_off_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <qdrii_phy_clk_io> synthesized.


Synthesizing Unit <qdrii_phy_bw_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_bw_io.v".
Unit <qdrii_phy_bw_io> synthesized.


Synthesizing Unit <qdrii_phy_d_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_d_io.v".
Unit <qdrii_phy_d_io> synthesized.


Synthesizing Unit <qdrii_phy_cq_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_cq_io.v".
Unit <qdrii_phy_cq_io> synthesized.


Synthesizing Unit <qdrii_phy_dly_cal_sm>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_dly_cal_sm.v".
WARNING:Xst:1780 - Signal <rd_en_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100000000 is never reached in FSM <next_state>.
    Found finite state machine <FSM_4> for signal <q_error_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_r                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <next_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 642                                            |
    | Inputs             | 17                                             |
    | Outputs            | 8                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | next_state$or0000         (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <comp_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_r                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cq_dly_ce>.
    Found 1-bit register for signal <q_dly_rst>.
    Found 1-bit register for signal <q_init_delay_done>.
    Found 1-bit register for signal <we_cal_done>.
    Found 1-bit register for signal <q_dly_ce>.
    Found 1-bit register for signal <cq_dly_inc>.
    Found 1-bit register for signal <q_dly_inc>.
    Found 1-bit register for signal <cq_dly_rst>.
    Found 1-bit register for signal <cal1_chk>.
    Found 1-bit register for signal <cal1_error>.
    Found 1-bit register for signal <cal2_chk_1>.
    Found 1-bit register for signal <cal2_chk_2>.
    Found 1-bit register for signal <cal_begin>.
    Found 1-bit register for signal <cq_cal_done>.
    Found 6-bit comparator equal for signal <cq_cal_done$cmp_eq0000> created at line 1019.
    Found 6-bit comparator equal for signal <cq_cal_done$cmp_eq0001> created at line 1019.
    Found 6-bit register for signal <cq_final_tap_cnt>.
    Found 6-bit adder for signal <cq_final_tap_cnt$add0000> created at line 1003.
    Found 6-bit up counter for signal <cq_hold_range>.
    Found 6-bit comparator greater for signal <cq_inc_flag$cmp_gt0000> created at line 909.
    Found 1-bit register for signal <cq_initdelay_inc_done>.
    Found 1-bit register for signal <cq_initdelay_inc_done_2r>.
    Found 1-bit register for signal <cq_initdelay_inc_done_r>.
    Found 1-bit register for signal <cq_q_detect_done>.
    Found 1-bit register for signal <cq_q_detect_done_2r>.
    Found 1-bit register for signal <cq_q_detect_done_r>.
    Found 1-bit register for signal <cq_rst_done>.
    Found 6-bit up counter for signal <cq_setup_range>.
    Found 6-bit updown counter for signal <cq_tap_cnt>.
    Found 6-bit up counter for signal <cq_tap_range>.
    Found 6-bit register for signal <cq_tap_range_center>.
    Found 6-bit comparator less for signal <cq_tap_range_center_w$cmp_lt0000> created at line 991.
    Found 6-bit comparator less for signal <cq_tap_range_center_w$cmp_lt0001> created at line 991.
    Found 8-bit subtractor for signal <cq_tap_range_center_w$sub0000> created at line 991.
    Found 1-bit register for signal <dvw_detect_done>.
    Found 1-bit register for signal <dvw_detect_done_r>.
    Found 1-bit register for signal <end_of_taps>.
    Found 1-bit register for signal <first_edge_detect>.
    Found 1-bit register for signal <first_edge_detect_r>.
    Found 1-bit register for signal <insuff_window_detect>.
    Found 1-bit register for signal <insuff_window_detect_r>.
    Found 6-bit register for signal <insuff_window_taps>.
    Found 1-bit register for signal <q_delay_done_10r>.
    Found 1-bit register for signal <q_delay_done_11r>.
    Found 1-bit register for signal <q_delay_done_12r>.
    Found 1-bit register for signal <q_delay_done_13r>.
    Found 1-bit register for signal <q_delay_done_14r>.
    Found 1-bit register for signal <q_delay_done_15r>.
    Found 1-bit register for signal <q_delay_done_16r>.
    Found 1-bit register for signal <q_delay_done_17r>.
    Found 1-bit register for signal <q_delay_done_18r>.
    Found 1-bit register for signal <q_delay_done_19r>.
    Found 1-bit register for signal <q_delay_done_20r>.
    Found 1-bit register for signal <q_delay_done_21r>.
    Found 1-bit register for signal <q_delay_done_22r>.
    Found 1-bit register for signal <q_delay_done_23r>.
    Found 1-bit register for signal <q_delay_done_24r>.
    Found 1-bit register for signal <q_delay_done_25r>.
    Found 1-bit register for signal <q_delay_done_26r>.
    Found 1-bit register for signal <q_delay_done_27r>.
    Found 1-bit register for signal <q_delay_done_28r>.
    Found 1-bit register for signal <q_delay_done_29r>.
    Found 1-bit register for signal <q_delay_done_2r>.
    Found 1-bit register for signal <q_delay_done_30r>.
    Found 1-bit register for signal <q_delay_done_31r>.
    Found 1-bit register for signal <q_delay_done_32r>.
    Found 1-bit register for signal <q_delay_done_3r>.
    Found 1-bit register for signal <q_delay_done_4r>.
    Found 1-bit register for signal <q_delay_done_5r>.
    Found 1-bit register for signal <q_delay_done_6r>.
    Found 1-bit register for signal <q_delay_done_7r>.
    Found 1-bit register for signal <q_delay_done_8r>.
    Found 1-bit register for signal <q_delay_done_9r>.
    Found 1-bit register for signal <q_delay_done_r>.
    Found 1-bit register for signal <q_error>.
    Found 6-bit comparator greatequal for signal <q_inc_flag$cmp_ge0000> created at line 911.
    Found 6-bit comparator equal for signal <q_init_delay_done$cmp_eq0000> created at line 927.
    Found 6-bit comparator equal for signal <q_init_delay_done$cmp_eq0001> created at line 927.
    Found 1-bit register for signal <q_init_delay_done_2r>.
    Found 1-bit register for signal <q_init_delay_done_r>.
    Found 1-bit register for signal <q_initdelay_done_p>.
    Found 1-bit register for signal <q_initdelay_inc_done>.
    Found 6-bit comparator greatequal for signal <q_initdelay_inc_done$cmp_ge0000> created at line 830.
    Found 1-bit register for signal <q_initdelay_inc_done_2r>.
    Found 1-bit register for signal <q_initdelay_inc_done_r>.
    Found 1-bit register for signal <q_rst_done>.
    Found 6-bit updown counter for signal <q_tap_cnt>.
    Found 6-bit up counter for signal <q_tap_range>.
    Found 1-bit register for signal <rd_cmd>.
    Found 18-bit register for signal <rd_data_fall_r>.
    Found 18-bit register for signal <rd_data_rise_r>.
    Found 2-bit down counter for signal <rd_stb_cnt>.
    Found 4-bit updown counter for signal <rden_cnt_clk0>.
    Found 1-bit register for signal <second_edge_detect>.
    Found 1-bit register for signal <second_edge_detect_r>.
    Found 1-bit register for signal <start_cal_2r>.
    Found 1-bit register for signal <start_cal_3r>.
    Found 1-bit register for signal <start_cal_4r>.
    Found 1-bit register for signal <start_cal_5r>.
    Found 1-bit register for signal <start_cal_6r>.
    Found 1-bit register for signal <start_cal_r>.
    Found 6-bit register for signal <tap_inc_range>.
    Found 6-bit comparator greater for signal <tap_inc_val$cmp_gt0000> created at line 904.
    Found 6-bit subtractor for signal <tap_inc_val$sub0000> created at line 904.
    Found 6-bit subtractor for signal <tap_inc_val$sub0001> created at line 904.
    Found 3-bit up counter for signal <tap_wait_cnt>.
    Found 1-bit register for signal <tap_wait_en>.
    Found 1-bit register for signal <user_rst_r>.
    Found 1-bit register for signal <user_rst_r1>.
    Found 3-bit up counter for signal <we_cal_cnt>.
    Found 1-bit register for signal <we_cal_done_r>.
    Found 1-bit register for signal <write_cal_start>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  10 Counter(s).
	inferred 142 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <qdrii_phy_dly_cal_sm> synthesized.


Synthesizing Unit <qdrii_phy_v5_q_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_v5_q_io.v".
Unit <qdrii_phy_v5_q_io> synthesized.


Synthesizing Unit <qdrii_top_rd_addr_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_rd_addr_interface.v".
WARNING:Xst:646 - Signal <fifo_output_address<31:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_rd_addr_interface> synthesized.


Synthesizing Unit <qdrii_top_wr_addr_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wr_addr_interface.v".
WARNING:Xst:646 - Signal <fifo_adddress_output<31:19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_wr_addr_interface> synthesized.


Synthesizing Unit <qdrii_top_wrdata_fifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_msb_output<71:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_data_lsb_output<71:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_wrdata_fifo> synthesized.


Synthesizing Unit <qdrii_top_wrdata_bw_fifo>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wrdata_bw_fifo.v".
WARNING:Xst:646 - Signal <fifo_data_out<35:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_top_wrdata_bw_fifo> synthesized.


Synthesizing Unit <update_reg_rw_arbiter>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/update_reg_rw_arbiter.v".
WARNING:Xst:647 - Input <rw_regs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <universal_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <reg_read_r_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_eth_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_tvalid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_tlast> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WRITE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <WAIT_1> is used but never assigned. This sourceless signal will be automatically connected to value 011.
WARNING:Xst:653 - Signal <WAIT_0> is used but never assigned. This sourceless signal will be automatically connected to value 010.
WARNING:Xst:653 - Signal <IDLE> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:653 - Signal <HOLD_WRITE> is used but never assigned. This sourceless signal will be automatically connected to value 100.
WARNING:Xst:737 - Found 4-bit latch for signal <nextstate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit register for signal <ro_regs<671:640>>.
    Found 19-bit register for signal <ro_regs<626:608>>.
    Found 2-bit register for signal <ro_regs<577:576>>.
    Found 36-bit register for signal <ro_regs<547:512>>.
    Found 434-bit register for signal <ro_regs<433:0>>.
    Found 1-bit register for signal <async_reg_r_en>.
    Found 1-bit register for signal <async_reg_w_en>.
    Found 1-bit register for signal <delay_1_write_valid>.
    Found 1-bit register for signal <delay_2_write_valid>.
    Found 16-bit register for signal <eth_type>.
    Found 32-bit up counter for signal <packet_count>.
    Found 201-bit register for signal <pre_read_data>.
    Found 4-bit register for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred 748 D-type flip-flop(s).
Unit <update_reg_rw_arbiter> synthesized.


Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/opt/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd".
Unit <axi_lite_ipif> synthesized.


Synthesizing Unit <qdrii_phy_write>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_write.v".
WARNING:Xst:647 - Input <user_rst_270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wr_init_delay3_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_7> for signal <Next_datagen_st>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk0                      (rising_edge)        |
    | Reset              | user_rst_0                (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 36-bit register for signal <dummy_wrl>.
    Found 1-bit register for signal <dummy_wren>.
    Found 36-bit register for signal <dummy_wrh>.
    Found 4-bit register for signal <bwh_int>.
    Found 4-bit register for signal <bwl_int>.
    Found 1-bit register for signal <d_wr_en>.
    Found 36-bit register for signal <dummy_write_h>.
    Found 36-bit register for signal <dummy_write_l>.
    Found 36-bit register for signal <dwh_int>.
    Found 36-bit register for signal <dwl_int>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 226 D-type flip-flop(s).
Unit <qdrii_phy_write> synthesized.


Synthesizing Unit <qdrii_phy_q_io>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_q_io.v".
Unit <qdrii_phy_q_io> synthesized.


Synthesizing Unit <qdrii_top_rd_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_rd_interface.v".
Unit <qdrii_top_rd_interface> synthesized.


Synthesizing Unit <qdrii_top_wr_data_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wr_data_interface.v".
WARNING:Xst:647 - Input <user_rst_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <qdrii_top_wr_data_interface> synthesized.


Synthesizing Unit <axi_lite_ipif_1bar>.
    Related source file is "/root/NetFPGA-10G-live/lib/hw/std/pcores/nf10_proc_common_v1_00_a/hdl/vhdl/axi_lite_ipif_1bar.vhd".
Unit <axi_lite_ipif_1bar> synthesized.


Synthesizing Unit <qdrii_phy_read>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_phy_read.v".
WARNING:Xst:647 - Input <user_rst_270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <unused_qdr_cq_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_init_delay3_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <qdrii_phy_read> synthesized.


Synthesizing Unit <qdrii_top_wr_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_wr_interface.v".
Unit <qdrii_top_wr_interface> synthesized.


Synthesizing Unit <qdrii_top_phy>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_phy.v".
Unit <qdrii_top_phy> synthesized.


Synthesizing Unit <qdrii_top_user_interface>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top_user_interface.v".
Unit <qdrii_top_user_interface> synthesized.


Synthesizing Unit <qdrii_top>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/controller/qdrii_top.v".
WARNING:Xst:1780 - Signal <wrfifo_wren_r1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wrfifo_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_w_n_stretch> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_r_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwl_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwl_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwl_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwh_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwh_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_dwh_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_d_w_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwl_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_bwh_2r_270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_ad_wr_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_ad_w_n_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <user_ad_rd_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_dwl_cal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_dwh_cal> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <delay_user_qr_valid>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <qdrii_top> synthesized.


Synthesizing Unit <sram_process_table>.
    Related source file is "/root/NetFPGA-10G-live/projects/reference_nic/hw/pcores/sram_process_table_v1_00_a/hdl/verilog/sram_process_table.v".
WARNING:Xst:1305 - Output <debug_mem_controller_dout> is never assigned. Tied to value 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <debug_mem_controller_dout_ready> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_mem_controller_dout_addr> is never assigned. Tied to value 0000000000000000000.
WARNING:Xst:646 - Signal <write_burst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <winc_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wfull_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <w_almost_full_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tuser_rinc_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tuser_rempty_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tuser_r_almost_empty_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tid_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tid_in> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <tdest_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <tdest_in> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <sum_user_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sum_user> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sum_data_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sum_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rinc_in_tuser> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rempty_in_tuser> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <read_burst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_almost_empty_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <qdr_w_n<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <qdr_sa<56:38>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000.
WARNING:Xst:653 - Signal <qdr_r_n<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <qdr_q<107:72>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <qdr_k_n<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <qdr_k<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <qdr_dll_off_n<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <qdr_d<107:72>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <qdr_cq_n<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <qdr_cq<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <qdr_cal_done<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <qdr_c_n<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <qdr_c<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <qdr_bw_n<11:8>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <output_inc> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <output_fifo_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <next_cal_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_wfull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_rfull> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_rempty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_queue_id_write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_queue_id_read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_dout_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_dout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_din_queue_id> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mem_controller_write_ready<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <mem_controller_read_ready<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <mem_controller_pre_din_valid<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_controller_dout<215:144>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_controller_din_valid<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_controller_din<215:144>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <masterbank_sel_pin_out> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:1780 - Signal <input_fifo_cnt<127:32>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_fifo_cnt<31:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <five_tuple_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rd_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_cal_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <din_valid_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <din_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <din_inc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cal_done_interm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <cal_done>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <sram_process_table> synthesized.


Synthesizing Unit <sram_process_table_0_wrapper>.
    Related source file is "../hdl/sram_process_table_0_wrapper.v".
Unit <sram_process_table_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x417-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 121
 1-bit adder                                           : 1
 16-bit adder                                          : 47
 19-bit adder                                          : 2
 19-bit addsub                                         : 1
 2-bit adder                                           : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 47
 6-bit adder                                           : 4
 6-bit subtractor                                      : 9
 60-bit adder                                          : 1
 8-bit subtractor                                      : 5
# Counters                                             : 54
 11-bit up counter                                     : 2
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit down counter                                    : 4
 2-bit up counter                                      : 2
 3-bit up counter                                      : 8
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 4
 6-bit up counter                                      : 16
 6-bit updown counter                                  : 8
 8-bit up counter                                      : 1
# Registers                                            : 1266
 1-bit register                                        : 1029
 128-bit register                                      : 1
 14-bit register                                       : 1
 16-bit register                                       : 25
 18-bit register                                       : 8
 19-bit register                                       : 12
 2-bit register                                        : 61
 201-bit register                                      : 3
 216-bit register                                      : 2
 25-bit register                                       : 4
 256-bit register                                      : 1
 3-bit register                                        : 1
 32-bit register                                       : 8
 36-bit register                                       : 49
 4-bit register                                        : 22
 417-bit register                                      : 3
 5-bit register                                        : 1
 55-bit register                                       : 14
 6-bit register                                        : 16
 8-bit register                                        : 5
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 135
 16-bit comparator equal                               : 60
 19-bit comparator equal                               : 14
 19-bit comparator greater                             : 1
 3-bit comparator greatequal                           : 2
 4-bit comparator equal                                : 6
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
 4-bit comparator not equal                            : 4
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 2
 6-bit comparator equal                                : 16
 6-bit comparator greatequal                           : 8
 6-bit comparator greater                              : 8
 6-bit comparator less                                 : 8
# Multiplexers                                         : 1
 32-bit 23-to-1 multiplexer                            : 1
# Xors                                                 : 3
 1-bit xor15                                           : 1
 1-bit xor18                                           : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st/FSM> on signal <Next_datagen_st[1:6]> with user encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st/FSM> on signal <Next_datagen_st[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/comp_cs/FSM> on signal <comp_cs[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/next_state/FSM> on signal <next_state[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 000000001 | 000
 000000010 | 001
 000000100 | 011
 000001000 | 010
 000010000 | 110
 000100000 | 111
 001000000 | 101
 010000000 | 100
 100000000 | unreached
-----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_error_state/FSM> on signal <q_error_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 000100 | 011
 100000 | 010
 001000 | 110
 010000 | 111
--------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <sram_process_table_0/axi_lite_ipif/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state/FSM> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/en_cal_state/FSM> on signal <en_cal_state[1:5]> with one-hot encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_EN/en_cal_state/FSM> on signal <en_cal_state[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00001
 0001  | 00010
 0010  | 00100
 0100  | 01000
 1000  | 10000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/phy_init_cs/FSM> on signal <phy_init_cs[1:11]> with one-hot encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/phy_init_cs/FSM> on signal <phy_init_cs[1:11]> with one-hot encoding.
-------------------------------
 State          | Encoding
-------------------------------
 00000000000001 | 00000000001
 00000000000010 | 00000000010
 00000000000100 | 00000000100
 00000000001000 | 00000001000
 00000000010000 | 00000010000
 00000001000000 | 00000100000
 00000000100000 | unreached
 00000100000000 | 00001000000
 00001000000000 | 00010000000
 00000010000000 | unreached
 01000000000000 | 00100000000
 00010000000000 | 01000000000
 00100000000000 | unreached
 10000000000000 | 10000000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_0/CMD_FIFO_INST.U_QDRII_TOP_CTRL_SM/Current_State/FSM> on signal <Current_State[1:2]> with sequential encoding.
Optimizing FSM <sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_CTRL_SM/Current_State/FSM> on signal <Current_State[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 11
 010   | 10
 011   | unreached
 100   | 01
-------------------
WARNING:Xst:2404 -  FFs/Latches <src_port<15:8>> (without init value) have a constant value of 0 in block <test_sketch_calculate>.
WARNING:Xst:2404 -  FFs/Latches <dest_port<15:8>> (without init value) have a constant value of 0 in block <test_sketch_calculate>.
WARNING:Xst:2404 -  FFs/Latches <tap_inc_range<5:5>> (without init value) have a constant value of 0 in block <qdrii_phy_dly_cal_sm>.
WARNING:Xst:2404 -  FFs/Latches <addr_count_data_0<54:52>> (without init value) have a constant value of 0 in block <test_r_w_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <addr_count_data_ID_1_1<35:33>> (without init value) have a constant value of 0 in block <test_r_w_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <addr_count_data_ID_2_1<35:33>> (without init value) have a constant value of 0 in block <test_r_w_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <addr_count_data_ID_3_1<35:33>> (without init value) have a constant value of 0 in block <test_r_w_ctrl>.
WARNING:Xst:2404 -  FFs/Latches <prev_src_port<15:8>> (without init value) have a constant value of 0 in block <test_sketch_calculate>.
WARNING:Xst:2404 -  FFs/Latches <prev_dest_port<15:8>> (without init value) have a constant value of 0 in block <test_sketch_calculate>.
WARNING:Xst:2404 -  FFs/Latches <addr_count_data_1<54:52>> (without init value) have a constant value of 0 in block <test_r_w_ctrl>.

Synthesizing (advanced) Unit <small_fifo>.
INFO:Xst:3231 - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 417-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 417-bit                    |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <prev_tdata_0> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_1> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_2> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_3> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_4> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_5> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_6> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_7> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_8> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_9> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_10> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_11> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_12> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_13> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_14> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_15> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_16> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_17> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_18> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_19> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_20> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_21> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_22> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_23> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_24> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_25> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_26> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_27> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_28> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_29> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_30> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_31> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_32> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_33> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_34> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_35> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_36> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_37> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_38> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_39> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_40> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_41> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_42> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_43> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_44> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_45> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_46> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_47> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_48> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_49> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_50> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_51> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_52> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_53> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_54> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_55> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_56> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_57> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_58> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_59> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_60> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_61> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_62> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <prev_tdata_63> of sequential type is unconnected in block <AxiToFifo>.
WARNING:Xst:2677 - Node <delay1_write_data_0> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_1> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_2> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_3> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_4> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_5> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_6> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_7> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_8> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_9> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_10> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_11> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_12> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_13> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_14> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_15> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_64> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_65> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_66> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_67> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_68> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_69> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_70> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_71> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_72> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_73> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_74> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_75> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_76> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_77> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_78> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_79> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_80> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_81> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_82> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_83> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_84> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_85> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_86> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_87> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_88> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_89> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_90> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_91> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_92> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_93> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_94> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_95> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_96> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_97> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_98> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_99> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_100> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_101> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_102> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_103> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_104> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_105> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_106> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_107> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_108> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_109> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_110> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_111> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_112> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_113> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_114> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_115> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_116> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_117> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_118> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_119> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_120> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_121> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_122> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_123> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_124> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_125> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_126> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_127> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_128> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_129> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_130> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_131> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_132> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_133> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_134> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_135> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_136> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_137> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_138> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_139> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_140> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_141> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_142> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_143> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_144> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_145> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_146> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_147> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_148> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_149> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_150> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_151> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_152> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_153> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_154> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_155> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_156> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_157> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_158> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_159> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_160> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_161> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_162> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_163> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_164> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_165> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_166> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_167> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_168> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_169> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_170> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_171> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_172> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_173> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_174> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_175> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_176> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_177> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_178> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_179> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_180> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_181> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_182> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_183> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_184> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_185> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_186> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_187> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_188> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_189> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_190> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_191> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_192> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_193> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_194> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_195> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_196> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_197> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_198> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_199> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_200> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay1_write_data_addr_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay2_write_data_addr_31> of sequential type is unconnected in block <test_r_w_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# RAMs                                                 : 1
 4x417-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 121
 1-bit adder                                           : 1
 16-bit adder                                          : 47
 19-bit adder                                          : 2
 19-bit addsub                                         : 1
 2-bit adder                                           : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 47
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 6-bit subtractor                                      : 12
 60-bit adder                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 54
 11-bit up counter                                     : 2
 16-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit down counter                                    : 4
 2-bit up counter                                      : 2
 3-bit up counter                                      : 8
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 4
 6-bit up counter                                      : 16
 6-bit updown counter                                  : 8
 8-bit up counter                                      : 1
# Registers                                            : 7485
 Flip-Flops                                            : 7485
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 135
 16-bit comparator equal                               : 60
 19-bit comparator equal                               : 14
 19-bit comparator greater                             : 1
 3-bit comparator greatequal                           : 2
 4-bit comparator equal                                : 6
 4-bit comparator greatequal                           : 2
 4-bit comparator less                                 : 2
 4-bit comparator not equal                            : 4
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 2
 6-bit comparator equal                                : 16
 6-bit comparator greatequal                           : 8
 6-bit comparator greater                              : 8
 6-bit comparator less                                 : 8
# Multiplexers                                         : 32
 1-bit 23-to-1 multiplexer                             : 32
# Xors                                                 : 3
 1-bit xor15                                           : 1
 1-bit xor18                                           : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dummy_write_l_35> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_33> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_31> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_29> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_27> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_26> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_24> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_22> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_20> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_18> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_17> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_15> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_13> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_11> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_9> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_8> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_6> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_4> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_2> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_write_l_0> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_18> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_20> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_22> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_24> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_26> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_27> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_29> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_31> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_33> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_35> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_17> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_15> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_13> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_11> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_9> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_8> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_6> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_4> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_2> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dummy_wrl_0> (without init value) has a constant value of 0 in block <qdrii_phy_write>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_bit_array_0> in Unit <test_r_w_ctrl> is equivalent to the following FF/Latch, which will be removed : <addr_count_data_0_51> 
INFO:Xst:2261 - The FF/Latch <cal_done_0> in Unit <sram_process_table> is equivalent to the following 2 FFs/Latches, which will be removed : <cal_done_1> <cal_done_2> 
INFO:Xst:2261 - The FF/Latch <we_cal_done> in Unit <qdrii_phy_dly_cal_sm> is equivalent to the following FF/Latch, which will be removed : <comp_cs_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <delay_din_144> in Unit <test_r_w_ctrl> is equivalent to the following 71 FFs/Latches, which will be removed : <delay_din_145> <delay_din_146> <delay_din_147> <delay_din_148> <delay_din_149> <delay_din_150> <delay_din_151> <delay_din_152> <delay_din_153> <delay_din_154> <delay_din_155> <delay_din_156> <delay_din_157> <delay_din_158> <delay_din_159> <delay_din_160> <delay_din_161> <delay_din_162> <delay_din_163> <delay_din_164> <delay_din_165> <delay_din_166> <delay_din_167> <delay_din_168> <delay_din_169> <delay_din_170> <delay_din_171> <delay_din_172> <delay_din_173> <delay_din_174> <delay_din_175> <delay_din_176> <delay_din_177> <delay_din_178> <delay_din_179> <delay_din_180> <delay_din_181> <delay_din_182> <delay_din_183> <delay_din_184> <delay_din_185> <delay_din_186> <delay_din_187> <delay_din_188> <delay_din_189> <delay_din_190> <delay_din_191> <delay_din_192> <delay_din_193> <delay_din_194> <delay_din_195> <delay_din_196> <delay_din_197> <delay_din_198> <delay_din_199>
   <delay_din_200> <delay_din_201> <delay_din_202> <delay_din_203> <delay_din_204> <delay_din_205> <delay_din_206> <delay_din_207> <delay_din_208> <delay_din_209> <delay_din_210> <delay_din_211> <delay_din_212> <delay_din_213> <delay_din_214> <delay_din_215> 
INFO:Xst:2261 - The FF/Latch <I_DECODER/cs_out_i_0> in Unit <slave_attachment> is equivalent to the following FF/Latch, which will be removed : <I_DECODER/ce_out_i_0> 
WARNING:Xst:1710 - FF/Latch <dout_180> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_181> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_182> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_183> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_184> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_185> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_186> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_187> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_188> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_189> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_190> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_191> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_192> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_193> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_194> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_195> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_196> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_197> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_198> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_199> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <delay_din_144> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_144> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_145> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_146> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_147> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_148> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_149> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_150> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_151> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_152> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_153> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_154> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_155> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_156> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_157> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_158> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_159> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_160> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_161> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_162> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_163> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_15> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_15> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_14> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_14> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_13> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_13> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_12> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_12> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_11> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_11> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_10> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_10> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_9> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_9> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_8> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_8> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_7> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_7> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_6> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_6> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_5> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_5> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_4> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_4> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_3> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_3> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_2> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_2> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_1> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_1> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <SRAM_ID_1_0> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <delay_SRAM_ID_1_0> is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_2_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_5_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_3_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_4_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_8_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_6_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_7_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_9_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_10_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_11_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_33> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_34> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_12_35> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <packet_count_ID_1_0> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <packet_count_ID_1_1> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <packet_count_ID_1_2> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <packet_count_ID_1_3> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_0> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_1> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_2> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_3> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_4> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_5> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_6> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_7> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_8> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_9> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_10> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_11> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_12> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_13> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_14> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <byte_count_ID_1_15> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_16> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_17> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_18> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_19> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_20> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_21> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_22> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_23> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_24> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_25> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_26> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_27> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_28> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_29> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_30> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_31> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <addr_count_data_ID_1_1_32> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_0> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_1> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_2> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_3> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_4> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_5> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_6> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_7> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_8> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_9> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_10> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_11> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_12> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_13> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_14> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_byte_count_ID_1_15> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_packet_count_ID_1_0> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_packet_count_ID_1_1> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_packet_count_ID_1_2> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:2677 - Node <delay_packet_count_ID_1_3> of sequential type is unconnected in block <test_r_w_ctrl>.
WARNING:Xst:1710 - FF/Latch <addr_count_data_2_53> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_2_54> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_3_54> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_ID_2_2_34> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_ID_2_2_35> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_ID_2_3_35> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_ID_3_2_34> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_ID_3_2_35> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_count_data_ID_3_3_35> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <shift_reg_read_signal_15> of sequential type is unconnected in block <test_r_w_ctrl>.
INFO:Xst:1901 - Instance U_QDRII_TOP_WRDATA_FIFO/U_FIFO36_72_MSB in unit qdrii_top_wr_data_interface of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance U_QDRII_TOP_WRDATA_FIFO/U_FIFO36_72_LSB in unit qdrii_top_wr_data_interface of type FIFO36_72 has been replaced by FIFO36_72_EXP
INFO:Xst:1901 - Instance U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36 in unit qdrii_top_wr_data_interface of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36 in unit sram_process_table of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_ADDR_INTERFACE/U_FIFO36 in unit sram_process_table of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrii_controller_0/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36 in unit sram_process_table of type FIFO36 has been replaced by FIFO36_EXP
INFO:Xst:1901 - Instance qdrii_controller_0/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_ADDR_INTERFACE/U_FIFO36 in unit sram_process_table of type FIFO36 has been replaced by FIFO36_EXP
WARNING:Xst:2677 - Node <phy_init_cs_FSM_FFd1> of sequential type is unconnected in block <qdrii_phy_init_sm>.
INFO:Xst:2261 - The FF/Latch <pre_count_data_num> in Unit <test_r_w_ctrl> is equivalent to the following FF/Latch, which will be removed : <pre_mod_finish> 

Optimizing unit <sram_process_table_0_wrapper> ...

Optimizing unit <ipif_regs> ...

Optimizing unit <test_sketch_calculate> ...

Optimizing unit <qdrii_infrastructure> ...

Optimizing unit <small_fifo> ...

Optimizing unit <compare_addr> ...

Optimizing unit <compare_sram_id> ...

Optimizing unit <qdrii_phy_init_sm> ...

Optimizing unit <qdrii_phy_en> ...

Optimizing unit <AxiToFifo> ...

Optimizing unit <qdrii_phy_addr_io> ...

Optimizing unit <qdrii_phy_clk_io> ...

Optimizing unit <qdrii_phy_dly_cal_sm> ...

Optimizing unit <test_r_w_ctrl> ...
INFO:Xst:2261 - The FF/Latch <data_bit_array_1> in Unit <test_r_w_ctrl> is equivalent to the following FF/Latch, which will be removed : <addr_count_data_1_51> 
WARNING:Xst:1710 - FF/Latch <dout_164> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_165> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_166> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_167> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_168> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_169> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_170> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_171> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_172> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_173> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_174> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_175> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_176> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_177> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_178> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_179> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dout_164> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_165> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_166> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_167> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_168> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_169> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_170> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_171> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_172> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_173> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_174> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_175> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_176> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_177> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_178> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dout_179> (without init value) has a constant value of 0 in block <test_r_w_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <slave_attachment> ...

Optimizing unit <fallthrough_small_fifo> ...

Optimizing unit <qdrii_phy_write> ...

Optimizing unit <qdrii_phy_q_io> ...

Optimizing unit <qdrii_top_wr_data_interface> ...

Optimizing unit <update_reg_rw_arbiter> ...

Optimizing unit <qdrii_phy_read> ...

Optimizing unit <sram_process_table> ...
WARNING:Xst:1710 - FF/Latch <cq_tap_range_center_5> (without init value) has a constant value of 0 in block <qdrii_phy_dly_cal_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sram_process_table_0/axi_lite_ipif/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_1> has a constant value of 0 in block <sram_process_table_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sram_process_table_0/axi_lite_ipif/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_1> has a constant value of 0 in block <sram_process_table_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sram_process_table_0/axi_lite_ipif/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_200> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_201> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_202> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_203> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_204> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_205> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_206> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_207> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_208> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_209> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_210> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_211> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_212> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_213> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_214> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/dout_215> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_8> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_9> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_10> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_11> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_12> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_13> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_14> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/addr_count_data_13_15> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_8> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_9> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_10> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_11> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_12> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_13> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_14> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/SRAM_ID_0_15> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_8> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_9> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_10> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_11> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_12> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_13> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_14> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/delay_SRAM_ID_0_15> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U1/comp_addr_valid> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_12_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_13_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_13_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_2_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_2_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_1_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_1_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_0_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U5/comp_result_0_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U4/comp_result_12_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U4/comp_result_13_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U4/comp_result_13_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U4/comp_result_1_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U4/comp_result_1_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U4/comp_result_0_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U4/comp_result_0_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U3/comp_result_12_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U3/comp_result_13_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U3/comp_result_13_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U3/comp_result_0_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U3/comp_result_0_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_12_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_11_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_13_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_13_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_10_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_9_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_8_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_7_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_5_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_4_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_6_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_3_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_2_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_1_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_r_w_ctrl/U2/comp_result_0_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_8> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_9> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_10> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_11> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_12> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_13> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_14> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_15> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_16> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_17> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_18> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_19> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_20> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_21> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_22> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_23> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_24> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_25> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_26> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_27> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_28> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_29> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_30> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/axififo/input_fifo_cnt_31> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_eth_protocol_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/eth_protocol_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/src_port_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/dest_port_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_src_port_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_0> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_1> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_2> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_3> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_4> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_5> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_6> of sequential type is unconnected in block <sram_process_table_0_wrapper>.
WARNING:Xst:2677 - Node <sram_process_table_0/test_sketch_calculate/prev_dest_port_7> of sequential type is unconnected in block <sram_process_table_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd6> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd6> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r1> in Unit <sram_process_table_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r1> <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r1> <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r1> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd5> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd5> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd4> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd4> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd3> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd2> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/Next_datagen_st_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r> in Unit <sram_process_table_0_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r> <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r> <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/user_rst_r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_2r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_2r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_2r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_2r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_2r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_2r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_2r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_2r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_2r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_2r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_3r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_3r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_3r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_3r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_3r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_3r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_3r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_3r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_4r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_4r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_4r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_4r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_4r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_4r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_4r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_4r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_5r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_5r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_5r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_5r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_5r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_5r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_6r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_6r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_6r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_6r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_6r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/start_cal_6r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_6r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_6r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_7r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_7r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_7r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_7r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_8r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_8r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_8r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_8r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_9r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_9r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_9r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_9r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_10r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_10r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_10r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_10r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_11r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_11r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_11r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_11r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_12r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_12r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_12r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_12r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_13r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_13r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_13r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_13r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_14r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_14r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_14r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_14r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_15r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_15r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_15r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_15r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_16r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_16r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_16r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_16r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_17r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_17r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_17r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_17r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_18r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_18r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_18r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_18r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_19r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_19r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_19r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_19r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_20r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_20r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_20r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_20r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_21r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_21r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_21r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_21r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_22r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_22r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_22r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_22r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_23r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_23r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_23r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_23r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_24r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_24r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_24r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_24r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_25r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_25r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_25r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_25r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_26r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_26r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_26r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_26r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_27r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_27r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_27r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_27r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_28r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_28r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_28r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_28r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_29r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_29r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_29r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_29r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_30r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_30r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_31r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_31r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_31r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_31r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_32r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_32r> 
INFO:Xst:2261 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_32r> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ[0].U_QDRII_PHY_DLY_CAL_SM_CQ/q_delay_done_32r> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch : <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
INFO:Xst:2260 - The FF/Latch <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1> in Unit <sram_process_table_0_wrapper> is equivalent to the following FF/Latch : <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_INIT_FF1> 
FlipFlop sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_23 has been replicated 24 time(s)
FlipFlop sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24 has been replicated 246 time(s)

Final Macro Processing ...

Processing Unit <sram_process_table_0_wrapper> :
	Found 5-bit shift register for signal <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/cal_done>.
	Found 2-bit shift register for signal <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/dly_ready_2r>.
	Found 29-bit shift register for signal <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r>.
	Found 5-bit shift register for signal <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r>.
	Found 2-bit shift register for signal <sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/user_rst_r>.
	Found 5-bit shift register for signal <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/U_QDRII_PHY_INIT_SM/cal_done>.
	Found 29-bit shift register for signal <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/q_delay_done_30r>.
	Found 5-bit shift register for signal <sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CAL_INST_36.CAL_INST_CQ_N[0].U_QDRII_PHY_DLY_CAL_SM_CQ_N/start_cal_5r>.
	Found 23-bit shift register for signal <sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_22>.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <sram_process_table_0/u_qdrii_infrastructure/rst180_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <sram_process_table_0/u_qdrii_infrastructure/rst270_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 25-bit shift register was found for signal <sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_24> and currently occupies 25 logic cells (12 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <sram_process_table_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6662
 Flip-Flops                                            : 6662
# Shift Registers                                      : 9
 2-bit shift register                                  : 2
 23-bit shift register                                 : 1
 29-bit shift register                                 : 2
 5-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/sram_process_table_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 1672

Cell Usage :
# BELS                             : 6694
#      GND                         : 1
#      INV                         : 69
#      LUT1                        : 171
#      LUT2                        : 617
#      LUT3                        : 1401
#      LUT4                        : 951
#      LUT5                        : 551
#      LUT6                        : 1506
#      MUXCY                       : 889
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 505
# FlipFlops/Latches                : 6814
#      FD                          : 203
#      FDC                         : 2095
#      FDCE                        : 569
#      FDCP                        : 4
#      FDCPE                       : 4
#      FDE                         : 426
#      FDP                         : 347
#      FDPE                        : 23
#      FDR                         : 1187
#      FDRE                        : 1700
#      FDRS                        : 28
#      FDRSE                       : 91
#      FDS                         : 29
#      FDSE                        : 20
#      LDCP                        : 4
#      ODDR                        : 84
# RAMS                             : 72
#      RAM32M                      : 69
#      RAM32X1D                    : 3
# Shift Registers                  : 13
#      SRL16                       : 4
#      SRLC16E                     : 6
#      SRLC32E                     : 3
# IO Buffers                       : 204
#      IBUF                        : 76
#      OBUF                        : 48
#      OBUFT                       : 80
# Others                           : 167
#      async_fifo                  : 2
#      async_reg_r                 : 1
#      async_reg_w                 : 1
#      BUFIO                       : 4
#      FIFO36_72_EXP               : 4
#      FIFO36_EXP                  : 6
#      IDELAYCTRL                  : 1
#      IODELAY                     : 76
#      ISERDES_NODELAY             : 72
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vtx240tff1759-2 


Slice Logic Utilization: 
 Number of Slice Registers:            6814  out of  149760     4%  
 Number of Slice LUTs:                 5561  out of  149760     3%  
    Number used as Logic:              5266  out of  149760     3%  
    Number used as Memory:              295  out of  39360     0%  
       Number used as RAM:              282
       Number used as SRL:               13

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8811
   Number with an unused Flip Flop:    1997  out of   8811    22%  
   Number with an unused LUT:          3250  out of   8811    36%  
   Number of fully used LUT-FF pairs:  3564  out of   8811    40%  
   Number of unique control sets:       539

IO Utilization: 
 Number of IOs:                        1672
 Number of bonded IOBs:                 204  out of    680    30%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                           | Clock buffer(FF name)                                                                     | Load  |
---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
memclk_270                                                                                                                             | NONE(sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/RD_INIT_FF1)| 395   |
memclk                                                                                                                                 | NONE(sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/RD_INIT_FF2)| 3636  |
s_axi_aclk                                                                                                                             | NONE(sram_process_table_0/update_reg_rw_arbiter/ro_regs_671)                              | 2855  |
sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq0000(sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq00001:O)| NONE(*)(sram_process_table_0/update_reg_rw_arbiter/nextstate_0)                           | 4     |
memclk_200                                                                                                                             | NONE(sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0)                         | 25    |
---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                     | Buffer(FF name)                                                                                                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sram_process_table_0/axififo/mem_usage<0>11(sram_process_table_0/update_reg_rw_arbiter/axi_aresetn_inv5431_INV_0:O)                | NONE(sram_process_table_0/update_reg_rw_arbiter/delay_1_write_valid)                                                                                  | 778   |
sram_process_table_0/u_qdrii_infrastructure/rst_tmp(sram_process_table_0/u_qdrii_infrastructure/rst_tmp1:O)                        | NONE(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_22)                                                                                      | 345   |
qdr_c_1<0>(XST_VCC:P)                                                                                                              | NONE(sram_process_table_0/qdrii_controller_0/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_RD_INTERFACE/U_QDRII_TOP_RD_ADDR_INTERFACE/U_FIFO36)| 32    |
sram_process_table_0/u_qdrii_infrastructure/locked_inv(sram_process_table_0/u_qdrii_infrastructure/locked_inv1_INV_0:O)            | NONE(sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0)                                                                                     | 25    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_10(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_10:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_0)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_100(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_100:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_7_6)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_101(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_101:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_7_10)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_102(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_102:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_6_2)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_103(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_103:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_5_8)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_104(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_104:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_5_12)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_105(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_105:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_4_4)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_106(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_106:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_4_0)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_107(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_107:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_3_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_108(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_108:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_2_6)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_109(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_109:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_2_10)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_11(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_11:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/test_14)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_110(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_110:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_1_2)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_111(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_111:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_12_8)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_112(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_112:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_12_12)                                                                                   | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_113(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_113:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_11_4)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_114(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_114:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_11_0)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_115(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_115:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_10_14)                                                                                   | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_116(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_116:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_9_6)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_117(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_117:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_9_46)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_118(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_118:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_9_37)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_119(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_119:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_9_28)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_12(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_12:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/state_init_0)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_120(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_120:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_9_19)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_121(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_121:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_9_1)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_122(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_122:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_8_50)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_123(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_123:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_8_41)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_124(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_124:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_8_32)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_125(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_125:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_8_23)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_126(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_126:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_8_14)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_127(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_127:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_7_6)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_128(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_128:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_7_46)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_129(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_129:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_7_37)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_13(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_13:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/shift_reg_read_signal_13)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_130(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_130:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_7_28)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_131(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_131:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_7_19)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_132(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_132:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_7_1)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_133(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_133:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_6_50)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_134(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_134:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_6_41)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_135(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_135:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_6_32)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_136(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_136:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_6_23)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_137(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_137:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_6_14)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_138(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_138:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_5_6)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_139(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_139:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_5_46)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_14(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_14:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/rmw_addr_5)                                                                                                   | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_140(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_140:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_5_37)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_141(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_141:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_5_28)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_142(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_142:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_5_19)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_143(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_143:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_5_1)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_144(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_144:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_4_50)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_145(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_145:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_4_41)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_146(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_146:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_4_32)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_147(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_147:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_4_23)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_148(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_148:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_4_14)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_149(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_149:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_3_6)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_15(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_15:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/rmw_addr_12)                                                                                                  | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_150(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_150:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_3_45)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_151(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_151:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_3_36)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_152(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_152:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_3_27)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_153(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_153:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_3_18)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_154(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_154:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_3_0)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_155(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_155:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_2_48)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_156(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_156:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_2_39)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_157(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_157:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_2_3)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_158(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_158:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_2_20)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_159(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_159:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_2_11)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_16(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_16:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_burst_ready)                                                                                             | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_160(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_160:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_1_49)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_161(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_161:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_1_4)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_162(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_162:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_1_30)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_163(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_163:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_1_21)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_164(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_164:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_1_12)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_165(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_165:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_13_49)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_166(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_166:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_13_39)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_167(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_167:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_13_29)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_168(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_168:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_13_19)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_169(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_169:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_12_52)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_17(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_17:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_addr_17)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_170(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_170:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_12_43)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_171(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_171:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_12_34)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_172(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_172:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_12_25)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_173(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_173:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_12_16)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_174(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_174:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_11_8)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_175(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_175:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_11_48)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_176(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_176:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_11_39)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_177(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_177:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_11_3)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_178(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_178:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_11_20)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_179(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_179:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_11_11)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_18(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_18:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_99)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_180(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_180:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_10_52)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_181(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_181:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_10_43)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_182(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_182:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_10_34)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_183(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_183:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_10_25)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_184(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_184:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_10_16)                                                                                        | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_185(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_185:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_0_8)                                                                                          | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_186(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_186:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_0_44)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_187(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_187:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_0_35)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_188(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_188:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_0_26)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_189(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_189:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_0_17)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_19(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_19:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_9)                                                                                                       | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_20(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_20:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_80)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_21(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_21:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_71)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_22(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_22:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_62)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_23(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_23:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_53)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_24(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_24:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_44)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_25(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_25:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_35)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_26(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_26:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_26)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_27(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_27:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_17)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_28(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_28:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_137)                                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_29(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_29:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_128)                                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_30(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_30:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_119)                                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_31(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_31:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_11)                                                                                                      | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_32(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_32:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/dout_100)                                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_33(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_33:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/din_addr_4)                                                                                                   | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_34(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_34:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/din_addr_11)                                                                                                  | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_35(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_35:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_rmw_addr_4)                                                                                             | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_36(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_36:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_rmw_addr_11)                                                                                            | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_37(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_37:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_97)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_38(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_38:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_88)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_39(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_39:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_79)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_40(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_40:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_7)                                                                                                  | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_41(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_41:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_60)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_42(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_42:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_51)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_43(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_43:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_42)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_44(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_44:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_33)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_45(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_45:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_24)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_46(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_46:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_15)                                                                                                 | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_47(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_47:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_135)                                                                                                | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_48(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_48:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_126)                                                                                                | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_49(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_49:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_117)                                                                                                | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_50(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_50:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_108)                                                                                                | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_51(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_51:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_din_1)                                                                                                  | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_52(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_52:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay_byte_count_ID_0_15)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_53(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_53:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay2_write_data_addr_7)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_54(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_54:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay2_write_data_addr_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_55(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_55:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay1_write_data_addr_7)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_56(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_56:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay1_write_data_addr_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_57(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_57:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay1_write_data_60)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_58(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_58:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay1_write_data_50)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_59(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_59:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/delay1_write_data_40)                                                                                         | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_60(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_60:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/data_bit_array_8)                                                                                             | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_61(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_61:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/data_bit_array_10)                                                                                            | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_62(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_62:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/byte_count_ID_0_2)                                                                                            | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_63(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_63:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_9_8)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_64(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_64:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_9_12)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_65(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_65:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_8_4)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_66(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_66:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_8_0)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_67(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_67:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_7_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_68(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_68:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_6_6)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_69(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_69:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_6_10)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_70(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_70:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_5_2)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_71(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_71:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_4_8)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_72(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_72:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_4_12)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_73(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_73:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_3_4)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_74(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_74:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_3_0)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_75(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_75:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_2_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_76(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_76:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_1_6)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_77(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_77:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_1_10)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_78(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_78:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_3_10_2)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_79(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_79:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_9_8)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_80(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_80:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_9_12)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_81(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_81:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_8_4)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_82(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_82:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_8_0)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_83(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_83:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_7_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_84(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_84:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_6_6)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_85(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_85:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_6_10)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_86(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_86:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_5_2)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_87(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_87:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_4_8)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_88(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_88:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_4_12)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_89(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_89:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_3_4)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_90(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_90:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_3_0)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_91(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_91:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_2_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_92(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_92:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_1_6)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_93(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_93:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_1_10)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_94(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_94:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_11_2)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_95(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_95:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_10_8)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_96(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_96:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_2_10_12)                                                                                   | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_97(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_97:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_9_4)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_98(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_98:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_9_0)                                                                                     | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_99(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_99:Q)     | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_ID_1_8_14)                                                                                    | 10    |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_1(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_1:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U5/comp_result_9_1)                                                                                           | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_190(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_190:Q)   | NONE(sram_process_table_0/test_r_w_ctrl/addr_count_data_0_0)                                                                                          | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_2(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_2:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U5/comp_result_5_0)                                                                                           | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_3(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_3:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U5/comp_result_10_0)                                                                                          | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_4(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_4:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U4/comp_result_5_1)                                                                                           | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_5(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_5:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U4/comp_result_11_1)                                                                                          | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_6(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_6:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U3/comp_result_7_0)                                                                                           | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_7(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_7:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U3/comp_result_2_1)                                                                                           | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_8(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_8:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U2/comp_result_9_0)                                                                                           | 9     |
sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_9(sram_process_table_0/u_qdrii_infrastructure/rst0_sync_r_24_9:Q)       | NONE(sram_process_table_0/test_r_w_ctrl/U2/comp_result_12_0)                                                                                          | 9     |
debug_mem_controller_dout_addr<0>(XST_GND:G)                                                                                       | NONE(sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                   | 8     |
sram_process_table_0/u_qdrii_infrastructure/rst180_sync_r_24(sram_process_table_0/u_qdrii_infrastructure/rst180_sync_r_24:Q)       | NONE(sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3)                                                   | 4     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and0000(sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and00001:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_0)                                                                                          | 1     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and0001(sram_process_table_0/update_reg_rw_arbiter/nextstate_0__and00011:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_0)                                                                                          | 1     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and0000(sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and00001:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_1)                                                                                          | 1     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and0001(sram_process_table_0/update_reg_rw_arbiter/nextstate_1__and00011:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_1)                                                                                          | 1     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and0000(sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and00001:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_2)                                                                                          | 1     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and0001(sram_process_table_0/update_reg_rw_arbiter/nextstate_mux0000<2>1:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_2)                                                                                          | 1     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_3__and0000(sram_process_table_0/update_reg_rw_arbiter/nextstate_3__and00001:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_3)                                                                                          | 1     |
sram_process_table_0/update_reg_rw_arbiter/nextstate_3__and0001(sram_process_table_0/update_reg_rw_arbiter/nextstate_mux0000<3>1:O)| NONE(sram_process_table_0/update_reg_rw_arbiter/nextstate_3)                                                                                          | 1     |
-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.066ns (Maximum Frequency: 164.840MHz)
   Minimum input arrival time before clock: 5.303ns
   Maximum output required time after clock: 3.027ns
   Maximum combinational path delay: 0.694ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'memclk'
  Clock period: 6.066ns (frequency: 164.840MHz)
  Total number of paths / destination ports: 267151 / 5185
-------------------------------------------------------------------------
Delay:               6.066ns (Levels of Logic = 8)
  Source:            sram_process_table_0/test_r_w_ctrl/vaild_count_1 (FF)
  Destination:       sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1 (FF)
  Source Clock:      memclk rising
  Destination Clock: memclk rising

  Data Path: sram_process_table_0/test_r_w_ctrl/vaild_count_1 to sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.396   0.924  sram_process_table_0/test_r_w_ctrl/vaild_count_1 (sram_process_table_0/test_r_w_ctrl/vaild_count_1)
     LUT6:I0->O            8   0.086   0.444  sram_process_table_0/test_r_w_ctrl/Msub_vaild_count_addsub0000_cy<5>11 (sram_process_table_0/test_r_w_ctrl/Msub_vaild_count_addsub0000_cy<5>)
     LUT6:I5->O            1   0.086   0.412  sram_process_table_0/test_r_w_ctrl/nextstate_init<0>81_SW2 (N330)
     LUT6:I5->O            2   0.086   0.823  sram_process_table_0/test_r_w_ctrl/nextstate_init<0>81 (sram_process_table_0/test_r_w_ctrl/nextstate_init<0>81)
     LUT6:I1->O           83   0.086   0.528  sram_process_table_0/test_r_w_ctrl/ena_comp_0_or00001 (sram_process_table_0/test_r_w_ctrl/ena_comp_0_or0000)
     LUT3:I2->O            6   0.086   0.842  sram_process_table_0/test_r_w_ctrl/U1/comp_result_1_and00001 (sram_process_table_0/test_r_w_ctrl/U1/comp_result<1>)
     LUT6:I1->O            1   0.086   0.412  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq000311_SW2_SW0 (N441)
     LUT6:I5->O            1   0.086   0.600  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00061 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq0006)
     LUT6:I3->O            1   0.086   0.000  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>144 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>)
     FDC:D                    -0.022          sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
    ----------------------------------------
    Total                      6.066ns (1.084ns logic, 4.982ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_aclk'
  Clock period: 4.081ns (frequency: 245.019MHz)
  Total number of paths / destination ports: 34438 / 4703
-------------------------------------------------------------------------
Delay:               4.081ns (Levels of Logic = 22)
  Source:            sram_process_table_0/axififo/prev_mem_usage_12 (FF)
  Destination:       sram_process_table_0/axififo/mem_usage_16 (FF)
  Source Clock:      s_axi_aclk rising
  Destination Clock: s_axi_aclk rising

  Data Path: sram_process_table_0/axififo/prev_mem_usage_12 to sram_process_table_0/axififo/mem_usage_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.396   0.823  sram_process_table_0/axififo/prev_mem_usage_12 (sram_process_table_0/axififo/prev_mem_usage_12)
     LUT5:I0->O            1   0.086   0.000  sram_process_table_0/axififo/Mcompar_old_winc_73_cmp_gt0000_lut<6> (sram_process_table_0/axififo/Mcompar_old_winc_73_cmp_gt0000_lut<6>)
     MUXCY:S->O            1   0.305   0.000  sram_process_table_0/axififo/Mcompar_old_winc_73_cmp_gt0000_cy<6> (sram_process_table_0/axififo/Mcompar_old_winc_73_cmp_gt0000_cy<6>)
     MUXCY:CI->O          21   0.222   0.503  sram_process_table_0/axififo/Mcompar_old_winc_73_cmp_gt0000_cy<7> (sram_process_table_0/axififo/Mcompar_old_winc_73_cmp_gt0000_cy<7>)
     LUT4:I3->O          222   0.086   0.424  sram_process_table_0/axififo/_old_winc_731 (sram_process_table_0/axififo/next_fifo_data<0>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<0> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<1> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<2> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<3> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<4> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<5> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<6> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<7> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<8> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<9> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<10> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<11> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<12> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<13> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<14> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<15> (sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_cy<15>)
     XORCY:CI->O           1   0.300   0.487  sram_process_table_0/axififo/Maddsub_next_mem_usage_share0000_xor<16> (sram_process_table_0/axififo/next_mem_usage_share0000<16>)
     LUT4:I2->O            1   0.086   0.000  sram_process_table_0/axififo/next_mem_usage<16>11 (sram_process_table_0/axififo/next_mem_usage<16>1)
     FD:D                     -0.022          sram_process_table_0/axififo/mem_usage_16
    ----------------------------------------
    Total                      4.081ns (1.845ns logic, 2.237ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'memclk_270'
  Clock period: 1.675ns (frequency: 597.051MHz)
  Total number of paths / destination ports: 496 / 412
-------------------------------------------------------------------------
Delay:               1.675ns (Levels of Logic = 1)
  Source:            sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (FF)
  Destination:       sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36 (UNKNOWN)
  Source Clock:      memclk_270 rising
  Destination Clock: memclk_270 rising

  Data Path: sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 to sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            3   0.396   0.496  sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/WR_FIFO_RDEN_FF1 (sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/wr_fifo_rden_1)
     LUT2:I0->O            3   0.086   0.295  sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not00001 (sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_FIFO_not0000)
     FIFO36_EXP:RDEN           0.402          sram_process_table_0/qdrii_controller_1/CMD_FIFO_INST.U_QDRII_TOP_USER_INTERFACE/U_QDRII_TOP_WR_INTERFACE/U_QDRII_TOP_WR_DATA_INTERFACE/U_QDRII_TOP_WRDATA_BW_FIFO/U_FIFO36
    ----------------------------------------
    Total                      1.675ns (0.884ns logic, 0.791ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'memclk_200'
  Clock period: 0.682ns (frequency: 1467.136MHz)
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               0.682ns (Levels of Logic = 0)
  Source:            sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0 (FF)
  Destination:       sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_1 (FF)
  Source Clock:      memclk_200 rising
  Destination Clock: memclk_200 rising

  Data Path: sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0 to sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.396   0.286  sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0 (sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_0)
     FDP:D                    -0.022          sram_process_table_0/u_qdrii_infrastructure/rst200_sync_r_1
    ----------------------------------------
    Total                      0.682ns (0.396ns logic, 0.286ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'memclk'
  Total number of paths / destination ports: 5605 / 621
-------------------------------------------------------------------------
Offset:              5.303ns (Levels of Logic = 13)
  Source:            sram_process_table_0/update_reg_rw_arbiter/async_reg_w:dout<2> (PAD)
  Destination:       sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1 (FF)
  Destination Clock: memclk rising

  Data Path: sram_process_table_0/update_reg_rw_arbiter/async_reg_w:dout<2> to sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_reg_w:dout<2>    2   0.000   0.823  sram_process_table_0/update_reg_rw_arbiter/async_reg_w (sram_process_table_0/reg_read_addr<2>)
     LUT5:I0->O           16   0.086   0.669  sram_process_table_0/test_sketch_calculate/universal_data<2>1 (sram_process_table_0/universal_data<2>)
     LUT6:I3->O            1   0.086   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_lut<0> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<0> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<1> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<2> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<3> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<4> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<5> (sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<5>)
     MUXCY:CI->O           5   0.222   0.505  sram_process_table_0/test_r_w_ctrl/U1/Mcompar_comp_result_10_cmp_eq0000_cy<6> (sram_process_table_0/test_r_w_ctrl/U1/comp_result_10_cmp_eq0000)
     LUT4:I2->O            2   0.086   0.416  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00132_SW0_SW0_SW0 (N338)
     LUT5:I4->O            2   0.086   0.823  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00132_SW0_SW0_SW1 (N412)
     LUT6:I1->O            3   0.086   0.910  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq00134 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_cmp_eq0013)
     LUT6:I0->O            1   0.086   0.000  sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>144 (sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_mux0000<2>)
     FDC:D                    -0.022          sram_process_table_0/test_r_w_ctrl/U1/data_comp_result_1
    ----------------------------------------
    Total                      5.303ns (1.156ns logic, 4.146ns route)
                                       (21.8% logic, 78.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_aclk'
  Total number of paths / destination ports: 23023 / 4345
-------------------------------------------------------------------------
Offset:              3.790ns (Levels of Logic = 5)
  Source:            s_axi_arvalid (PAD)
  Destination:       sram_process_table_0/ipif_regs/IP2Bus_Data_0 (FF)
  Destination Clock: s_axi_aclk rising

  Data Path: s_axi_arvalid to sram_process_table_0/ipif_regs/IP2Bus_Data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O           43   0.086   0.710  sram_process_table_0/axi_lite_ipif/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i<3>1 (sram_process_table_0/Bus2IP_Addr<3>)
     LUT6:I3->O          128   0.086   1.024  sram_process_table_0/ipif_regs/Msub__COND_67_Madd_xor<3>11 (sram_process_table_0/ipif_regs/_COND_67<3>)
     LUT6:I0->O            1   0.086   0.901  sram_process_table_0/ipif_regs/mux_11 (sram_process_table_0/ipif_regs/mux_11)
     LUT6:I0->O            1   0.086   0.412  sram_process_table_0/ipif_regs/_COND_67<4>_SW0 (N174)
     LUT6:I5->O            1   0.086   0.000  sram_process_table_0/ipif_regs/_COND_67<4> (sram_process_table_0/ipif_regs/_varindex0000<0>)
     FDRE:D                   -0.022          sram_process_table_0/ipif_regs/IP2Bus_Data_0
    ----------------------------------------
    Total                      3.790ns (0.744ns logic, 3.046ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.933ns (Levels of Logic = 1)
  Source:            sram_process_table_0/update_reg_rw_arbiter/async_reg_r:valid (PAD)
  Destination:       sram_process_table_0/update_reg_rw_arbiter/nextstate_2 (LATCH)
  Destination Clock: sram_process_table_0/update_reg_rw_arbiter/ro_regs_433_cmp_eq0000 falling

  Data Path: sram_process_table_0/update_reg_rw_arbiter/async_reg_r:valid to sram_process_table_0/update_reg_rw_arbiter/nextstate_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    async_reg_r:valid      7   0.000   0.847  sram_process_table_0/update_reg_rw_arbiter/async_reg_r (sram_process_table_0/update_reg_rw_arbiter/async_reg_reg_data_valid)
     LUT5:I0->O            2   0.086   0.000  sram_process_table_0/update_reg_rw_arbiter/nextstate_mux0000<2>1 (sram_process_table_0/update_reg_rw_arbiter/nextstate_2__and0001)
     LDCP:D                   -0.066          sram_process_table_0/update_reg_rw_arbiter/nextstate_2
    ----------------------------------------
    Total                      0.933ns (0.086ns logic, 0.847ns route)
                                       (9.2% logic, 90.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_aclk'
  Total number of paths / destination ports: 820 / 811
-------------------------------------------------------------------------
Offset:              1.301ns (Levels of Logic = 1)
  Source:            sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en (FF)
  Destination:       sram_process_table_0/update_reg_rw_arbiter/async_reg_r:rd_en (PAD)
  Source Clock:      s_axi_aclk rising

  Data Path: sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en to sram_process_table_0/update_reg_rw_arbiter/async_reg_r:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.396   0.819  sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en (sram_process_table_0/update_reg_rw_arbiter/async_reg_r_en)
     LUT5:I0->O            0   0.086   0.000  sram_process_table_0/update_reg_rw_arbiter/_and00011 (sram_process_table_0/update_reg_rw_arbiter/_and0001)
    async_reg_r:rd_en          0.000          sram_process_table_0/update_reg_rw_arbiter/async_reg_r
    ----------------------------------------
    Total                      1.301ns (0.482ns logic, 0.819ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'memclk'
  Total number of paths / destination ports: 1002 / 423
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 1)
  Source:            sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (FF)
  Destination:       qdr_k_n_0<0> (PAD)
  Source Clock:      memclk rising

  Data Path: sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB to qdr_k_n_0<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].ODDR_K_CLKB (sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/clk_outb)
     OBUF:I->O                 2.144          sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/CLK_INST[0].OBUF_K_CLKB (qdr_k_n_0<0>)
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'memclk_270'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 1)
  Source:            sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (FF)
  Destination:       qdr_d_0<35> (PAD)
  Source Clock:      memclk_270 rising

  Data Path: sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D to qdr_d_0<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/ODDR_QDR_D (sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/qdr_d_int)
     OBUFT:I->O                2.144          sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/D_INST[35].U_QDRII_PHY_D_IO/QDR_D_OBUF (qdr_d_0<35>)
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 531 / 529
-------------------------------------------------------------------------
Delay:               0.694ns (Levels of Logic = 1)
  Source:            qdr_cq_n_1<0> (PAD)
  Destination:       sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CQ_INST_36.CQ_N_INST[0].U_QDRII_PHY_CQ_N_IO/IODELAY_CQ:IDATAIN (PAD)

  Data Path: qdr_cq_n_1<0> to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CQ_INST_36.CQ_N_INST[0].U_QDRII_PHY_CQ_N_IO/IODELAY_CQ:IDATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   0.694   0.000  sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CQ_INST_36.CQ_N_INST[0].U_QDRII_PHY_CQ_N_IO/QDR_CQ_IBUF (sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CQ_INST_36.CQ_N_INST[0].U_QDRII_PHY_CQ_N_IO/qdr_cq_int)
    IODELAY:IDATAIN            0.000          sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/CQ_INST_36.CQ_N_INST[0].U_QDRII_PHY_CQ_N_IO/IODELAY_CQ
    ----------------------------------------
    Total                      0.694ns (0.694ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_READ/BL4_INST.RD_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/BL4_INST.WR_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_WRITE/BL4_INST.WR_INIT_FF3.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/QDR_DLL_OFF_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_CLK_IO/QDR_DLL_OFF_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_1/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[0].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[1].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[2].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[3].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[4].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[5].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[6].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[7].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[8].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[9].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[10].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[11].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[12].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[13].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[14].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[15].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[16].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[17].ADDRESS_FF.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to sram_process_table_0/qdrii_controller_0/U_QDRII_TOP_PHY/U_QDRII_PHY_ADDR_IO/BL4_IOB_INST.ADDR_INST[18].ADDRESS_FF.


Total REAL time to Xst completion: 94.00 secs
Total CPU time to Xst completion: 93.25 secs
 
--> 


Total memory usage is 946872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1165 (   0 filtered)
Number of infos    :  273 (   0 filtered)

