
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	
Date:		Thu Mar 23 00:32:58 2023
Host:		IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*4cpus*11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 6.7 (Santiago)

License:
		invs	Innovus Implementation System	15.2	Denied
		invsb	Innovus Implementation System Basic	15.2	Denied
		fexl	First Encounter XL	15.2	checkout succeeded
		2 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_verilog ../../DFT/DFT_output/netlist/system_top_netlist.v
<CMD> set init_top_cell system_top
<CMD> set init_lef_file {../../lib/lef/tsmc13fsg_6lm_tech.lef ../../lib/std_cells/tsmc13_m_macros.lef ../design/system_top.lef}
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net GND
<CMD> set init_mmmc_file MMMC.tcl
<CMD> init_design

Loading LEF file ../../lib/lef/tsmc13fsg_6lm_tech.lef ...

Loading LEF file ../../lib/std_cells/tsmc13_m_macros.lef ...
Set DBUPerIGU to M2 pitch 820.

Loading LEF file ../design/system_top.lef ...
**WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
**ERROR: (IMPLF-40):	Macro 'system_top' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
**WARN: (IMPLF-46):	Class CORE macro 'system_top' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
created and will be used for this macro, using height 160.0000 that
matches the macro SIZE height, and width 0.4100 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.
**WARN: (IMPLF-200):	Pin 'SI[0]' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'SI[1]' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'SI[2]' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'SE' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'test_mode' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'scan_clk' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'scan_reset' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'reset' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'UART_clk' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'reference_clk' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'serial_data_in' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'SO[0]' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'SO[1]' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'SO[2]' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'serial_data_out' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'parity_error' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'frame_error' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1M' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Thu Mar 23 00:33:22 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Thu Mar 23 00:33:22 2023
Loading view definition file from MMMC.tcl
Reading max_library timing library '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLM' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLM' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLM' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLM' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min_library timing library '/mnt/hgfs/D/Education/Digital_IC_Design_Diploma/Project/PrUcess/lib/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.42min, fe_mem=538.1M) ***
*** Begin netlist parsing (mem=538.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 618 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../DFT/DFT_output/netlist/system_top_netlist.v'
Non-leaf cell system_top will be treated as a leaf cell.

*** Memory Usage v#1 (Current mem = 538.098M, initial mem = 164.598M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=538.1M) ***
Set top cell to system_top.
Hooked 1236 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell system_top ...
*** Netlist is unique.
** info: there are 1294 modules.
** info: there are 1427 stdCell insts.

*** Memory Usage v#1 (Current mem = 587.426M, initial mem = 164.598M) ***
**WARN: (IMPFP-3961):	The techSite 'ENC_CORE_0' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: function_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: function_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc' ...
Current (total cpu=0:00:10.0, real=0:00:25.0, peak res=292.5M, current mem=702.5M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=311.3M, current mem=721.7M)
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=311.3M, current mem=721.7M)
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc' ...
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=311.3M, current mem=721.7M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=311.7M, current mem=723.2M)
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=311.7M, current mem=723.2M)
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc' ...
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=311.7M, current mem=723.2M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=312.1M, current mem=723.2M)
Current (total cpu=0:00:10.1, real=0:00:25.0, peak res=312.1M, current mem=723.2M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell system_top; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-40             1  Macro '%s' references a site '%s' that h...
WARNING   IMPLF-46             1  Class CORE macro '%s' has no SITE statem...
WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            7  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159         1236  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
WARNING   IMPCTE-290          12  Could not locate cell %s in any library ...
*** Message Summary: 1299 warning(s), 1 error(s)

<CMD> floorPlan -d 240.67 160.0 0.0 0.0 0.0 0.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect GND -type pgpin -pin VSS -inst *
<CMD> loadFPlan ../physical_design_output/checkpoints/power_plan2.fp
Reading floorplan file - ../physical_design_output/checkpoints/power_plan2.fp (mem = 852.6M).
*info: reset 1523 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 861.3M) ***
<CMD> setDrawView place
<CMD> fit
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.53517 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
End delay calculation. (MEM=1009.95 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1009.9M) ***
**WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin reference_clk to target pin U_clock_gating_cell/gated_clock in view test_capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 11 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=985.9M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.7 mem=1003.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1030.1M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1416 (0 fixed + 1416 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1478 #term=6251 #term/net=4.23, #fixedIo=0, #floatIo=0, #fixedPin=17, #floatPin=0
stdCell: 1416 single + 0 double + 0 multi
Total standard cell length = 6.0299 (mm), area = 0.0173 (mm^2)
Estimated cell power/ground rail width = 0.314 um
Average module density = 0.458.
Density for the design = 0.458.
       = stdcell_area 14707 sites (17306 um^2) / alloc_area 32131 sites (37808 um^2).
Pin Density = 0.1936.
            = total # of pins 6251 / total area 32285.
=== lastAutoLevel = 7 
**WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin reference_clk to target pin U_clock_gating_cell/gated_clock in view test_capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.149e+03 (3.63e+03 5.24e+02)
              Est.  stn bbox = 5.108e+03 (4.48e+03 6.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.0M
Iteration  2: Total net bbox = 4.149e+03 (3.63e+03 5.24e+02)
              Est.  stn bbox = 5.108e+03 (4.48e+03 6.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1094.0M
Iteration  3: Total net bbox = 4.815e+03 (3.99e+03 8.24e+02)
              Est.  stn bbox = 6.384e+03 (5.29e+03 1.09e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1094.0M
Iteration  4: Total net bbox = 2.354e+04 (1.26e+04 1.09e+04)
              Est.  stn bbox = 2.983e+04 (1.62e+04 1.37e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1094.0M
Iteration  5: Total net bbox = 2.952e+04 (1.71e+04 1.24e+04)
              Est.  stn bbox = 3.755e+04 (2.17e+04 1.59e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1094.0M
Iteration  6: Total net bbox = 3.292e+04 (1.88e+04 1.41e+04)
              Est.  stn bbox = 4.155e+04 (2.38e+04 1.77e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1124.0M
Iteration  7: Total net bbox = 3.535e+04 (2.10e+04 1.43e+04)
              Est.  stn bbox = 4.451e+04 (2.64e+04 1.81e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1128.0M
Iteration  8: Total net bbox = 3.535e+04 (2.10e+04 1.43e+04)
              Est.  stn bbox = 4.451e+04 (2.64e+04 1.81e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1128.0M
Iteration  9: Total net bbox = 3.718e+04 (2.15e+04 1.57e+04)
              Est.  stn bbox = 4.592e+04 (2.66e+04 1.93e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1128.0M
Iteration 10: Total net bbox = 3.908e+04 (2.32e+04 1.59e+04)
              Est.  stn bbox = 4.842e+04 (2.87e+04 1.97e+04)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1128.0M
Iteration 11: Total net bbox = 3.908e+04 (2.32e+04 1.59e+04)
              Est.  stn bbox = 4.842e+04 (2.87e+04 1.97e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.0M
*** cost = 3.908e+04 (2.32e+04 1.59e+04) (cpu for global=0:00:06.6) real=0:00:07.0***
Info: 6 clock gating cells identified, 6 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
Core Placement runtime cpu: 0:00:06.3 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:22.9 mem=1076.9M) ***
Total net length = 3.908e+04 (2.320e+04 1.588e+04) (ext = 2.709e+03)
Density distribution unevenness ratio = 11.334%
Move report: Detail placement moves 1416 insts, mean move: 2.01 um, max move: 46.29 um
	Max move on inst (U_reference_clock_multiplexer/U1): (99.98, 68.86) --> (53.71, 68.88)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1076.9MB
Summary Report:
Instances move: 1416 (out of 1416 movable)
Mean displacement: 2.01 um
Max displacement: 46.29 um (Instance: U_reference_clock_multiplexer/U1) (99.9795, 68.8635) -> (53.71, 68.88)
	Length: 10 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKMX2X2M
Total net length = 3.694e+04 (2.109e+04 1.585e+04) (ext = 2.643e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1076.9MB
*** Finished refinePlace (0:00:23.0 mem=1076.9M) ***
Total net length = 3.694e+04 (2.104e+04 1.589e+04) (ext = 2.643e+03)
*** End of Placement (cpu=0:00:08.2, real=0:00:08.0, mem=1076.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 54 )
Density distribution unevenness ratio = 11.483%
*** Free Virtual Timing Model ...(mem=1076.9M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1059.8M, totSessionCpu=0:00:25 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1059.8M)
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1478  numIgnoredNets=0
[NR-eagl] There are 9 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16308

[NR-eagl] Usage: 16307 = (8722 H, 7585 V) = (13.71% H, 11.92% V) = (2.503e+04um H, 2.177e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16307 = (8722 H, 7585 V) = (13.71% H, 11.92% V) = (2.503e+04um H, 2.177e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16307 = (8722 H, 7585 V) = (13.71% H, 11.92% V) = (2.503e+04um H, 2.177e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16307 = (8722 H, 7585 V) = (13.71% H, 11.92% V) = (2.503e+04um H, 2.177e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16307 = (8722 H, 7585 V) = (13.71% H, 11.92% V) = (2.503e+04um H, 2.177e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6234
[NR-eagl] Layer2(METAL2)(V) length: 1.806821e+04um, number of vias: 9053
[NR-eagl] Layer3(METAL3)(H) length: 2.359157e+04um, number of vias: 689
[NR-eagl] Layer4(METAL4)(V) length: 4.564395e+03um, number of vias: 166
[NR-eagl] Layer5(METAL5)(H) length: 2.151265e+03um, number of vias: 19
[NR-eagl] Layer6(METAL6)(V) length: 1.430900e+02um, number of vias: 0
[NR-eagl] Total length: 4.851853e+04um, number of vias: 16161
[NR-eagl] End Peak syMemory usage = 1059.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.03 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'system_top' of instances=1416 and nets=1513 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1059.797M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1059.8M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1126.64 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1126.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.2  MEM= 1126.6M) ***
The useful skew maximum allowed delay is: 0.3
Info: 9 clock nets excluded from IPO operation.
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1158.1M, totSessionCpu=0:00:29 **
Begin: GigaOpt high fanout net optimization
Info: 9 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.55%|        -|   0.100|   0.000|   0:00:00.0| 1305.7M|
|    45.55%|        -|   0.100|   0.000|   0:00:00.0| 1305.7M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1305.7M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 9 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    65   |  1092   |    44   |     44  |     0   |     0   |     0   |     0   | 0.56 |          0|          0|          0|  45.55  |            |           |
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   | 2.78 |         12|          0|         70|  45.86  |   0:00:00.0|    1305.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1305.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1164.1M, totSessionCpu=0:00:32 **
Begin: GigaOpt Global Optimization
Info: 9 clock nets excluded from IPO operation.
*info: 9 clock nets excluded
*info: 2 special nets excluded.
*info: 35 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+--------------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |           Worst View           |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+--------------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    45.86%|   0:00:00.0| 1299.7M|    function_setup_analysis_view|       NA| NA                                                 |
+--------+--------+----------+------------+--------+--------------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1299.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1299.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1164.1M, totSessionCpu=0:00:35 **

Active setup views:
 function_setup_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 9 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1162.1M, totSessionCpu=0:00:35 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 9 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 45.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.86%|        -|   0.000|   0.000|   0:00:00.0| 1302.0M|
|    45.86%|        0|   0.000|   0.000|   0:00:00.0| 1304.3M|
|    45.82%|        6|   0.000|   0.000|   0:00:00.0| 1304.3M|
|    45.82%|        0|   0.000|   0.000|   0:00:00.0| 1304.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 45.82
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1170.72M, totSessionCpu=0:00:37).
*** Steiner Routed Nets: 1.342%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1170.7 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1490  numIgnoredNets=0
[NR-eagl] There are 9 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16315

[NR-eagl] Usage: 16315 = (8722 H, 7593 V) = (13.71% H, 11.94% V) = (2.503e+04um H, 2.179e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16315 = (8722 H, 7593 V) = (13.71% H, 11.94% V) = (2.503e+04um H, 2.179e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.02% V

[NR-eagl] Usage: 16315 = (8722 H, 7593 V) = (13.71% H, 11.94% V) = (2.503e+04um H, 2.179e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16315 = (8722 H, 7593 V) = (13.71% H, 11.94% V) = (2.503e+04um H, 2.179e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16315 = (8722 H, 7593 V) = (13.71% H, 11.94% V) = (2.503e+04um H, 2.179e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.02% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6258
[NR-eagl] Layer2(METAL2)(V) length: 1.792649e+04um, number of vias: 9045
[NR-eagl] Layer3(METAL3)(H) length: 2.346591e+04um, number of vias: 708
[NR-eagl] Layer4(METAL4)(V) length: 4.656030e+03um, number of vias: 172
[NR-eagl] Layer5(METAL5)(H) length: 2.271600e+03um, number of vias: 26
[NR-eagl] Layer6(METAL6)(V) length: 2.132000e+02um, number of vias: 0
[NR-eagl] Total length: 4.853323e+04um, number of vias: 16209
[NR-eagl] End Peak syMemory usage = 1146.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'system_top' of instances=1428 and nets=1525 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1146.672M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1211.02 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1211.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 9 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |    73   |     2   |      2  |     0   |     0   |     0   |     0   | 2.71 |          0|          0|          0|  45.82  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.71 |          0|          0|          3|  45.94  |   0:00:00.0|    1302.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.71 |          0|          0|          0|  45.94  |   0:00:00.0|    1302.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1302.6M) ***

*** Starting refinePlace (0:00:37.8 mem=1338.6M) ***
Total net length = 3.898e+04 (2.182e+04 1.716e+04) (ext = 2.392e+03)
Move report: Detail placement moves 18 insts, mean move: 2.21 um, max move: 5.74 um
	Max move on inst (FE_OFC9_multiplexed_reference_reset_synchronized): (113.16, 68.88) --> (113.16, 63.14)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.6MB
Summary Report:
Instances move: 18 (out of 1428 movable)
Mean displacement: 2.21 um
Max displacement: 5.74 um (Instance: FE_OFC9_multiplexed_reference_reset_synchronized) (113.16, 68.88) -> (113.16, 63.14)
	Length: 8 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: BUFX8M
Total net length = 3.898e+04 (2.182e+04 1.716e+04) (ext = 2.392e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1338.6MB
*** Finished refinePlace (0:00:37.8 mem=1338.6M) ***
*** maximum move = 5.74 um ***
*** Finished re-routing un-routed nets (1338.6M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1338.6M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1294.3M)
Compute RC Scale Done ...
Extraction called for design 'system_top' of instances=1428 and nets=1525 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1270.215M)
doiPBLastSyncSlave

Optimization is working on the following views:
  Setup views: function_setup_analysis_view 
  Hold  views: function_hold_analysis_view test_scan_hold_analysis_view test_capture_hold_analysis_view 
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1490  numIgnoredNets=0
[NR-eagl] There are 9 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16323

[NR-eagl] Usage: 16323 = (8721 H, 7602 V) = (13.71% H, 11.95% V) = (2.503e+04um H, 2.182e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16323 = (8721 H, 7602 V) = (13.71% H, 11.95% V) = (2.503e+04um H, 2.182e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.02% V

[NR-eagl] Usage: 16323 = (8721 H, 7602 V) = (13.71% H, 11.95% V) = (2.503e+04um H, 2.182e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16323 = (8721 H, 7602 V) = (13.71% H, 11.95% V) = (2.503e+04um H, 2.182e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16323 = (8721 H, 7602 V) = (13.71% H, 11.95% V) = (2.503e+04um H, 2.182e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.02% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6258
[NR-eagl] Layer2(METAL2)(V) length: 1.792045e+04um, number of vias: 9026
[NR-eagl] Layer3(METAL3)(H) length: 2.346570e+04um, number of vias: 709
[NR-eagl] Layer4(METAL4)(V) length: 4.645370e+03um, number of vias: 173
[NR-eagl] Layer5(METAL5)(H) length: 2.276111e+03um, number of vias: 26
[NR-eagl] Layer6(METAL6)(V) length: 2.427200e+02um, number of vias: 0
[NR-eagl] Total length: 4.855035e+04um, number of vias: 16192
[NR-eagl] End Peak syMemory usage = 1280.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
Extraction called for design 'system_top' of instances=1428 and nets=1525 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1280.219M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1268.25 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1268.3M) ***
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1134.0M, totSessionCpu=0:00:39 **
*** Finished optDesign ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1134.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.7 mem=1109.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=1109.9M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=1428 (0 fixed + 1428 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1490 #term=6275 #term/net=4.21, #fixedIo=0, #floatIo=0, #fixedPin=17, #floatPin=0
stdCell: 1428 single + 0 double + 0 multi
Total standard cell length = 6.0815 (mm), area = 0.0175 (mm^2)
Average module density = 0.462.
Density for the design = 0.462.
       = stdcell_area 14833 sites (17454 um^2) / alloc_area 32131 sites (37808 um^2).
Pin Density = 0.1944.
            = total # of pins 6275 / total area 32285.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  7: Total net bbox = 3.624e+04 (2.10e+04 1.52e+04)
              Est.  stn bbox = 4.530e+04 (2.62e+04 1.91e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1134.0M
Iteration  8: Total net bbox = 3.844e+04 (2.22e+04 1.63e+04)
              Est.  stn bbox = 4.761e+04 (2.74e+04 2.02e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1134.0M
Iteration  9: Total net bbox = 3.778e+04 (2.17e+04 1.61e+04)
              Est.  stn bbox = 4.676e+04 (2.68e+04 1.99e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1134.0M
Iteration 10: Total net bbox = 3.974e+04 (2.35e+04 1.63e+04)
              Est.  stn bbox = 4.932e+04 (2.90e+04 2.03e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1164.0M
Iteration 11: Total net bbox = 3.974e+04 (2.35e+04 1.63e+04)
              Est.  stn bbox = 4.932e+04 (2.90e+04 2.03e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1164.0M
*** cost = 3.974e+04 (2.35e+04 1.63e+04) (cpu for global=0:00:02.1) real=0:00:02.0***
Info: 6 clock gating cells identified, 6 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:02.1 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:43.0 mem=1104.1M) ***
Total net length = 3.974e+04 (2.348e+04 1.626e+04) (ext = 2.434e+03)
Density distribution unevenness ratio = 11.841%
Move report: Detail placement moves 1428 insts, mean move: 2.03 um, max move: 28.91 um
	Max move on inst (U_clock_gating_cell/U_ICG_cell): (163.18, 101.89) --> (135.71, 100.45)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1104.1MB
Summary Report:
Instances move: 1428 (out of 1428 movable)
Mean displacement: 2.03 um
Max displacement: 28.91 um (Instance: U_clock_gating_cell/U_ICG_cell) (163.18, 101.885) -> (135.71, 100.45)
	Length: 18 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: TLATNCAX4M
Total net length = 3.757e+04 (2.132e+04 1.626e+04) (ext = 2.366e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1104.1MB
*** Finished refinePlace (0:00:43.1 mem=1104.1M) ***
Total net length = 3.759e+04 (2.125e+04 1.635e+04) (ext = 2.364e+03)
*** End of Placement (cpu=0:00:03.8, real=0:00:03.0, mem=1104.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 54 )
Density distribution unevenness ratio = 11.937%
*** Free Virtual Timing Model ...(mem=1104.1M)
Starting IO pin assignment...
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1490  numIgnoredNets=0
[NR-eagl] There are 9 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16399

[NR-eagl] Usage: 16399 = (8765 H, 7634 V) = (13.78% H, 12.00% V) = (2.516e+04um H, 2.191e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16399 = (8765 H, 7634 V) = (13.78% H, 12.00% V) = (2.516e+04um H, 2.191e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16399 = (8765 H, 7634 V) = (13.78% H, 12.00% V) = (2.516e+04um H, 2.191e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16399 = (8765 H, 7634 V) = (13.78% H, 12.00% V) = (2.516e+04um H, 2.191e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16399 = (8765 H, 7634 V) = (13.78% H, 12.00% V) = (2.516e+04um H, 2.191e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.02% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6258
[NR-eagl] Layer2(METAL2)(V) length: 1.803857e+04um, number of vias: 9059
[NR-eagl] Layer3(METAL3)(H) length: 2.320474e+04um, number of vias: 723
[NR-eagl] Layer4(METAL4)(V) length: 4.550755e+03um, number of vias: 183
[NR-eagl] Layer5(METAL5)(H) length: 2.625432e+03um, number of vias: 43
[NR-eagl] Layer6(METAL6)(V) length: 3.341500e+02um, number of vias: 0
[NR-eagl] Total length: 4.875364e+04um, number of vias: 16266
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:29, real = 0: 0:29, mem = 1104.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 37 warning(s), 2 error(s)

<CMD> addTieHiLo -cell TIELOM -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIELOM) placed: 0  
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
Options: No distance constraint, No Fan-out constraint.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 4 nets
INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
<CMD> fit
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1336.0M)
Extraction called for design 'system_top' of instances=1432 and nets=1530 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1336.023M)
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1410.16 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1410.2M) ***
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:54.2 mem=1410.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 function_setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.445  |  2.445  | 22.537  | 10.843  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   518   |   510   |    1    |   11    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 45.981%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.44 sec
Total Real time: 0.0 sec
Total Memory Usage: 1354.925781 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1312.8M)
Extraction called for design 'system_top' of instances=1432 and nets=1530 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1312.777M)
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_library libraries using the default operating condition of each library.
End delay calculation. (MEM=1412.91 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1412.9M) ***
**WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin reference_clk to target pin U_clock_gating_cell/gated_clock in view test_capture_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_capture_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:55.8 mem=1412.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 function_hold_analysis_view test_scan_hold_analysis_view 
 test_capture_hold_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.076  |  0.076  |  0.228  |  0.245  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   774   |   763   |    1    |   270   |
+--------------------+---------+---------+---------+---------+

Density: 45.981%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.5 sec
Total Real time: 1.0 sec
Total Memory Usage: 1312.777344 Mbytes
<CMD> setCTSMode -specMultiMode true -engine ck -routeClkNet true
<CMD> clockDesign -genSpecOnly clock.ctstch
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1312.8M **
setCTSMode -engine ck -moveGateLimit 25 -routeClkNet true -specMultiMode true
**WARN: (IMPCK-7004):	Option '-genSpecOnly' for command 'clockDesign' is obsolete. Use 'createClockTreeSpec' as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use 'createClockTreeSpec'.
<clockDesign INFO> clockDesign detects following modes: function_mode test_scan_mode test_capture_mode
<clockDesign INFO> start CTS under mode: function_mode
<clockDesign INFO> set CTS analysis views: function_setup_analysis_view function_hold_analysis_view
<clockDesign CMD> set_analysis_view -setup {function_setup_analysis_view function_hold_analysis_view} -hold {function_setup_analysis_view function_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: function_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: function_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc' ...
Current (total cpu=0:00:57.4, real=0:02:05, peak res=729.8M, current mem=1264.1M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=726.0M, current mem=1276.8M)
Current (total cpu=0:00:57.4, real=0:02:05, peak res=729.8M, current mem=1276.8M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<clockDesign CMD> createClockTreeSpec -output clock.ctstch.function_mode  -views function_setup_analysis_view function_hold_analysis_view -noSpecToMemory
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output clock.ctstch.function_mode -views function_setup_analysis_view function_hold_analysis_view -noSpecToMemory 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: function_hold_analysis_view function_setup_analysis_view.
*Info: Found ThroughPin: U_clock_divider/divided_clk_reg (CK->Q)
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
**WARN: (IMPCK-3179):	Clock scan_clk does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
Cannot trace clock scan_clk, remove from CTS list!
Through pin U_clock_divider/divided_clk_reg/CK is under clock UART_clk
Total 2 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1319.2M) ***
<clockDesign INFO> start CTS under mode: test_scan_mode
<clockDesign INFO> set CTS analysis views: test_scan_setup_analysis_view test_scan_hold_analysis_view
<clockDesign CMD> set_analysis_view -setup {test_scan_setup_analysis_view test_scan_hold_analysis_view} -hold {test_scan_setup_analysis_view test_scan_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: test_scan_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc' ...
Current (total cpu=0:00:57.7, real=0:02:05, peak res=729.8M, current mem=1263.3M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=724.1M, current mem=1276.0M)
Current (total cpu=0:00:57.7, real=0:02:05, peak res=729.8M, current mem=1276.0M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<clockDesign CMD> createClockTreeSpec -output clock.ctstch.test_scan_mode  -views test_scan_setup_analysis_view test_scan_hold_analysis_view -noSpecToMemory
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output clock.ctstch.test_scan_mode -views test_scan_setup_analysis_view test_scan_hold_analysis_view -noSpecToMemory 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: test_scan_hold_analysis_view test_scan_setup_analysis_view.
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
**WARN: (IMPCK-3179):	Clock UART_clk does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
Cannot trace clock UART_clk, remove from CTS list!
**WARN: (IMPCK-3179):	Clock reference_clk does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
Cannot trace clock reference_clk, remove from CTS list!
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1313.4M) ***
<clockDesign INFO> start CTS under mode: test_capture_mode
<clockDesign INFO> set CTS analysis views: test_capture_setup_analysis_view test_capture_hold_analysis_view
<clockDesign CMD> set_analysis_view -setup {test_capture_setup_analysis_view test_capture_hold_analysis_view} -hold {test_capture_setup_analysis_view test_capture_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: test_capture_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc' ...
Current (total cpu=0:00:57.9, real=0:02:05, peak res=729.8M, current mem=1263.0M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=724.6M, current mem=1275.7M)
Current (total cpu=0:00:58.0, real=0:02:05, peak res=729.8M, current mem=1275.7M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<clockDesign CMD> createClockTreeSpec -output clock.ctstch.test_capture_mode  -views test_capture_setup_analysis_view test_capture_hold_analysis_view -noSpecToMemory
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output clock.ctstch.test_capture_mode -views test_capture_setup_analysis_view test_capture_hold_analysis_view -noSpecToMemory 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: test_capture_hold_analysis_view test_capture_setup_analysis_view.
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
**WARN: (IMPCK-3179):	Clock UART_clk does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
Cannot trace clock UART_clk, remove from CTS list!
**WARN: (IMPCK-3179):	Clock reference_clk does not have any sync pin based on clock tree spec file and CTS tracing algorithm. Please check your spec file to see if AutoCTSRootPin is correctly set, and, if any LeafPin/ThroughPin is left undefined for the clock tree.
Cannot trace clock reference_clk, remove from CTS list!
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1313.1M) ***
<clockDesign CMD> set_analysis_view -setup {function_setup_analysis_view test_scan_setup_analysis_view test_capture_setup_analysis_view} -hold {function_hold_analysis_view test_scan_hold_analysis_view test_capture_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Summary of Active RC-Corners : 
 
 Analysis View: function_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: function_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc' ...
Current (total cpu=0:00:58.2, real=0:02:05, peak res=729.8M, current mem=1263.2M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=725.4M, current mem=1275.9M)
Current (total cpu=0:00:58.2, real=0:02:06, peak res=729.8M, current mem=1275.9M)
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc' ...
Current (total cpu=0:00:58.2, real=0:02:06, peak res=729.8M, current mem=1275.9M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=725.7M, current mem=1275.9M)
Current (total cpu=0:00:58.3, real=0:02:06, peak res=729.8M, current mem=1275.9M)
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc' ...
Current (total cpu=0:00:58.3, real=0:02:06, peak res=729.8M, current mem=1275.9M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc, Line 9).

**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=726.0M, current mem=1275.9M)
Current (total cpu=0:00:58.3, real=0:02:06, peak res=729.8M, current mem=1275.9M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**clockDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1275.9M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         24  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
WARNING   IMPEXT-2776         20  The via resistance between layers %s and...
WARNING   IMPCK-3179           5  Clock %s does not have any sync pin base...
WARNING   IMPCK-7004           1  Option '%s' for command '%s' is obsolete...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 78 warning(s), 0 error(s)

<CMD> clockDesign -specFile clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1275.9M **
setCTSMode -engine ck -moveGateLimit 25 -routeClkNet true -specMultiMode true
<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign INFO> clockDesign detects following modes: function_mode test_scan_mode test_capture_mode
<clockDesign INFO> start CTS under mode: function_mode
<clockDesign INFO> set CTS analysis views: function_setup_analysis_view function_hold_analysis_view
<clockDesign CMD> set_analysis_view -setup {function_setup_analysis_view function_hold_analysis_view} -hold {function_setup_analysis_view function_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: function_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: function_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc' ...
Current (total cpu=0:00:58.4, real=0:02:06, peak res=729.8M, current mem=1263.4M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/function_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=726.2M, current mem=1276.2M)
Current (total cpu=0:00:58.5, real=0:02:06, peak res=729.8M, current mem=1276.2M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<clockDesign CMD> specifyClockTree -file clock.ctstch.function_mode
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...

Reading clock tree spec file 'clock.ctstch.function_mode' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View function_setup_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RC Information for View function_hold_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View function_setup_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RC Information for View function_hold_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 function_setup_analysis_view
#2 function_hold_analysis_view
Default Analysis Views is function_setup_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: reference_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: UART_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1292.2M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of valid cells: CLKINVX32M CLKINVX40M CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M 
*** Removed (0) buffers and (0) inverters in Clock UART_clk.
*** Removed (0) buffers and (0) inverters in Clock reference_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1292.160M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1292.2M) ***
<clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/system_top.clock.report.function_mode -trace clock_report/system_top.clock.trace.function_mode
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
*** Calculating scaling factor for max_library libraries using the default operating condition of each library.
List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of valid cells: CLKINVX32M CLKINVX40M CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M 
CTS automatically preserve module port U_clock_gating_cell/gated_clock on clock_gating_cell
CTS automatically preserve module port U_clock_divider/output_clk on clock_divider_test_1
CTS automatically preserve module port U_clock_gating_cell/gated_clock on clock_gating_cell
CTS automatically preserve module port U_clock_divider/output_clk on clock_divider_test_1
***** Allocate Placement Memory Finished (MEM: 1292.160M)

Start to trace clock trees ...
*** Begin Tracer (mem=1292.2M) ***
Tracing Clock reference_clk ...

Reconvergent mux Check for spec:reference_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
Tracing Clock UART_clk ...

Reconvergent mux Check for spec:UART_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1292.2M) ***

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          82(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          82(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16.32 Ohm (user set)
   Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)


****** Clock (reference_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]


****** Clock (UART_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (reference_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 203
Nr.          Rising  Sync Pins  : 203
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U_clock_gating_cell/U_ICG_cell/CK)
Output_Pin: (U_clock_gating_cell/U_ICG_cell/ECK)
Output_Net: (ALU_clk)   

**** CK_START: TopDown Tree Construction for ALU_clk (17-leaf) (mem=1300.2M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for ALU_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)
SubTree No: 1

Input_Pin:  (U_reference_clock_multiplexer/U1/A)
Output_Pin: (U_reference_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_reference_clk)   

**** CK_START: TopDown Tree Construction for multiplexed_reference_clk (187-leaf) (1 macro model) (mem=1300.2M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for multiplexed_reference_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (reference_clk)
Output_Net: (reference_clk)   

**** CK_START: TopDown Tree Construction for reference_clk (1-leaf) (1 macro model) (mem=1300.2M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for reference_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)

****** Clock Tree (UART_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 5
Nr. Sinks                       : 56
Nr.          Rising  Sync Pins  : 56
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U_UART_transmitter_clock_multiplexer/U1/A)
Output_Pin: (U_UART_transmitter_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_transmitter_clk)   

**** CK_START: TopDown Tree Construction for multiplexed_UART_transmitter_clk (21-leaf) (mem=1300.2M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for multiplexed_UART_transmitter_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)
SubTree No: 1

Input_Pin:  (U_clock_divider/U26/B)
Output_Pin: (U_clock_divider/U26/Y)
Output_Net: (UART_transmitter_clk)   

**** CK_START: TopDown Tree Construction for UART_transmitter_clk (1-leaf) (1 macro model) (mem=1300.2M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for UART_transmitter_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)
SubTree No: 2

Input_Pin:  (U_clock_divider/divided_clk_reg/CK)
Output_Pin: (U_clock_divider/divided_clk_reg/Q)
Output_Net: (U_clock_divider/divided_clk)   
*** Find 3 Excluded Nodes.
*** Nr Nodes in Sink Level: 0 => 3.

**** CK_START: TopDown Tree Construction for U_clock_divider/divided_clk (4-leaf) (1 macro model) (mem=1300.2M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for U_clock_divider/divided_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)
SubTree No: 3

Input_Pin:  (U_UART_clock_multiplexer/U1/A)
Output_Pin: (U_UART_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_clk)   
*** Find 1 Excluded Nodes.
*** Nr Nodes in Sink Level: 35 => 36.

**** CK_START: TopDown Tree Construction for multiplexed_UART_clk (37-leaf) (7 macro model) (mem=1300.2M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for multiplexed_UART_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
Add input port U_clock_divider
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)
SubTree No: 4

Input_Pin:  (NULL)
Output_Pin: (UART_clk)
Output_Net: (UART_clk)   

**** CK_START: TopDown Tree Construction for UART_clk (1-leaf) (1 macro model) (mem=1300.2M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for UART_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)



**** CK_START: Update Database (mem=1300.2M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1300.2M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 3.997500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:00:58.6 mem=1330.2M) ***
Total net length = 3.772e+04 (2.133e+04 1.639e+04) (ext = 2.364e+03)
Density distribution unevenness ratio = 12.001%
Move report: Detail placement moves 2 insts, mean move: 2.67 um, max move: 2.87 um
	Max move on inst (U_UART/U_UART_receiver/U_deserializer/U20): (76.26, 120.54) --> (76.26, 117.67)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.2MB
Summary Report:
Instances move: 2 (out of 1433 movable)
Mean displacement: 2.67 um
Max displacement: 2.87 um (Instance: U_UART/U_UART_receiver/U_deserializer/U20) (76.26, 120.54) -> (76.26, 117.67)
	Length: 5 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: OAI21XLM
Total net length = 3.772e+04 (2.133e+04 1.639e+04) (ext = 2.364e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1330.2MB
*** Finished refinePlace (0:00:58.6 mem=1330.2M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1330.172M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.0 
============================================================

Set the status of  1 instance(s) to PREPLACED !


#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

***** Allocate Placement Memory Finished (MEM: 1330.172M)

Start to trace clock trees ...
*** Begin Tracer (mem=1330.2M) ***
Tracing Clock reference_clk ...

Reconvergent mux Check for spec:reference_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
Tracing Clock UART_clk ...

Reconvergent mux Check for spec:UART_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1330.2M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1330.172M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          8.61(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (reference_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]


****** Clock (UART_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock reference_clk has a maximum of 2 levels of logic before synthesis.
** INFO Clock UART_clk has a maximum of 5 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
CLKBUFX40M           : U_clock_divider/multiplexed_UART_clk__Fence_I0

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================

**WARN: (IMPCK-6314):	The cell: TLATNCAX4M, library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c does not appear to have sufficient drive strength to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6314):	The cell: CLKMX2X2M, library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c does not appear to have sufficient drive strength to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6314):	The cell: MX2XLM, library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c does not appear to have sufficient drive strength to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6314):	The cell: SDFFRQX1M, library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c does not appear to have sufficient drive strength to meet the 90ps maximum buffer transition constraint.

Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          4
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          82(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          82(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16.32 Ohm (user set)
   Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)


****** Clock (reference_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]


****** Clock (UART_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (reference_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 203
Nr.          Rising  Sync Pins  : 203
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U_clock_gating_cell/U_ICG_cell/CK)
Output_Pin: (U_clock_gating_cell/U_ICG_cell/ECK)
Output_Net: (ALU_clk)   

Change Cell in Driver Gate from TLATNCAX4M to TLATNCAX12M.

**** CK_START: TopDown Tree Construction for ALU_clk (17-leaf) (mem=1330.2M)

Total 3 topdown clustering. 
Skew=1[247,249*] N17 B1 G1 A1(1.0) L[2,2] score=31040 cpu=0:00:00.0 mem=1330M 
Trig. Edge Skew=1[247,249*] N17 B1 G1 A1(1.0) L[2,2] score=31040 cpu=0:00:00.0 mem=1330M 

**** CK_END: TopDown Tree Construction for ALU_clk (cpu=0:00:00.1, real=0:00:00.0, mem=1330.2M)



**** CK_START: Update Database (mem=1330.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2M)
**** CK_START: Macro Models Generation (mem=1330.2M)

Macro model: Skew=1[248,250]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1330.2M)
SubTree No: 1

Input_Pin:  (U_reference_clock_multiplexer/U1/A)
Output_Pin: (U_reference_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_reference_clk)   

Change Cell in Driver Gate from CLKMX2X2M to MX2X3M.
CTS move inst U_reference_clock_multiplexer/U1 17um (136120 132020) => (164824 126291).

**** CK_START: TopDown Tree Construction for multiplexed_reference_clk (187-leaf) (1 macro model) (mem=1330.2M)

Total 3 topdown clustering. 
Skew=92[484,576*] trVio=B1(3)S14(2492)ps N187 B5 G2 A6(6.3) L[2,4] score=69372 cpu=0:00:01.0 mem=1322M 
Trig. Edge Skew=92[484,576*] trVio=B1(3)S14(2492)ps N187 B5 G2 A6(6.3) L[2,4] score=69372 cpu=0:00:01.0 mem=1322M 

**** CK_END: TopDown Tree Construction for multiplexed_reference_clk (cpu=0:00:01.4, real=0:00:01.0, mem=1322.2M)



**** CK_START: Update Database (mem=1322.2M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
**** CK_START: Macro Models Generation (mem=1322.2M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
*buffer: max rise/fall tran=[101,92], (bnd=100ps) 
Macro model: Skew=93[482,575]ps N8 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (reference_clk)
Output_Net: (reference_clk)   

**** CK_START: TopDown Tree Construction for reference_clk (1-leaf) (1 macro model) (mem=1322.2M)

Total 0 topdown clustering. 
Trig. Edge Skew=93[551,644*] N1 B2 G2 A2(2.4) L[3,3] C3/0 score=71321 cpu=0:00:00.0 mem=1322M 

**** CK_END: TopDown Tree Construction for reference_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)



**** CK_START: Update Database (mem=1322.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
CTS automatically propagate clock U_clock_gating_cell/gated_clock

****** Clock Tree (UART_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 6
Nr. Sinks                       : 56
Nr.          Rising  Sync Pins  : 56
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U_UART_transmitter_clock_multiplexer/U1/A)
Output_Pin: (U_UART_transmitter_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_transmitter_clk)   

Change Cell in Driver Gate from MX2XLM to MX2X3M.

**** CK_START: TopDown Tree Construction for multiplexed_UART_transmitter_clk (21-leaf) (mem=1322.2M)

Total 3 topdown clustering. 
Skew=1[292,292*] N21 B1 G1 A1(1.0) L[2,2] score=35419 cpu=0:00:00.0 mem=1322M 
Trig. Edge Skew=1[292,292*] N21 B1 G1 A1(1.0) L[2,2] score=35419 cpu=0:00:00.0 mem=1322M 

**** CK_END: TopDown Tree Construction for multiplexed_UART_transmitter_clk (cpu=0:00:00.1, real=0:00:00.0, mem=1322.2M)



**** CK_START: Update Database (mem=1322.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
**** CK_START: Macro Models Generation (mem=1322.2M)

Macro model: Skew=0[293,294]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
SubTree No: 1

Input_Pin:  (U_clock_divider/U26/B)
Output_Pin: (U_clock_divider/U26/Y)
Output_Net: (UART_transmitter_clk)   

Change Cell in Driver Gate from MX2XLM to MX2X3M.
**** CK_START: Macro Models Generation (mem=1322.2M)

Macro model: Skew=0[448,449]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
SubTree No: 2

Input_Pin:  (U_clock_divider/divided_clk_reg/CK)
Output_Pin: (U_clock_divider/divided_clk_reg/Q)
Output_Net: (U_clock_divider/divided_clk)   
*** Find 3 Excluded Nodes.

Change Cell in Driver Gate from SDFFRQX1M to SDFFRHQX8M.


**** CK_START: Update Database (mem=1322.2M)
excluded inst=U_clock_divider/divided_clk__SKEWGRP1__MMExc_0
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
**** CK_START: Macro Models Generation (mem=1322.2M)

*buffer: max rise/fall tran=[112,91], (bnd=100ps) 
Macro model: Skew=0[803,803]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
SubTree No: 3

Input_Pin:  (U_clock_divider/multiplexed_UART_clk__Fence_I0/A)
Output_Pin: (U_clock_divider/multiplexed_UART_clk__Fence_I0/Y)
Output_Net: (U_clock_divider/multiplexed_UART_clk__Fence_N0)   
*** Find 1 Excluded Nodes.

**** CK_START: TopDown Tree Construction for U_clock_divider/multiplexed_UART_clk__Fence_N0 (7-leaf) (7 macro model) (mem=1322.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[899,914*] N7 B0 G2 A0(0.0) L[1,1] score=97608 cpu=0:00:00.0 mem=1322M 

**** CK_END: TopDown Tree Construction for U_clock_divider/multiplexed_UART_clk__Fence_N0 (cpu=0:00:00.0, real=0:00:01.0, mem=1322.2M)



**** CK_START: Update Database (mem=1322.2M)
excluded inst=U_clock_divider/multiplexed_UART_clk__Fence_N0__SKEWGRP2__MMExc_0
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
**** CK_START: Macro Models Generation (mem=1322.2M)

*buffer: max rise/fall tran=[112,91], (bnd=100ps) 
Macro model: Skew=16[903,919]ps N5 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
SubTree No: 4

Input_Pin:  (U_UART_clock_multiplexer/U1/A)
Output_Pin: (U_UART_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_clk)   

Change Cell in Driver Gate from CLKMX2X2M to MX2X3M.
CTS move inst U_UART_clock_multiplexer/U1 9um (145960 252560) => (145152 269793).

**** CK_START: TopDown Tree Construction for multiplexed_UART_clk (30-leaf) (1 macro model) (mem=1322.2M)

Total 3 topdown clustering. 
Skew=66[1076,1141*] trVio=B21(43)ps N30 B10 G2 A11(11.0) L[1,10] C0/8 score=134689 cpu=0:00:00.0 mem=1322M 
Trig. Edge Skew=66[1076,1141*] trVio=B21(43)ps N30 B10 G2 A11(11.0) L[1,10] C0/8 score=134689 cpu=0:00:00.0 mem=1322M 

**** CK_END: TopDown Tree Construction for multiplexed_UART_clk (cpu=0:00:00.1, real=0:00:00.0, mem=1322.2M)



**** CK_START: Update Database (mem=1322.2M)
10 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
**** CK_START: Macro Models Generation (mem=1322.2M)

*buffer: max rise/fall tran=[116,122], (bnd=100ps) 
Macro model: Skew=65[1077,1142]ps N16 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
SubTree No: 5

Input_Pin:  (NULL)
Output_Pin: (UART_clk)
Output_Net: (UART_clk)   

**** CK_START: TopDown Tree Construction for UART_clk (1-leaf) (1 macro model) (mem=1322.2M)

Total 0 topdown clustering. 
Trig. Edge Skew=65[1151,1216*] N1 B2 G2 A2(2.4) L[3,3] C3/0 score=128128 cpu=0:00:00.0 mem=1322M 

**** CK_END: TopDown Tree Construction for UART_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)



**** CK_START: Update Database (mem=1322.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1322.2M)
CTS automatically propagate clock U_clock_divider/output_clk

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 3.997500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:01:00 mem=1322.2M) ***
Total net length = 3.871e+04 (2.192e+04 1.680e+04) (ext = 2.183e+03)
Density distribution unevenness ratio = 12.912%
Move report: Detail placement moves 80 insts, mean move: 2.34 um, max move: 6.97 um
	Max move on inst (multiplexed_UART_clk__L7_I0): (74.62, 134.89) --> (70.52, 137.76)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.2MB
Summary Report:
Instances move: 80 (out of 1455 movable)
Mean displacement: 2.34 um
Max displacement: 6.97 um (Instance: multiplexed_UART_clk__L7_I0) (74.62, 134.89) -> (70.52, 137.76)
	Length: 21 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKINVX40M
Total net length = 3.871e+04 (2.192e+04 1.680e+04) (ext = 2.183e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1322.2MB
*** Finished refinePlace (0:01:00 mem=1322.2M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1322.172M)
**WARN: (IMPCK-6323):	The placement of multiplexed_UART_clk__L7_I0 was moved by 6.97 microns during refinePlace. Original location : (74.62, 134.89), Refined location : (70.52, 137.76)
**WARN: (IMPCK-6323):	The placement of U_UART/U_UART_receiver/U_parity_bit_checker/FE_OFC7_parity_error was moved by 6.56 microns during refinePlace. Original location : (85.28, 137.76), Refined location : (88.97, 140.63)
**WARN: (IMPCK-6323):	The placement of U_ALU/ALU_result_valid_reg was moved by 6.56 microns during refinePlace. Original location : (145.55, 103.32), Refined location : (141.86, 106.19)
**WARN: (IMPCK-6323):	The placement of multiplexed_UART_clk__L1_I0 was moved by 5.74 microns during refinePlace. Original location : (83.23, 134.89), Refined location : (86.1, 137.76)
**WARN: (IMPCK-6323):	The placement of multiplexed_UART_clk__L5_I0 was moved by 5.74 microns during refinePlace. Original location : (76.26, 134.89), Refined location : (79.13, 137.76)
**WARN: (IMPCK-6323):	The placement of U_system_controller/U_UART_transmitter_controller/message_reg[1] was moved by 5.33 microns during refinePlace. Original location : (145.55, 100.45), Refined location : (143.09, 103.32)
**WARN: (IMPCK-6323):	The placement of U_UART_clock_multiplexer/U1 was moved by 4.92 microns during refinePlace. Original location : (72.57, 134.89), Refined location : (70.52, 132.02)
**WARN: (IMPCK-6323):	The placement of U_UART/U_UART_receiver/U_UART_receiver_FSM/U61 was moved by 4.92 microns during refinePlace. Original location : (82, 137.76), Refined location : (79.95, 140.63)
**WARN: (IMPCK-6323):	The placement of UART_clk__L2_I0 was moved by 4.92 microns during refinePlace. Original location : (84.05, 137.76), Refined location : (82, 140.63)
**WARN: (IMPCK-6323):	The placement of multiplexed_reference_clk__L3_I0 was moved by 4.51 microns during refinePlace. Original location : (105.78, 111.93), Refined location : (107.42, 114.8)
**WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 3.9975 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 12...


Refine place movement check finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: function_setup_analysis_view
********** Clock reference_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 203
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_ALU/ALU_result_reg[12]/CK 647.4(ps)
Min trig. edge delay at sink(R): U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK 552.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 552.7~647.4(ps)        0~10(ps)            
Fall Phase Delay               : 598.1~713.1(ps)        0~10(ps)            
Trig. Edge Skew                : 94.7(ps)               200(ps)             
Rise Skew                      : 94.7(ps)               
Fall Skew                      : 115(ps)                
Max. Rise Buffer Tran.         : 101.3(ps)              100(ps)             
Max. Fall Buffer Tran.         : 92.3(ps)               100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 20.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 82.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 81.8(ps)               0(ps)               

view function_setup_analysis_view : skew = 94.7ps (required = 200ps)
view function_hold_analysis_view : skew = 35.5ps (required = 200ps)



# Analysis View: function_setup_analysis_view
********** Clock UART_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 56
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK 1220(ps)
Min trig. edge delay at sink(R): U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/CK 1154.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1154.6~1220(ps)        0~10(ps)            
Fall Phase Delay               : 1261.7~1291.4(ps)      0~10(ps)            
Trig. Edge Skew                : 65.4(ps)               200(ps)             
Rise Skew                      : 65.4(ps)               
Fall Skew                      : 29.7(ps)               
Max. Rise Buffer Tran.         : 117.6(ps)              100(ps)             
Max. Fall Buffer Tran.         : 122.8(ps)              100(ps)             
Max. Rise Sink Tran.           : 95.8(ps)               100(ps)             
Max. Fall Sink Tran.           : 94.2(ps)               100(ps)             
Min. Rise Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 76.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 76.2(ps)               0(ps)               

view function_setup_analysis_view : skew = 65.4ps (required = 200ps)
view function_hold_analysis_view : skew = 5.9ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.3)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'function_setup_analysis_view'...
*** Look For Reconvergent Clock Component ***
The clock tree reference_clk has no reconvergent cell.
*** Look For Reconvergent Clock Component ***
The clock tree UART_clk has no reconvergent cell.
Reducing the latency of clock tree 'reference_clk' in 'function_setup_analysis_view' view ...

Calculating pre-route downstream delay for clock tree 'reference_clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'reference_clk__L2_I0' from (188600 126280) to (86100 120540)
moving 'reference_clk__L1_I0' from (0 120540) to (43460 120540)
MaxTriggerDelay: 633.9 (ps)
MinTriggerDelay: 539.5 (ps)
Skew: 94.4 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1350.8M) ***
Reducing the skew of clock tree 'reference_clk' in 'function_setup_analysis_view' view ...

MaxTriggerDelay: 633.9 (ps)
MinTriggerDelay: 539.5 (ps)
Skew: 94.4 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=1350.8M) ***
Resized (CLKBUFX24M->CLKBUFX32M): multiplexed_reference_clk__L1_I0
resized 1 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 2 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=1350.8M) ***
Reducing the latency of clock tree 'UART_clk' in 'function_setup_analysis_view' view ...

Calculating pre-route downstream delay for clock tree 'UART_clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'UART_clk__L2_I0' from (164000 281260) to (74620 200900)
moving 'UART_clk__L1_I0' from (0 137760) to (37720 166460)
MaxTriggerDelay: 1214.5 (ps)
MinTriggerDelay: 1149.1 (ps)
Skew: 65.4 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1350.8M) ***
Reducing the skew of clock tree 'UART_clk' in 'function_setup_analysis_view' view ...

moving 'multiplexed_UART_clk__L1_I0' from (172200 275520) to (132020 275520)
moving 'multiplexed_UART_clk__L2_I0' from (192700 149240) to (192700 68880)
moving 'multiplexed_UART_clk__L3_I0' from (236160 269780) to (275520 269780)
moving 'multiplexed_UART_clk__L4_I0' from (191880 304220) to (151700 309960)
moving 'multiplexed_UART_clk__L5_I0' from (158260 275520) to (236980 195160)
moving 'multiplexed_UART_clk__L6_I0' from (152520 264040) to (72160 309960)
moving 'multiplexed_UART_clk__L7_I0' from (141040 275520) to (180400 275520)
moving 'multiplexed_UART_clk__L9_I0' from (180400 258300) to (180400 292740)
MaxTriggerDelay: 1213.5 (ps)
MinTriggerDelay: 1211.7 (ps)
Skew: 1.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1350.8M) ***
Resized (CLKBUFX24M->CLKBUFX20M): multiplexed_UART_clk__L6_I0
resized 1 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 10 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1350.8M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:01:01 mem=1350.8M) ***
Total net length = 3.916e+04 (2.216e+04 1.701e+04) (ext = 2.234e+03)
Density distribution unevenness ratio = 12.821%
Move report: Detail placement moves 26 insts, mean move: 2.85 um, max move: 8.61 um
	Max move on inst (UART_clk__L2_I0): (37.31, 100.45) --> (37.31, 91.84)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1350.8MB
Summary Report:
Instances move: 26 (out of 1455 movable)
Mean displacement: 2.85 um
Max displacement: 8.61 um (Instance: UART_clk__L2_I0) (37.31, 100.45) -> (37.31, 91.84)
	Length: 17 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKINVX32M
Total net length = 3.916e+04 (2.216e+04 1.701e+04) (ext = 2.234e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1350.8MB
*** Finished refinePlace (0:01:01 mem=1350.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1350.789M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: function_setup_analysis_view
********** Clock reference_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 203
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_ALU/ALU_result_reg[12]/CK 634.7(ps)
Min trig. edge delay at sink(R): U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK 540.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 540.3~634.7(ps)        0~10(ps)            
Fall Phase Delay               : 587.9~703(ps)          0~10(ps)            
Trig. Edge Skew                : 94.4(ps)               200(ps)             
Rise Skew                      : 94.4(ps)               
Fall Skew                      : 115.1(ps)              
Max. Rise Buffer Tran.         : 99.2(ps)               100(ps)             
Max. Fall Buffer Tran.         : 91.8(ps)               100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 82.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 81.8(ps)               0(ps)               

view function_setup_analysis_view : skew = 94.4ps (required = 200ps)
view function_hold_analysis_view : skew = 35.9ps (required = 200ps)



# Analysis View: function_setup_analysis_view
********** Clock UART_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 56
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK 1213.3(ps)
Min trig. edge delay at sink(R): U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK 1208.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1208.4~1213.3(ps)      0~10(ps)            
Fall Phase Delay               : 1284.1~1324.3(ps)      0~10(ps)            
Trig. Edge Skew                : 4.9(ps)                200(ps)             
Rise Skew                      : 4.9(ps)                
Fall Skew                      : 40.2(ps)               
Max. Rise Buffer Tran.         : 116.6(ps)              100(ps)             
Max. Fall Buffer Tran.         : 122.2(ps)              100(ps)             
Max. Rise Sink Tran.           : 95.8(ps)               100(ps)             
Max. Fall Sink Tran.           : 94.2(ps)               100(ps)             
Min. Rise Buffer Tran.         : 25.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25(ps)                 0(ps)               
Min. Rise Sink Tran.           : 77.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 76.5(ps)               0(ps)               

view function_setup_analysis_view : skew = 4.9ps (required = 200ps)
view function_hold_analysis_view : skew = 24ps (required = 200ps)

# DMM Report: View function_setup_analysis_view
# Ref Pin           (R) : U_clock_divider/divided_clk_reg/CK 393.0(ps)
# Max Skew Leaf Pin (R) : U_clock_divider/counter_reg[3]/CK 393.5(ps)
# Nr. of Leaf Pin       : 6
# Max Ref-Leaf Skew     : 0.5(ps)

# DMM Report: View function_hold_analysis_view
# Ref Pin           (R) : U_clock_divider/divided_clk_reg/CK 172.8(ps)
# Max Skew Leaf Pin (R) : U_clock_divider/counter_reg[3]/CK 173.3(ps)
# Nr. of Leaf Pin       : 6
# Max Ref-Leaf Skew     : 0.5(ps)


Generating Clock Analysis Report clock_report/system_top.clock.report.function_mode ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.5 real=0:00:00.0 mem=1350.8M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:01:01 mem=1350.8M) ***
Total net length = 3.916e+04 (2.217e+04 1.699e+04) (ext = 2.232e+03)
Density distribution unevenness ratio = 12.821%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1350.8MB
Summary Report:
Instances move: 0 (out of 1455 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 3.916e+04 (2.217e+04 1.699e+04) (ext = 2.232e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1350.8MB
*** Finished refinePlace (0:01:01 mem=1350.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1350.789M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: function_setup_analysis_view
********** Clock reference_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 203
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_ALU/ALU_result_reg[12]/CK 634.7(ps)
Min trig. edge delay at sink(R): U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK 540.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 540.3~634.7(ps)        0~10(ps)            
Fall Phase Delay               : 587.9~703(ps)          0~10(ps)            
Trig. Edge Skew                : 94.4(ps)               200(ps)             
Rise Skew                      : 94.4(ps)               
Fall Skew                      : 115.1(ps)              
Max. Rise Buffer Tran.         : 99.2(ps)               100(ps)             
Max. Fall Buffer Tran.         : 91.8(ps)               100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 82.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 81.8(ps)               0(ps)               

view function_setup_analysis_view : skew = 94.4ps (required = 200ps)
view function_hold_analysis_view : skew = 35.9ps (required = 200ps)



# Analysis View: function_setup_analysis_view
********** Clock UART_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 56
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK 1213.3(ps)
Min trig. edge delay at sink(R): U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK 1208.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1208.4~1213.3(ps)      0~10(ps)            
Fall Phase Delay               : 1284.1~1324.3(ps)      0~10(ps)            
Trig. Edge Skew                : 4.9(ps)                200(ps)             
Rise Skew                      : 4.9(ps)                
Fall Skew                      : 40.2(ps)               
Max. Rise Buffer Tran.         : 116.6(ps)              100(ps)             
Max. Fall Buffer Tran.         : 122.2(ps)              100(ps)             
Max. Rise Sink Tran.           : 95.8(ps)               100(ps)             
Max. Fall Sink Tran.           : 94.2(ps)               100(ps)             
Min. Rise Buffer Tran.         : 25.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25(ps)                 0(ps)               
Min. Rise Sink Tran.           : 77.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 76.5(ps)               0(ps)               

view function_setup_analysis_view : skew = 4.9ps (required = 200ps)
view function_hold_analysis_view : skew = 24ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
**ERROR: (IMPLIC-90):	This command "clockDesign -specFile clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
**WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 82 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
**WARN: (IMPCK-6351):	Clock reference_clk has not been routed yet. Wire resistance checks do not work without clock routing.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: function_setup_analysis_view
********** Clock reference_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 203
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_ALU/ALU_result_reg[12]/CK 634.7(ps)
Min trig. edge delay at sink(R): U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK 540.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 540.3~634.7(ps)        0~10(ps)            
Fall Phase Delay               : 587.9~703(ps)          0~10(ps)            
Trig. Edge Skew                : 94.4(ps)               200(ps)             
Rise Skew                      : 94.4(ps)               
Fall Skew                      : 115.1(ps)              
Max. Rise Buffer Tran.         : 99.2(ps)               100(ps)             
Max. Fall Buffer Tran.         : 91.8(ps)               100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 82.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 81.8(ps)               0(ps)               

view function_setup_analysis_view : skew = 94.4ps (required = 200ps)
view function_hold_analysis_view : skew = 35.9ps (required = 200ps)



# Analysis View: function_setup_analysis_view
********** Clock UART_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 56
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK 1213.3(ps)
Min trig. edge delay at sink(R): U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK 1208.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1208.4~1213.3(ps)      0~10(ps)            
Fall Phase Delay               : 1284.1~1324.3(ps)      0~10(ps)            
Trig. Edge Skew                : 4.9(ps)                200(ps)             
Rise Skew                      : 4.9(ps)                
Fall Skew                      : 40.2(ps)               
Max. Rise Buffer Tran.         : 116.6(ps)              100(ps)             
Max. Fall Buffer Tran.         : 122.2(ps)              100(ps)             
Max. Rise Sink Tran.           : 95.8(ps)               100(ps)             
Max. Fall Sink Tran.           : 94.2(ps)               100(ps)             
Min. Rise Buffer Tran.         : 25.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25(ps)                 0(ps)               
Min. Rise Sink Tran.           : 77.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 76.5(ps)               0(ps)               

view function_setup_analysis_view : skew = 4.9ps (required = 200ps)
view function_hold_analysis_view : skew = 24ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'function_setup_analysis_view'...
setting up for view 'function_hold_analysis_view'...
setting up for view 'function_setup_analysis_view'...
setting up for view 'function_hold_analysis_view'...
Selecting the worst MMMC view of clock tree 'reference_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1350.8M) ***
Selecting the worst MMMC view of clock tree 'UART_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1350.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1350.8M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'function_setup_analysis_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree reference_clk has no reconvergent cell.

# Analysis View: function_setup_analysis_view
********** Clock reference_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 203
Nr. of Buffer                  : 8
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_ALU/ALU_result_reg[12]/CK 634.7(ps)
Min trig. edge delay at sink(R): U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK 540.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 540.3~634.7(ps)        0~10(ps)            
Fall Phase Delay               : 587.9~703(ps)          0~10(ps)            
Trig. Edge Skew                : 94.4(ps)               200(ps)             
Rise Skew                      : 94.4(ps)               
Fall Skew                      : 115.1(ps)              
Max. Rise Buffer Tran.         : 99.2(ps)               100(ps)             
Max. Fall Buffer Tran.         : 91.8(ps)               100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 82.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 81.8(ps)               0(ps)               

view function_setup_analysis_view : skew = 94.4ps (required = 200ps)
view function_hold_analysis_view : skew = 35.9ps (required = 200ps)


*** Look For Reconvergent Clock Component ***
The clock tree UART_clk has no reconvergent cell.

# Analysis View: function_setup_analysis_view
********** Clock UART_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 56
Nr. of Buffer                  : 16
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK 1213.3(ps)
Min trig. edge delay at sink(R): U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK 1208.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1208.4~1213.3(ps)      0~10(ps)            
Fall Phase Delay               : 1284.1~1324.3(ps)      0~10(ps)            
Trig. Edge Skew                : 4.9(ps)                200(ps)             
Rise Skew                      : 4.9(ps)                
Fall Skew                      : 40.2(ps)               
Max. Rise Buffer Tran.         : 116.6(ps)              100(ps)             
Max. Fall Buffer Tran.         : 122.2(ps)              100(ps)             
Max. Rise Sink Tran.           : 95.8(ps)               100(ps)             
Max. Fall Sink Tran.           : 94.2(ps)               100(ps)             
Min. Rise Buffer Tran.         : 25.8(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25(ps)                 0(ps)               
Min. Rise Sink Tran.           : 77.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 76.5(ps)               0(ps)               

view function_setup_analysis_view : skew = 4.9ps (required = 200ps)
view function_hold_analysis_view : skew = 24ps (required = 200ps)

# DMM Report: View function_setup_analysis_view
# Ref Pin           (R) : U_clock_divider/divided_clk_reg/CK 393.0(ps)
# Max Skew Leaf Pin (R) : U_clock_divider/counter_reg[3]/CK 393.5(ps)
# Nr. of Leaf Pin       : 6
# Max Ref-Leaf Skew     : 0.5(ps)

# DMM Report: View function_hold_analysis_view
# Ref Pin           (R) : U_clock_divider/divided_clk_reg/CK 172.8(ps)
# Max Skew Leaf Pin (R) : U_clock_divider/counter_reg[3]/CK 173.3(ps)
# Nr. of Leaf Pin       : 6
# Max Ref-Leaf Skew     : 0.5(ps)


Generating Clock Analysis Report clock_report/system_top.clock.report.function_mode ....
Generating Clock Routing Guide system_top.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          12
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

 function_mode 
*** End ckSynthesis (cpu=0:00:02.6, real=0:00:02.0, mem=1370.1M) ***
<clockDesign CMD> saveClockNets -asDontTouch -output clock_report/system_top.dontTouch.function_mode
Redoing specifyClockTree ...
Checking spec file integrity...
<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign INFO> start CTS under mode: test_scan_mode
<clockDesign INFO> set CTS analysis views: test_scan_setup_analysis_view test_scan_hold_analysis_view
<clockDesign CMD> set_analysis_view -setup {test_scan_setup_analysis_view test_scan_hold_analysis_view} -hold {test_scan_setup_analysis_view test_scan_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: test_scan_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc' ...
Current (total cpu=0:01:01, real=0:02:09, peak res=729.8M, current mem=1297.4M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_scan_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=732.1M, current mem=1310.1M)
Current (total cpu=0:01:01, real=0:02:09, peak res=732.1M, current mem=1310.1M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<clockDesign CMD> specifyClockTree -file clock_report/system_top.dontTouch.function_mode
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...

Reading clock tree spec file 'clock_report/system_top.dontTouch.function_mode' ...

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 test_scan_setup_analysis_view
#2 test_scan_hold_analysis_view
Default Analysis Views is test_scan_setup_analysis_view


***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1326.1M) ***
<clockDesign CMD> specifyClockTree -file clock.ctstch.test_scan_mode
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'clock.ctstch.test_scan_mode' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View test_scan_setup_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RC Information for View test_scan_hold_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View test_scan_setup_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RC Information for View test_scan_hold_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 test_scan_setup_analysis_view
#2 test_scan_hold_analysis_view
Default Analysis Views is test_scan_setup_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: scan_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1326.1M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of valid cells: CLKINVX32M CLKINVX40M CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M 
*** 19 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock scan_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1326.133M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1326.1M) ***
<clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/system_top.clock.report.test_scan_mode -trace clock_report/system_top.clock.trace.test_scan_mode
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of valid cells: CLKINVX32M CLKINVX40M CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M 
CTS automatically preserve module port U_clock_divider/output_clk on clock_divider_test_1
CTS automatically preserve module port U_clock_gating_cell/gated_clock on clock_gating_cell
CTS automatically preserve module port U_clock_divider/output_clk on clock_divider_test_1
CTS automatically preserve module port U_clock_gating_cell/gated_clock on clock_gating_cell
***** Allocate Placement Memory Finished (MEM: 1326.133M)

Start to trace clock trees ...
*** Begin Tracer (mem=1326.1M) ***
Tracing Clock scan_clk ...

Reconvergent mux Check for spec:scan_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1326.1M) ***

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          82(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          82(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16.32 Ohm (user set)
   Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)


****** Clock (scan_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 23
Nr. Sinks                       : 260
Nr.          Rising  Sync Pins  : 260
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (multiplexed_UART_transmitter_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_transmitter_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_transmitter_clk__L1_N0) DontTouch  
SubTree No: 1

Input_Pin:  (U_UART_transmitter_clock_multiplexer/U1/B)
Output_Pin: (U_UART_transmitter_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_transmitter_clk) DontTouch  
SubTree No: 2

Input_Pin:  (multiplexed_UART_clk__L9_I1/A)
Output_Pin: (multiplexed_UART_clk__L9_I1/Y)
Output_Net: (multiplexed_UART_clk__L9_N1) DontTouch  
SubTree No: 3

Input_Pin:  (multiplexed_UART_clk__L9_I0/A)
Output_Pin: (multiplexed_UART_clk__L9_I0/Y)
Output_Net: (multiplexed_UART_clk__L9_N0) DontTouch  
SubTree No: 4

Input_Pin:  (multiplexed_UART_clk__L8_I0/A)
Output_Pin: (multiplexed_UART_clk__L8_I0/Y)
Output_Net: (multiplexed_UART_clk__L8_N0) DontTouch  
SubTree No: 5

Input_Pin:  (multiplexed_UART_clk__L7_I0/A)
Output_Pin: (multiplexed_UART_clk__L7_I0/Y)
Output_Net: (multiplexed_UART_clk__L7_N0) DontTouch  
SubTree No: 6

Input_Pin:  (multiplexed_UART_clk__L6_I0/A)
Output_Pin: (multiplexed_UART_clk__L6_I0/Y)
Output_Net: (multiplexed_UART_clk__L6_N0) DontTouch  
SubTree No: 7

Input_Pin:  (multiplexed_UART_clk__L5_I0/A)
Output_Pin: (multiplexed_UART_clk__L5_I0/Y)
Output_Net: (multiplexed_UART_clk__L5_N0) DontTouch  
SubTree No: 8

Input_Pin:  (multiplexed_UART_clk__L4_I0/A)
Output_Pin: (multiplexed_UART_clk__L4_I0/Y)
Output_Net: (multiplexed_UART_clk__L4_N0) DontTouch  
SubTree No: 9

Input_Pin:  (multiplexed_UART_clk__L3_I0/A)
Output_Pin: (multiplexed_UART_clk__L3_I0/Y)
Output_Net: (multiplexed_UART_clk__L3_N0) DontTouch  
SubTree No: 10

Input_Pin:  (multiplexed_UART_clk__L2_I0/A)
Output_Pin: (multiplexed_UART_clk__L2_I0/Y)
Output_Net: (multiplexed_UART_clk__L2_N0) DontTouch  
SubTree No: 11

Input_Pin:  (multiplexed_UART_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_clk__L1_N0) DontTouch  
SubTree No: 12

Input_Pin:  (U_clock_divider/multiplexed_UART_clk__Fence_I0/A)
Output_Pin: (U_clock_divider/multiplexed_UART_clk__Fence_I0/Y)
Output_Net: (U_clock_divider/multiplexed_UART_clk__Fence_N0) DontTouch  
*** Find 1 Excluded Nodes.
*** Nr Nodes in Sink Level: 7 => 8.
SubTree No: 13

Input_Pin:  (U_UART_clock_multiplexer/U1/B)
Output_Pin: (U_UART_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_clk) DontTouch  
SubTree No: 14

Input_Pin:  (multiplexed_reference_clk__L3_I2/A)
Output_Pin: (multiplexed_reference_clk__L3_I2/Y)
Output_Net: (multiplexed_reference_clk__L3_N2) DontTouch  
SubTree No: 15

Input_Pin:  (multiplexed_reference_clk__L3_I1/A)
Output_Pin: (multiplexed_reference_clk__L3_I1/Y)
Output_Net: (multiplexed_reference_clk__L3_N1) DontTouch  
SubTree No: 16

Input_Pin:  (multiplexed_reference_clk__L3_I0/A)
Output_Pin: (multiplexed_reference_clk__L3_I0/Y)
Output_Net: (multiplexed_reference_clk__L3_N0) DontTouch  
SubTree No: 17

Input_Pin:  (multiplexed_reference_clk__L2_I0/A)
Output_Pin: (multiplexed_reference_clk__L2_I0/Y)
Output_Net: (multiplexed_reference_clk__L2_N0) DontTouch  
SubTree No: 18

Input_Pin:  (ALU_clk__L1_I0/A)
Output_Pin: (ALU_clk__L1_I0/Y)
Output_Net: (ALU_clk__L1_N0) DontTouch  
SubTree No: 19

Input_Pin:  (U_clock_gating_cell/U_ICG_cell/CK)
Output_Pin: (U_clock_gating_cell/U_ICG_cell/ECK)
Output_Net: (ALU_clk) DontTouch  
SubTree No: 20

Input_Pin:  (multiplexed_reference_clk__L1_I0/A)
Output_Pin: (multiplexed_reference_clk__L1_I0/Y)
Output_Net: (multiplexed_reference_clk__L1_N0) DontTouch  
SubTree No: 21

Input_Pin:  (U_reference_clock_multiplexer/U1/B)
Output_Pin: (U_reference_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_reference_clk) DontTouch  
SubTree No: 22

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk)   

**** CK_START: TopDown Tree Construction for scan_clk (3-leaf) (3 macro model) (mem=1334.1M)

Total 0 topdown clustering. 

**** CK_END: TopDown Tree Construction for scan_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)



**** CK_START: Update Database (mem=1334.1M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

***** Allocate Placement Memory Finished (MEM: 1334.133M)

Start to trace clock trees ...
*** Begin Tracer (mem=1334.1M) ***
Tracing Clock scan_clk ...

Reconvergent mux Check for spec:scan_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1334.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1334.133M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          8.61(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (scan_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_UART_transmitter_clk__L1_I0/Y of fixed net multiplexed_UART_transmitter_clk__L1_N0 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.070pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_reference_clk__L3_I2/Y of fixed net multiplexed_reference_clk__L3_N2 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.194pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_reference_clk__L3_I1/Y of fixed net multiplexed_reference_clk__L3_N1 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.199pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_reference_clk__L3_I0/Y of fixed net multiplexed_reference_clk__L3_N0 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.200pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6003):	The input capacitance of cell CLKBUFX40M(A) is 0.014pF, (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is 0.014pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.
**WARN: (IMPCK-6003):	The input capacitance of cell CLKBUFX32M(A) is 0.012pF, (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is 0.012pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock scan_clk has a maximum of 10 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
CLKBUFX20M           : multiplexed_UART_transmitter_clk__L1_I0
MX2X4M               : U_UART_transmitter_clock_multiplexer/U1
CLKBUFX20M           : multiplexed_UART_clk__L9_I1
CLKBUFX20M           : multiplexed_UART_clk__L9_I0
CLKINVX40M           : multiplexed_UART_clk__L8_I0
CLKINVX40M           : multiplexed_UART_clk__L7_I0
CLKBUFX20M           : multiplexed_UART_clk__L6_I0
CLKBUFX24M           : multiplexed_UART_clk__L5_I0
CLKBUFX24M           : multiplexed_UART_clk__L4_I0
CLKBUFX24M           : multiplexed_UART_clk__L3_I0
CLKBUFX24M           : multiplexed_UART_clk__L2_I0
CLKBUFX24M           : multiplexed_UART_clk__L1_I0
CLKBUFX40M           : U_clock_divider/multiplexed_UART_clk__Fence_I0
MX2X8M               : U_UART_clock_multiplexer/U1
CLKINVX40M           : multiplexed_reference_clk__L3_I2
CLKINVX40M           : multiplexed_reference_clk__L3_I1
CLKINVX40M           : multiplexed_reference_clk__L3_I0
CLKINVX40M           : multiplexed_reference_clk__L2_I0
CLKBUFX20M           : ALU_clk__L1_I0      
TLATNCAX20M          : U_clock_gating_cell/U_ICG_cell
CLKBUFX32M           : multiplexed_reference_clk__L1_I0
MX2X4M               : U_reference_clock_multiplexer/U1

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================

**WARN: (IMPCK-6315):	The instance pin multiplexed_UART_transmitter_clk__L1_I0 at 'FIXED' net multiplexed_UART_transmitter_clk__L1_N0 does not appear to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6315):	The instance pin multiplexed_reference_clk__L3_I2 at 'FIXED' net multiplexed_reference_clk__L3_N2 does not appear to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6315):	The instance pin multiplexed_reference_clk__L3_I1 at 'FIXED' net multiplexed_reference_clk__L3_N1 does not appear to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6315):	The instance pin multiplexed_reference_clk__L3_I0 at 'FIXED' net multiplexed_reference_clk__L3_N0 does not appear to meet the 90ps maximum buffer transition constraint.

Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          4
Check root input transition                       :          0
Check pin capacitance                             :          6
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          82(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          82(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16.32 Ohm (user set)
   Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)


****** Clock (scan_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 23
Nr. Sinks                       : 260
Nr.          Rising  Sync Pins  : 260
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (multiplexed_UART_transmitter_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_transmitter_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_transmitter_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=1[126,127]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 1

Input_Pin:  (U_UART_transmitter_clock_multiplexer/U1/B)
Output_Pin: (U_UART_transmitter_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_transmitter_clk) DontTouch  
**WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net multiplexed_UART_transmitter_clk.
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=1[292,293]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 2

Input_Pin:  (multiplexed_UART_clk__L9_I1/A)
Output_Pin: (multiplexed_UART_clk__L9_I1/Y)
Output_Net: (multiplexed_UART_clk__L9_N1) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=0[116,116]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 3

Input_Pin:  (multiplexed_UART_clk__L9_I0/A)
Output_Pin: (multiplexed_UART_clk__L9_I0/Y)
Output_Net: (multiplexed_UART_clk__L9_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=0[114,115]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 4

Input_Pin:  (multiplexed_UART_clk__L8_I0/A)
Output_Pin: (multiplexed_UART_clk__L8_I0/Y)
Output_Net: (multiplexed_UART_clk__L8_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[143,145]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 5

Input_Pin:  (multiplexed_UART_clk__L7_I0/A)
Output_Pin: (multiplexed_UART_clk__L7_I0/Y)
Output_Net: (multiplexed_UART_clk__L7_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[187,189]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 6

Input_Pin:  (multiplexed_UART_clk__L6_I0/A)
Output_Pin: (multiplexed_UART_clk__L6_I0/Y)
Output_Net: (multiplexed_UART_clk__L6_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[332,334]ps N5 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 7

Input_Pin:  (multiplexed_UART_clk__L5_I0/A)
Output_Pin: (multiplexed_UART_clk__L5_I0/Y)
Output_Net: (multiplexed_UART_clk__L5_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[451,452]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 8

Input_Pin:  (multiplexed_UART_clk__L4_I0/A)
Output_Pin: (multiplexed_UART_clk__L4_I0/Y)
Output_Net: (multiplexed_UART_clk__L4_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[564,566]ps N7 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 9

Input_Pin:  (multiplexed_UART_clk__L3_I0/A)
Output_Pin: (multiplexed_UART_clk__L3_I0/Y)
Output_Net: (multiplexed_UART_clk__L3_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[676,678]ps N8 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 10

Input_Pin:  (multiplexed_UART_clk__L2_I0/A)
Output_Pin: (multiplexed_UART_clk__L2_I0/Y)
Output_Net: (multiplexed_UART_clk__L2_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[797,798]ps N9 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 11

Input_Pin:  (multiplexed_UART_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=2[916,917]ps N10 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 12

Input_Pin:  (U_clock_divider/multiplexed_UART_clk__Fence_I0/A)
Output_Pin: (U_clock_divider/multiplexed_UART_clk__Fence_I0/Y)
Output_Net: (U_clock_divider/multiplexed_UART_clk__Fence_N0) DontTouch  
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=0[100,100]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 13

Input_Pin:  (U_UART_clock_multiplexer/U1/B)
Output_Pin: (U_UART_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_clk) DontTouch  
Found excluded pin U_clock_divider/multiplexed_UART_clk__Fence_N0__SKEWGRP2__MMExc_0/A.
**WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net multiplexed_UART_clk.
Find 1 excluded pin(s).
**** CK_START: Macro Models Generation (mem=1334.1M)

*buffer: max rise/fall tran=[116,133], (bnd=100ps) 
Macro model: Skew=*817[321,1138]ps N12 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 14

Input_Pin:  (multiplexed_reference_clk__L3_I2/A)
Output_Pin: (multiplexed_reference_clk__L3_I2/Y)
Output_Net: (multiplexed_reference_clk__L3_N2) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

*  sink: max rise/fall tran=[112,104], (bnd=100ps) 
Macro model: Skew=6[70,76]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 15

Input_Pin:  (multiplexed_reference_clk__L3_I1/A)
Output_Pin: (multiplexed_reference_clk__L3_I1/Y)
Output_Net: (multiplexed_reference_clk__L3_N1) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

*  sink: max rise/fall tran=[114,106], (bnd=100ps) 
Macro model: Skew=3[71,73]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 16

Input_Pin:  (multiplexed_reference_clk__L3_I0/A)
Output_Pin: (multiplexed_reference_clk__L3_I0/Y)
Output_Net: (multiplexed_reference_clk__L3_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

*  sink: max rise/fall tran=[113,104], (bnd=100ps) 
Macro model: Skew=4[70,74]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 17

Input_Pin:  (multiplexed_reference_clk__L2_I0/A)
Output_Pin: (multiplexed_reference_clk__L2_I0/Y)
Output_Net: (multiplexed_reference_clk__L2_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=7[160,167]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 18

Input_Pin:  (ALU_clk__L1_I0/A)
Output_Pin: (ALU_clk__L1_I0/Y)
Output_Net: (ALU_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=1[118,119]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 19

Input_Pin:  (U_clock_gating_cell/U_ICG_cell/CK)
Output_Pin: (U_clock_gating_cell/U_ICG_cell/ECK)
Output_Net: (ALU_clk) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

Macro model: Skew=1[250,251]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 20

Input_Pin:  (multiplexed_reference_clk__L1_I0/A)
Output_Pin: (multiplexed_reference_clk__L1_I0/Y)
Output_Net: (multiplexed_reference_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.1M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=94[298,392]ps N7 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 21

Input_Pin:  (U_reference_clock_multiplexer/U1/B)
Output_Pin: (U_reference_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_reference_clk) DontTouch  
**WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net multiplexed_reference_clk.
**** CK_START: Macro Models Generation (mem=1334.1M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=94[471,566]ps N8 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1M)
SubTree No: 22

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk)   

**** CK_START: TopDown Tree Construction for scan_clk (3-leaf) (3 macro model) (mem=1334.1M)

Total 1 topdown clustering. 
Trig. Edge Skew=*817[403,1220*] N3 B5 G4 A6(5.9) L[3,5] C1/3 score=324330 cpu=0:00:00.0 mem=1326M 

**** CK_END: TopDown Tree Construction for scan_clk (cpu=0:00:00.0, real=0:00:00.0, mem=1326.1M)



**** CK_START: Update Database (mem=1326.1M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1326.1M)
CTS automatically propagate clock U_clock_gating_cell/gated_clock

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 3.997500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:01:02 mem=1326.1M) ***
Total net length = 3.934e+04 (2.228e+04 1.706e+04) (ext = 2.033e+03)
Density distribution unevenness ratio = 14.407%
Move report: Detail placement moves 11 insts, mean move: 1.79 um, max move: 4.10 um
	Max move on inst (U_register_file/U188): (11.07, 83.23) --> (15.17, 83.23)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1326.1MB
Summary Report:
Instances move: 11 (out of 1172 movable)
Mean displacement: 1.79 um
Max displacement: 4.10 um (Instance: U_register_file/U188) (11.07, 83.23) -> (15.17, 83.23)
	Length: 7 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: AOI2BB2XLM
Total net length = 3.934e+04 (2.228e+04 1.706e+04) (ext = 2.033e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1326.1MB
*** Finished refinePlace (0:01:02 mem=1326.1M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1326.133M)
**WARN: (IMPCK-6323):	The placement of U_register_file/U188 was moved by 4.1 microns during refinePlace. Original location : (11.07, 83.23), Refined location : (15.17, 83.23)


**INFO: Total instances moved beyond threshold limit during refinePlace are 1...


Refine place movement check finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_scan_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1220.6(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 403.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 403.6~1220.6(ps)       0~10(ps)            
Fall Phase Delay               : 488.9~1352.6(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 22.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_scan_setup_analysis_view : skew = 817ps (required = 200ps)
view test_scan_hold_analysis_view : skew = 365.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.2)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'test_scan_setup_analysis_view'...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has no reconvergent cell.
Reducing the latency of clock tree 'scan_clk' in 'test_scan_setup_analysis_view' view ...

Calculating pre-route downstream delay for clock tree 'scan_clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'scan_clk__L2_I0' from (163180 281260) to (72160 223860)
moving 'scan_clk__L1_I0' from (0 166460) to (39360 195160)
MaxTriggerDelay: 1211.4 (ps)
MinTriggerDelay: 394.4 (ps)
Skew: 817 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1354.8M) ***
Reducing the skew of clock tree 'scan_clk' in 'test_scan_setup_analysis_view' view ...

MaxTriggerDelay: 1211.4 (ps)
MinTriggerDelay: 394.4 (ps)
Skew: 817 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1354.8M) ***
Resized (CLKINVX40M->CLKINVX32M): scan_clk__L2_I0
resized 1 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 2 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1354.8M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:01:02 mem=1354.8M) ***
Total net length = 3.934e+04 (2.227e+04 1.706e+04) (ext = 2.067e+03)
Density distribution unevenness ratio = 14.254%
Move report: Detail placement moves 1 insts, mean move: 3.28 um, max move: 3.28 um
	Max move on inst (U_clock_divider/U5): (23.78, 97.58) --> (24.19, 100.45)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.8MB
Summary Report:
Instances move: 1 (out of 1172 movable)
Mean displacement: 3.28 um
Max displacement: 3.28 um (Instance: U_clock_divider/U5) (23.78, 97.58) -> (24.19, 100.45)
	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: INVXLM
Total net length = 3.934e+04 (2.227e+04 1.706e+04) (ext = 2.067e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.8MB
*** Finished refinePlace (0:01:02 mem=1354.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1354.750M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_scan_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_scan_setup_analysis_view : skew = 817ps (required = 200ps)
view test_scan_hold_analysis_view : skew = 365.1ps (required = 200ps)


Generating Clock Analysis Report clock_report/system_top.clock.report.test_scan_mode ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.3 real=0:00:00.0 mem=1354.8M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:01:02 mem=1354.8M) ***
Total net length = 3.933e+04 (2.228e+04 1.706e+04) (ext = 2.067e+03)
Density distribution unevenness ratio = 14.254%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.8MB
Summary Report:
Instances move: 0 (out of 1172 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 3.933e+04 (2.228e+04 1.706e+04) (ext = 2.067e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1354.8MB
*** Finished refinePlace (0:01:02 mem=1354.8M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1354.750M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_scan_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_scan_setup_analysis_view : skew = 817ps (required = 200ps)
view test_scan_hold_analysis_view : skew = 365.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
**ERROR: (IMPLIC-90):	This command "clockDesign -specFile clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
**WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
*** Look For Un-Routed Clock Tree Net ***
ERROR: net multiplexed_UART_clk in clock tree scan_clk is not routed
ERROR: net U_clock_divider/multiplexed_UART_clk__Fence_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L2_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_transmitter_clk in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L3_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_transmitter_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L4_N0 in clock tree scan_clk is not routed
ERROR: net ALU_clk in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L2_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L5_N0 in clock tree scan_clk is not routed
ERROR: net ALU_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L3_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L3_N1 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L3_N2 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L6_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L7_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L8_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L9_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L9_N1 in clock tree scan_clk is not routed

Routing correlation check
============================================================

Min length threshold value is :: 82 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
**WARN: (IMPCK-6351):	Clock scan_clk has not been routed yet. Wire resistance checks do not work without clock routing.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_scan_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_scan_setup_analysis_view : skew = 817ps (required = 200ps)
view test_scan_hold_analysis_view : skew = 365.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'test_scan_setup_analysis_view'...
setting up for view 'test_scan_hold_analysis_view'...
Selecting the worst MMMC view of clock tree 'scan_clk' ...
Optimizing clock tree 'scan_clk' in 'test_scan_setup_analysis_view' view ...

Calculating pre-route downstream delay for clock tree 'scan_clk'...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1354.8M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1354.8M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'test_scan_setup_analysis_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_scan_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_scan_setup_analysis_view : skew = 817ps (required = 200ps)
view test_scan_hold_analysis_view : skew = 365.1ps (required = 200ps)


Generating Clock Analysis Report clock_report/system_top.clock.report.test_scan_mode ....
Generating Clock Routing Guide system_top.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          1
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

test_scan_mode  
*** End ckSynthesis (cpu=0:00:00.6, real=0:00:00.0, mem=1370.1M) ***
<clockDesign CMD> saveClockNets -asDontTouch -output clock_report/system_top.dontTouch.test_scan_mode
Redoing specifyClockTree ...
Checking spec file integrity...
<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign INFO> start CTS under mode: test_capture_mode
<clockDesign INFO> set CTS analysis views: test_capture_setup_analysis_view test_capture_hold_analysis_view
<clockDesign CMD> set_analysis_view -setup {test_capture_setup_analysis_view test_capture_hold_analysis_view} -hold {test_capture_setup_analysis_view test_capture_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: test_capture_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc' ...
Current (total cpu=0:01:02, real=0:02:09, peak res=732.1M, current mem=1297.6M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_capture_hold_analysis_view.
INFO (CTE): Reading of timing constraints file ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 10 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_max_area


WARNING (CTE-25): Line: 8 of File ../../DFT/DFT_output/reports/timing_reports/test_capture_mode/system_top.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=731.6M, current mem=1310.3M)
Current (total cpu=0:01:02, real=0:02:09, peak res=732.1M, current mem=1310.3M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<clockDesign CMD> specifyClockTree -file clock_report/system_top.dontTouch.function_mode
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...

Reading clock tree spec file 'clock_report/system_top.dontTouch.function_mode' ...

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 test_capture_setup_analysis_view
#2 test_capture_hold_analysis_view
Default Analysis Views is test_capture_setup_analysis_view


***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1326.3M) ***
<clockDesign CMD> specifyClockTree -file clock_report/system_top.dontTouch.test_scan_mode
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'clock_report/system_top.dontTouch.test_scan_mode' ...

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 test_capture_setup_analysis_view
#2 test_capture_hold_analysis_view
Default Analysis Views is test_capture_setup_analysis_view


***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1326.3M) ***
<clockDesign CMD> specifyClockTree -file clock.ctstch.test_capture_mode
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'clock.ctstch.test_capture_mode' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View test_capture_setup_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RC Information for View test_capture_hold_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View test_capture_setup_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

RC Information for View test_capture_hold_analysis_view :
Est. Cap                : 0.157876(V=0.157876 H=0.157876) (ff/um) [7.89379e-05]
Est. Res                : 0.385(V=0.385 H=0.385)(ohm/um) [0.0001925]
Est. Via Res            : 0.816(ohm) [1.581]
Est. Via Cap            : 0.164437(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.136(ff/um) res=0.731(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.765(ohm) viaCap=0.159436(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.158(ff/um) res=0.385(ohm/um) viaRes=0.816(ohm) viaCap=0.164437(ff)
M6(V) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.173(ff/um) res=0.0675(ohm/um) viaRes=0.49(ohm) viaCap=0.301517(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 test_capture_setup_analysis_view
#2 test_capture_hold_analysis_view
Default Analysis Views is test_capture_setup_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: scan_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1326.3M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of valid cells: CLKINVX32M CLKINVX40M CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M 
*** 24 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock scan_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1326.344M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1326.3M) ***
<clockDesign CMD> ckSynthesis -forceReconvergent -report clock_report/system_top.clock.report.test_capture_mode -trace clock_report/system_top.clock.trace.test_capture_mode
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
List of dont use cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of dont touch cells: MXI2DXLM MXI2DX1M MXI2DX2M MXI2DX4M MXI2DX8M TIEHIM TIELOM 
List of valid cells: CLKINVX32M CLKINVX40M CLKBUFX20M CLKBUFX24M CLKBUFX32M CLKBUFX40M 
CTS automatically preserve module port U_clock_gating_cell/gated_clock on clock_gating_cell
CTS automatically preserve module port U_clock_divider/output_clk on clock_divider_test_1
CTS automatically preserve module port U_clock_gating_cell/gated_clock on clock_gating_cell
CTS automatically preserve module port U_clock_divider/output_clk on clock_divider_test_1
***** Allocate Placement Memory Finished (MEM: 1326.344M)

Start to trace clock trees ...
*** Begin Tracer (mem=1326.3M) ***
Tracing Clock scan_clk ...

Reconvergent mux Check for spec:scan_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1326.3M) ***

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          82(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          82(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16.32 Ohm (user set)
   Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)


****** Clock (scan_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 28
Nr. Sinks                       : 260
Nr.          Rising  Sync Pins  : 260
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (multiplexed_reference_clk__L3_I2/A)
Output_Pin: (multiplexed_reference_clk__L3_I2/Y)
Output_Net: (multiplexed_reference_clk__L3_N2) DontTouch  
SubTree No: 1

Input_Pin:  (multiplexed_reference_clk__L3_I1/A)
Output_Pin: (multiplexed_reference_clk__L3_I1/Y)
Output_Net: (multiplexed_reference_clk__L3_N1) DontTouch  
SubTree No: 2

Input_Pin:  (multiplexed_reference_clk__L3_I0/A)
Output_Pin: (multiplexed_reference_clk__L3_I0/Y)
Output_Net: (multiplexed_reference_clk__L3_N0) DontTouch  
SubTree No: 3

Input_Pin:  (multiplexed_reference_clk__L2_I0/A)
Output_Pin: (multiplexed_reference_clk__L2_I0/Y)
Output_Net: (multiplexed_reference_clk__L2_N0) DontTouch  
SubTree No: 4

Input_Pin:  (ALU_clk__L1_I0/A)
Output_Pin: (ALU_clk__L1_I0/Y)
Output_Net: (ALU_clk__L1_N0) DontTouch  
SubTree No: 5

Input_Pin:  (U_clock_gating_cell/U_ICG_cell/CK)
Output_Pin: (U_clock_gating_cell/U_ICG_cell/ECK)
Output_Net: (ALU_clk) DontTouch  
SubTree No: 6

Input_Pin:  (multiplexed_reference_clk__L1_I0/A)
Output_Pin: (multiplexed_reference_clk__L1_I0/Y)
Output_Net: (multiplexed_reference_clk__L1_N0) DontTouch  
SubTree No: 7

Input_Pin:  (U_reference_clock_multiplexer/U1/B)
Output_Pin: (U_reference_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_reference_clk) DontTouch  
SubTree No: 8

Input_Pin:  (multiplexed_UART_transmitter_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_transmitter_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_transmitter_clk__L1_N0) DontTouch  
SubTree No: 9

Input_Pin:  (U_UART_transmitter_clock_multiplexer/U1/B)
Output_Pin: (U_UART_transmitter_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_transmitter_clk) DontTouch  
SubTree No: 10

Input_Pin:  (scan_clk__L4_I0/A)
Output_Pin: (scan_clk__L4_I0/Y)
Output_Net: (scan_clk__L4_N0) DontTouch  
SubTree No: 11

Input_Pin:  (scan_clk__L3_I0/A)
Output_Pin: (scan_clk__L3_I0/Y)
Output_Net: (scan_clk__L3_N0) DontTouch  
SubTree No: 12

Input_Pin:  (scan_clk__L2_I1/A)
Output_Pin: (scan_clk__L2_I1/Y)
Output_Net: (scan_clk__L2_N1) DontTouch  
SubTree No: 13

Input_Pin:  (multiplexed_UART_clk__L9_I1/A)
Output_Pin: (multiplexed_UART_clk__L9_I1/Y)
Output_Net: (multiplexed_UART_clk__L9_N1) DontTouch  
SubTree No: 14

Input_Pin:  (multiplexed_UART_clk__L9_I0/A)
Output_Pin: (multiplexed_UART_clk__L9_I0/Y)
Output_Net: (multiplexed_UART_clk__L9_N0) DontTouch  
SubTree No: 15

Input_Pin:  (multiplexed_UART_clk__L8_I0/A)
Output_Pin: (multiplexed_UART_clk__L8_I0/Y)
Output_Net: (multiplexed_UART_clk__L8_N0) DontTouch  
SubTree No: 16

Input_Pin:  (multiplexed_UART_clk__L7_I0/A)
Output_Pin: (multiplexed_UART_clk__L7_I0/Y)
Output_Net: (multiplexed_UART_clk__L7_N0) DontTouch  
SubTree No: 17

Input_Pin:  (multiplexed_UART_clk__L6_I0/A)
Output_Pin: (multiplexed_UART_clk__L6_I0/Y)
Output_Net: (multiplexed_UART_clk__L6_N0) DontTouch  
SubTree No: 18

Input_Pin:  (multiplexed_UART_clk__L5_I0/A)
Output_Pin: (multiplexed_UART_clk__L5_I0/Y)
Output_Net: (multiplexed_UART_clk__L5_N0) DontTouch  
SubTree No: 19

Input_Pin:  (multiplexed_UART_clk__L4_I0/A)
Output_Pin: (multiplexed_UART_clk__L4_I0/Y)
Output_Net: (multiplexed_UART_clk__L4_N0) DontTouch  
SubTree No: 20

Input_Pin:  (multiplexed_UART_clk__L3_I0/A)
Output_Pin: (multiplexed_UART_clk__L3_I0/Y)
Output_Net: (multiplexed_UART_clk__L3_N0) DontTouch  
SubTree No: 21

Input_Pin:  (multiplexed_UART_clk__L2_I0/A)
Output_Pin: (multiplexed_UART_clk__L2_I0/Y)
Output_Net: (multiplexed_UART_clk__L2_N0) DontTouch  
SubTree No: 22

Input_Pin:  (multiplexed_UART_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_clk__L1_N0) DontTouch  
SubTree No: 23

Input_Pin:  (U_clock_divider/multiplexed_UART_clk__Fence_I0/A)
Output_Pin: (U_clock_divider/multiplexed_UART_clk__Fence_I0/Y)
Output_Net: (U_clock_divider/multiplexed_UART_clk__Fence_N0) DontTouch  
*** Find 1 Excluded Nodes.
*** Nr Nodes in Sink Level: 7 => 8.
SubTree No: 24

Input_Pin:  (U_UART_clock_multiplexer/U1/B)
Output_Pin: (U_UART_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_clk) DontTouch  
SubTree No: 25

Input_Pin:  (scan_clk__L2_I0/A)
Output_Pin: (scan_clk__L2_I0/Y)
Output_Net: (scan_clk__L2_N0) DontTouch  
SubTree No: 26

Input_Pin:  (scan_clk__L1_I0/A)
Output_Pin: (scan_clk__L1_I0/Y)
Output_Net: (scan_clk__L1_N0) DontTouch  
SubTree No: 27

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk) DontTouch  

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

***** Allocate Placement Memory Finished (MEM: 1326.344M)

Start to trace clock trees ...
*** Begin Tracer (mem=1326.3M) ***
Tracing Clock scan_clk ...

Reconvergent mux Check for spec:scan_clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1326.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1326.344M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          8.61(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (scan_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_reference_clk__L3_I2/Y of fixed net multiplexed_reference_clk__L3_N2 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.194pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_reference_clk__L3_I1/Y of fixed net multiplexed_reference_clk__L3_N1 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.199pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_reference_clk__L3_I0/Y of fixed net multiplexed_reference_clk__L3_N0 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.200pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6009):	The lumped capacitance on instance pin multiplexed_UART_transmitter_clk__L1_I0/Y of fixed net multiplexed_UART_transmitter_clk__L1_N0 (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c) is 0.070pF, which may make it difficult to meet max sink transition constraint.
**WARN: (IMPCK-6003):	The input capacitance of cell CLKBUFX40M(A) is 0.014pF, (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is 0.014pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.
**WARN: (IMPCK-6003):	The input capacitance of cell CLKBUFX32M(A) is 0.012pF, (timing library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is 0.012pF, macro-model definition is 0.000pF), which may make it difficult to meet max buf transition constraint. Number of gated instances having this cell type = 1.

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
**WARN: (IMPCK-6001):	Clock scan_clk has a maximum of 12 levels of logic before synthesis.
Sample path: 0    scan_clk
1    CLKINVX40M  (A->Y)  scan_clk__L1_I0
2    CLKINVX32M  (A->Y)  scan_clk__L2_I0
3    MX2X8M  (B->Y)  U_UART_clock_multiplexer/U1
4    CLKBUFX24M  (A->Y)  multiplexed_UART_clk__L1_I0
5    CLKBUFX24M  (A->Y)  multiplexed_UART_clk__L2_I0
6    CLKBUFX24M  (A->Y)  multiplexed_UART_clk__L3_I0
7    CLKBUFX24M  (A->Y)  multiplexed_UART_clk__L4_I0
8    CLKBUFX24M  (A->Y)  multiplexed_UART_clk__L5_I0
9    CLKBUFX20M  (A->Y)  multiplexed_UART_clk__L6_I0
10   CLKINVX40M  (A->Y)  multiplexed_UART_clk__L7_I0
11   CLKINVX40M  (A->Y)  multiplexed_UART_clk__L8_I0
12   CLKBUFX20M  (A->Y)  multiplexed_UART_clk__L9_I1
13   SDFFRQX2M  (CK)  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg


Type 'man IMPCK-6001' for more detail.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
CLKINVX40M           : multiplexed_reference_clk__L3_I2
CLKINVX40M           : multiplexed_reference_clk__L3_I1
CLKINVX40M           : multiplexed_reference_clk__L3_I0
CLKINVX40M           : multiplexed_reference_clk__L2_I0
CLKBUFX20M           : ALU_clk__L1_I0      
TLATNCAX20M          : U_clock_gating_cell/U_ICG_cell
CLKBUFX32M           : multiplexed_reference_clk__L1_I0
MX2X4M               : U_reference_clock_multiplexer/U1
CLKBUFX20M           : multiplexed_UART_transmitter_clk__L1_I0
MX2X4M               : U_UART_transmitter_clock_multiplexer/U1
CLKINVX40M           : scan_clk__L4_I0     
CLKBUFX20M           : scan_clk__L3_I0     
CLKBUFX20M           : scan_clk__L2_I1     
CLKBUFX20M           : multiplexed_UART_clk__L9_I1
CLKBUFX20M           : multiplexed_UART_clk__L9_I0
CLKINVX40M           : multiplexed_UART_clk__L8_I0
CLKINVX40M           : multiplexed_UART_clk__L7_I0
CLKBUFX20M           : multiplexed_UART_clk__L6_I0
CLKBUFX24M           : multiplexed_UART_clk__L5_I0
CLKBUFX24M           : multiplexed_UART_clk__L4_I0
CLKBUFX24M           : multiplexed_UART_clk__L3_I0
CLKBUFX24M           : multiplexed_UART_clk__L2_I0
CLKBUFX24M           : multiplexed_UART_clk__L1_I0
CLKBUFX40M           : U_clock_divider/multiplexed_UART_clk__Fence_I0
MX2X8M               : U_UART_clock_multiplexer/U1
CLKINVX32M           : scan_clk__L2_I0     
CLKINVX40M           : scan_clk__L1_I0     

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================

**WARN: (IMPCK-6315):	The instance pin multiplexed_reference_clk__L3_I2 at 'FIXED' net multiplexed_reference_clk__L3_N2 does not appear to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6315):	The instance pin multiplexed_reference_clk__L3_I1 at 'FIXED' net multiplexed_reference_clk__L3_N1 does not appear to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6315):	The instance pin multiplexed_reference_clk__L3_I0 at 'FIXED' net multiplexed_reference_clk__L3_N0 does not appear to meet the 90ps maximum buffer transition constraint.
**WARN: (IMPCK-6315):	The instance pin multiplexed_UART_transmitter_clk__L1_I0 at 'FIXED' net multiplexed_UART_transmitter_clk__L1_N0 does not appear to meet the 90ps maximum buffer transition constraint.

Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          4
Check root input transition                       :          0
Check pin capacitance                             :          6
Check multiple path through MUX                   :          0
Check gating depth                                :          1
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          82(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          82(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          594.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16.32 Ohm (user set)
   Net length threshold for resistance checks     :          82 um (derived 200*M2 layer pitch)


****** Clock (scan_clk) Diagnostic check Parameters
Assumed driver input transition                   :          40.2(ps) (derived from CLKINVX40M)
Threshold for MaxBufTran check                    :          90(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          90(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          3.997500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 100(ps)
Max. Buf Transition : 100(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUFX20M) (CLKBUFX24M) (CLKBUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 28
Nr. Sinks                       : 260
Nr.          Rising  Sync Pins  : 260
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (multiplexed_reference_clk__L3_I2/A)
Output_Pin: (multiplexed_reference_clk__L3_I2/Y)
Output_Net: (multiplexed_reference_clk__L3_N2) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.3M)

*  sink: max rise/fall tran=[112,104], (bnd=100ps) 
Macro model: Skew=6[70,76]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.3M)
SubTree No: 1

Input_Pin:  (multiplexed_reference_clk__L3_I1/A)
Output_Pin: (multiplexed_reference_clk__L3_I1/Y)
Output_Net: (multiplexed_reference_clk__L3_N1) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.3M)

*  sink: max rise/fall tran=[114,106], (bnd=100ps) 
Macro model: Skew=3[71,73]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.3M)
SubTree No: 2

Input_Pin:  (multiplexed_reference_clk__L3_I0/A)
Output_Pin: (multiplexed_reference_clk__L3_I0/Y)
Output_Net: (multiplexed_reference_clk__L3_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.3M)

*  sink: max rise/fall tran=[113,104], (bnd=100ps) 
Macro model: Skew=4[70,74]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1334.3M)
SubTree No: 3

Input_Pin:  (multiplexed_reference_clk__L2_I0/A)
Output_Pin: (multiplexed_reference_clk__L2_I0/Y)
Output_Net: (multiplexed_reference_clk__L2_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1334.3M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=7[160,167]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 4

Input_Pin:  (ALU_clk__L1_I0/A)
Output_Pin: (ALU_clk__L1_I0/Y)
Output_Net: (ALU_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=1[118,119]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 5

Input_Pin:  (U_clock_gating_cell/U_ICG_cell/CK)
Output_Pin: (U_clock_gating_cell/U_ICG_cell/ECK)
Output_Net: (ALU_clk) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=1[250,251]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 6

Input_Pin:  (multiplexed_reference_clk__L1_I0/A)
Output_Pin: (multiplexed_reference_clk__L1_I0/Y)
Output_Net: (multiplexed_reference_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=94[298,392]ps N7 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 7

Input_Pin:  (U_reference_clock_multiplexer/U1/B)
Output_Pin: (U_reference_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_reference_clk) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=94[471,566]ps N8 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 8

Input_Pin:  (multiplexed_UART_transmitter_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_transmitter_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_transmitter_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=1[126,127]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 9

Input_Pin:  (U_UART_transmitter_clock_multiplexer/U1/B)
Output_Pin: (U_UART_transmitter_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_transmitter_clk) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=1[292,293]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 10

Input_Pin:  (scan_clk__L4_I0/A)
Output_Pin: (scan_clk__L4_I0/Y)
Output_Net: (scan_clk__L4_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=*274[322,596]ps N11 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 11

Input_Pin:  (scan_clk__L3_I0/A)
Output_Pin: (scan_clk__L3_I0/Y)
Output_Net: (scan_clk__L3_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=*274[479,753]ps N12 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 12

Input_Pin:  (scan_clk__L2_I1/A)
Output_Pin: (scan_clk__L2_I1/Y)
Output_Net: (scan_clk__L2_N1) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
Macro model: Skew=*274[596,870]ps N13 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 13

Input_Pin:  (multiplexed_UART_clk__L9_I1/A)
Output_Pin: (multiplexed_UART_clk__L9_I1/Y)
Output_Net: (multiplexed_UART_clk__L9_N1) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=0[116,116]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 14

Input_Pin:  (multiplexed_UART_clk__L9_I0/A)
Output_Pin: (multiplexed_UART_clk__L9_I0/Y)
Output_Net: (multiplexed_UART_clk__L9_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=0[114,115]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 15

Input_Pin:  (multiplexed_UART_clk__L8_I0/A)
Output_Pin: (multiplexed_UART_clk__L8_I0/Y)
Output_Net: (multiplexed_UART_clk__L8_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[143,145]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 16

Input_Pin:  (multiplexed_UART_clk__L7_I0/A)
Output_Pin: (multiplexed_UART_clk__L7_I0/Y)
Output_Net: (multiplexed_UART_clk__L7_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[187,189]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 17

Input_Pin:  (multiplexed_UART_clk__L6_I0/A)
Output_Pin: (multiplexed_UART_clk__L6_I0/Y)
Output_Net: (multiplexed_UART_clk__L6_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[332,334]ps N5 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 18

Input_Pin:  (multiplexed_UART_clk__L5_I0/A)
Output_Pin: (multiplexed_UART_clk__L5_I0/Y)
Output_Net: (multiplexed_UART_clk__L5_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[451,452]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 19

Input_Pin:  (multiplexed_UART_clk__L4_I0/A)
Output_Pin: (multiplexed_UART_clk__L4_I0/Y)
Output_Net: (multiplexed_UART_clk__L4_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[564,566]ps N7 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 20

Input_Pin:  (multiplexed_UART_clk__L3_I0/A)
Output_Pin: (multiplexed_UART_clk__L3_I0/Y)
Output_Net: (multiplexed_UART_clk__L3_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[676,678]ps N8 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 21

Input_Pin:  (multiplexed_UART_clk__L2_I0/A)
Output_Pin: (multiplexed_UART_clk__L2_I0/Y)
Output_Net: (multiplexed_UART_clk__L2_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[797,798]ps N9 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 22

Input_Pin:  (multiplexed_UART_clk__L1_I0/A)
Output_Pin: (multiplexed_UART_clk__L1_I0/Y)
Output_Net: (multiplexed_UART_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=2[916,917]ps N10 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 23

Input_Pin:  (U_clock_divider/multiplexed_UART_clk__Fence_I0/A)
Output_Pin: (U_clock_divider/multiplexed_UART_clk__Fence_I0/Y)
Output_Net: (U_clock_divider/multiplexed_UART_clk__Fence_N0) DontTouch  
*** Find 1 Excluded Nodes.
**** CK_START: Macro Models Generation (mem=1328.3M)

Macro model: Skew=0[100,100]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 24

Input_Pin:  (U_UART_clock_multiplexer/U1/B)
Output_Pin: (U_UART_clock_multiplexer/U1/Y)
Output_Net: (multiplexed_UART_clk) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*buffer: max rise/fall tran=[116,133], (bnd=100ps) 
Macro model: Skew=*817[321,1138]ps N12 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 25

Input_Pin:  (scan_clk__L2_I0/A)
Output_Pin: (scan_clk__L2_I0/Y)
Output_Net: (scan_clk__L2_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*buffer: max rise/fall tran=[116,133], (bnd=100ps) 
Macro model: Skew=*817[346,1163]ps N13 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 26

Input_Pin:  (scan_clk__L1_I0/A)
Output_Pin: (scan_clk__L1_I0/Y)
Output_Net: (scan_clk__L1_N0) DontTouch  
**** CK_START: Macro Models Generation (mem=1328.3M)

*  sink: max rise/fall tran=[115,106], (bnd=100ps) 
*buffer: max rise/fall tran=[116,133], (bnd=100ps) 
Macro model: Skew=*817[392,1209]ps N27 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1328.3M)
SubTree No: 27

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk) DontTouch  
Found excluded pin U_clock_divider/multiplexed_UART_clk__Fence_N0__SKEWGRP2__MMExc_0/A.
**WARN: (IMPCK-7111):	Find no downstream free points to minimize skew for DontTouch net scan_clk.
Find 1 excluded pin(s).
CTS automatically propagate clock U_clock_gating_cell/gated_clock

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 3.997500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:01:02 mem=1328.3M) ***
Total net length = 3.933e+04 (2.228e+04 1.706e+04) (ext = 2.067e+03)
Density distribution unevenness ratio = 14.450%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.3MB
Summary Report:
Instances move: 0 (out of 1167 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 3.933e+04 (2.228e+04 1.706e+04) (ext = 2.067e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.3MB
*** Finished refinePlace (0:01:02 mem=1328.3M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1328.344M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_capture_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_capture_setup_analysis_view : skew = 817ps (required = 200ps)
view test_capture_hold_analysis_view : skew = 365.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.3)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'test_capture_setup_analysis_view'...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has no reconvergent cell.
Reducing the latency of clock tree 'scan_clk' in 'test_capture_setup_analysis_view' view ...

Calculating pre-route downstream delay for clock tree 'scan_clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 1211.4 (ps)
MinTriggerDelay: 394.4 (ps)
Skew: 817 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1357.0M) ***
Reducing the skew of clock tree 'scan_clk' in 'test_capture_setup_analysis_view' view ...

MaxTriggerDelay: 1211.4 (ps)
MinTriggerDelay: 394.4 (ps)
Skew: 817 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=1357.0M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=1357.0M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_capture_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_capture_setup_analysis_view : skew = 817ps (required = 200ps)
view test_capture_hold_analysis_view : skew = 365.1ps (required = 200ps)


Generating Clock Analysis Report clock_report/system_top.clock.report.test_capture_mode ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.3 real=0:00:00.0 mem=1357.0M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:01:03 mem=1357.0M) ***
Total net length = 3.933e+04 (2.228e+04 1.706e+04) (ext = 2.067e+03)
Density distribution unevenness ratio = 14.450%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1357.0MB
Summary Report:
Instances move: 0 (out of 1167 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 3.933e+04 (2.228e+04 1.706e+04) (ext = 2.067e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1357.0MB
*** Finished refinePlace (0:01:03 mem=1357.0M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 1356.961M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_capture_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_capture_setup_analysis_view : skew = 817ps (required = 200ps)
view test_capture_hold_analysis_view : skew = 365.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
**ERROR: (IMPLIC-90):	This command "clockDesign -specFile clock.ctstch -outDir clock_report ..." does not have the necessary license to run and there are no optional licenses installed that can enable this command using the current base-license of 'fexl'.
Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
**WARN: (IMPCK-813):	Cannot find NanoRoute license. Give up routing clock nets!
*** Look For Un-Routed Clock Tree Net ***
ERROR: net scan_clk in clock tree scan_clk is not routed
ERROR: net scan_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net scan_clk__L2_N0 in clock tree scan_clk is not routed
ERROR: net scan_clk__L2_N1 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk in clock tree scan_clk is not routed
ERROR: net scan_clk__L3_N0 in clock tree scan_clk is not routed
ERROR: net U_clock_divider/multiplexed_UART_clk__Fence_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net scan_clk__L4_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L2_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_transmitter_clk in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L3_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_transmitter_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L4_N0 in clock tree scan_clk is not routed
ERROR: net ALU_clk in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L2_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L5_N0 in clock tree scan_clk is not routed
ERROR: net ALU_clk__L1_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L3_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L3_N1 in clock tree scan_clk is not routed
ERROR: net multiplexed_reference_clk__L3_N2 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L6_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L7_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L8_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L9_N0 in clock tree scan_clk is not routed
ERROR: net multiplexed_UART_clk__L9_N1 in clock tree scan_clk is not routed

Routing correlation check
============================================================

Min length threshold value is :: 82 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_capture_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_capture_setup_analysis_view : skew = 817ps (required = 200ps)
view test_capture_hold_analysis_view : skew = 365.1ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'test_capture_setup_analysis_view'...
setting up for view 'test_capture_hold_analysis_view'...
Selecting the worst MMMC view of clock tree 'scan_clk' ...
Optimizing clock tree 'scan_clk' in 'test_capture_setup_analysis_view' view ...

Calculating pre-route downstream delay for clock tree 'scan_clk'...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1357.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=1357.0M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'test_capture_setup_analysis_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: test_capture_setup_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 260
Nr. of Buffer                  : 24
Nr. of Level (including gates) : 12
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK 1211.4(ps)
Min trig. edge delay at sink(R): U_clock_divider/divided_clk_reg/CK 394.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 394.4~1211.4(ps)       0~10(ps)            
Fall Phase Delay               : 480.5~1344.2(ps)       0~10(ps)            
Trig. Edge Skew                : 817(ps)                200(ps)             
Rise Skew                      : 817(ps)                
Fall Skew                      : 863.7(ps)              
Max. Rise Buffer Tran.         : 116.1(ps)              100(ps)             
Max. Fall Buffer Tran.         : 132.9(ps)              100(ps)             
Max. Rise Sink Tran.           : 114.6(ps)              100(ps)             
Max. Fall Sink Tran.           : 106.1(ps)              100(ps)             
Min. Rise Buffer Tran.         : 24.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 23.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 61.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.2(ps)               0(ps)               

view test_capture_setup_analysis_view : skew = 817ps (required = 200ps)
view test_capture_hold_analysis_view : skew = 365.1ps (required = 200ps)


Generating Clock Analysis Report clock_report/system_top.clock.report.test_capture_mode ....
Generating Clock Routing Guide system_top.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

  test_capture_mode
*** End ckSynthesis (cpu=0:00:00.7, real=0:00:00.0, mem=1370.3M) ***
<clockDesign CMD> saveClockNets -asDontTouch -output clock_report/system_top.dontTouch.test_capture_mode
Redoing specifyClockTree ...
Checking spec file integrity...
<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> set_analysis_view -setup {function_setup_analysis_view test_scan_setup_analysis_view test_capture_setup_analysis_view} -hold {function_hold_analysis_view test_scan_hold_analysis_view test_capture_hold_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Summary of Active RC-Corners : 
 
 Analysis View: function_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_setup_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: function_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_scan_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: test_capture_hold_analysis_view
    RC-Corner Name        : RC_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_53517_IC_IC_6r9Okf/.mmmceGM7Jy/modes/test_scan_mode/test_scan_mode.sdc' ...
Current (total cpu=0:01:03, real=0:02:11, peak res=732.1M, current mem=1298.1M)
system_top
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view test_scan_hold_analysis_view.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=732.8M, current mem=1310.8M)
Current (total cpu=0:01:03, real=0:02:11, peak res=732.8M, current mem=1310.8M)
Reading timing constraints file '/tmp/innovus_temp_53517_IC_IC_6r9Okf/.mmmceGM7Jy/modes/function_mode/function_mode.sdc' ...
Current (total cpu=0:01:03, real=0:02:11, peak res=732.8M, current mem=1310.8M)
system_top
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view function_hold_analysis_view.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=733.1M, current mem=1310.8M)
Current (total cpu=0:01:03, real=0:02:11, peak res=733.1M, current mem=1310.8M)
Reading timing constraints file '/tmp/innovus_temp_53517_IC_IC_6r9Okf/.mmmceGM7Jy/modes/test_capture_mode/test_capture_mode.sdc' ...
Current (total cpu=0:01:03, real=0:02:11, peak res=733.1M, current mem=1310.8M)
system_top
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=733.5M, current mem=1310.8M)
Current (total cpu=0:01:03, real=0:02:11, peak res=733.5M, current mem=1310.8M)
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**clockDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1310.8M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2766         24  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          4  The via resistance between layers %s and...
WARNING   IMPEXT-2776         20  The via resistance between layers %s and...
WARNING   IMPCK-6314           4  The cell: %s, library %s does not appear...
WARNING   IMPCK-6315           8  The instance pin %s at 'FIXED' net %s do...
WARNING   IMPCK-6324           1  More than %d instances moved during refi...
WARNING   IMPCK-6323          11  The placement of %s was moved by %g micr...
WARNING   IMPCK-6351           2  Clock %s has not been routed yet. Wire r...
WARNING   IMPCK-813            3  Cannot find NanoRoute license. Give up r...
WARNING   IMPCK-6001           1  Clock %s has a maximum of %d levels of l...
WARNING   IMPCK-6003           4  The input capacitance of cell %s(%s) is ...
WARNING   IMPCK-6009           8  The lumped capacitance on instance pin %...
WARNING   IMPCK-8086           9  The command %s is obsolete and will be r...
WARNING   IMPCK-7111           4  Find no downstream free points to minimi...
ERROR     IMPLIC-90            3  This command %sdoes not have the necessa...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
WARNING   IMPTCM-77           18  Option "%s" for command %s is obsolete a...
*** Message Summary: 145 warning(s), 3 error(s)

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix system_top_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1311.8M)
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1222 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1523  numIgnoredNets=0
[NR-eagl] There are 36 clock nets ( 36 with NDR ).
[NR-eagl] EstWL : 16909

[NR-eagl] Usage: 1301 = (696 H, 605 V) = (2.17% H, 1.89% V) = (1.998e+03um H, 1.736e+03um V)
[NR-eagl] 
[NR-eagl] Usage: 1302 = (697 H, 605 V) = (2.18% H, 1.89% V) = (2.000e+03um H, 1.736e+03um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.29% V

[NR-eagl] Usage: 1302 = (697 H, 605 V) = (2.18% H, 1.89% V) = (2.000e+03um H, 1.736e+03um V)
[NR-eagl] 
[NR-eagl] Usage: 1302 = (697 H, 605 V) = (2.18% H, 1.89% V) = (2.000e+03um H, 1.736e+03um V)
[NR-eagl] 
[NR-eagl] Usage: 1302 = (697 H, 605 V) = (2.18% H, 1.89% V) = (2.000e+03um H, 1.736e+03um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.29% V

[NR-eagl] Usage: 16910 = (9065 H, 7845 V) = (14.25% H, 12.33% V) = (2.602e+04um H, 2.252e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16910 = (9065 H, 7845 V) = (14.25% H, 12.33% V) = (2.602e+04um H, 2.252e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.06% V

[NR-eagl] Usage: 16910 = (9065 H, 7845 V) = (14.25% H, 12.33% V) = (2.602e+04um H, 2.252e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16910 = (9065 H, 7845 V) = (14.25% H, 12.33% V) = (2.602e+04um H, 2.252e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16910 = (9065 H, 7845 V) = (14.25% H, 12.33% V) = (2.602e+04um H, 2.252e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.06% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.04% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6324
[NR-eagl] Layer2(METAL2)(V) length: 1.674283e+04um, number of vias: 8891
[NR-eagl] Layer3(METAL3)(H) length: 2.263648e+04um, number of vias: 1283
[NR-eagl] Layer4(METAL4)(V) length: 6.266438e+03um, number of vias: 368
[NR-eagl] Layer5(METAL5)(H) length: 4.106759e+03um, number of vias: 57
[NR-eagl] Layer6(METAL6)(V) length: 5.069650e+02um, number of vias: 0
[NR-eagl] Total length: 5.025946e+04um, number of vias: 16923
[NR-eagl] End Peak syMemory usage = 1311.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'system_top' of instances=1461 and nets=1559 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1311.805M)
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_library libraries using the default operating condition of each library.
End delay calculation. (MEM=1411.55 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1411.5M) ***
**WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin reference_clk to target pin U_clock_gating_cell/gated_clock in view test_capture_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_capture_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:05 mem=1411.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 function_hold_analysis_view test_scan_hold_analysis_view 
 test_capture_hold_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.286  | -0.037  |  0.353  | -0.286  |
|           TNS (ns):| -0.609  | -0.037  |  0.000  | -0.572  |
|    Violating Paths:|    3    |    1    |    0    |    2    |
|          All Paths:|   774   |   763   |    1    |   270   |
+--------------------+---------+---------+---------+---------+

Density: 47.784%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.85 sec
Total Real time: 1.0 sec
Total Memory Usage: 1315.417969 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1341.8M, totSessionCpu=0:01:12 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1339.8M)
Compute RC Scale Done ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:12 mem=1427.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_library libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
**WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin reference_clk to target pin U_clock_gating_cell/gated_clock in view test_capture_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_capture_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M)

Active hold views:
 function_hold_analysis_view
  Dominating endpoints: 276
  Dominating TNS: -0.572

 test_scan_hold_analysis_view
  Dominating endpoints: 249
  Dominating TNS: -0.037


Active hold views:
 function_hold_analysis_view
  Dominating endpoints: 276
  Dominating TNS: -0.572

 test_scan_hold_analysis_view
  Dominating endpoints: 249
  Dominating TNS: -0.037

Done building cte hold timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=0.0M ***
Done building hold timer [508 node(s), 723 edge(s), 2 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=0.0M ***

_______________________________________________________________________

Optimization is working on the following views:
  Setup views: function_setup_analysis_view 
  Hold  views: function_hold_analysis_view test_scan_hold_analysis_view test_capture_hold_analysis_view 
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for max_library libraries using the default operating condition of each library.
End delay calculation. (MEM=1421.05 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1421.1M) ***
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:12 mem=1421.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:12 mem=1421.1M ***
Restoring autoHoldViews:  function_hold_analysis_view test_scan_hold_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 function_setup_analysis_view
Hold  views included:
 function_hold_analysis_view test_scan_hold_analysis_view 
 test_capture_hold_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.539  |  2.539  | 22.257  | 11.400  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   518   |   510   |    1    |   11    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.286  | -0.037  |  0.353  | -0.286  |
|           TNS (ns):| -0.609  | -0.037  |  0.000  | -0.572  |
|    Violating Paths:|    3    |    1    |    0    |    2    |
|          All Paths:|   774   |   763   |    1    |   270   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.784%
------------------------------------------------------------

*Info: minBufDelay = 97.5 ps, libStdDelay = 47.8 ps, minBufSize = 18827200 (4.0)
*Info: worst delay setup view: function_setup_analysis_view
*info: Run optDesign holdfix with 1 thread.
Info: 36 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:01:14 mem=1531.7M density=47.784% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.286|    -0.61|       3|          0|       0(     0)|    47.78%|   0:00:03.0|  1531.7M|
|   1|  -0.286|    -0.61|       3|          0|       0(     0)|    47.78%|   0:00:03.0|  1531.7M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.286|    -0.61|       3|          0|       0(     0)|    47.78%|   0:00:03.0|  1531.7M|
|   1|   0.005|     0.00|       0|          2|       0(     0)|    47.82%|   0:00:03.0|  1531.7M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 2 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:01:14 mem=1531.7M density=47.821% ***
*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUFX2M' used
*info:            1 cell  of type 'DLY4X1M' used
*info:
*** Starting refinePlace (0:01:14 mem=1567.7M) ***
Total net length = 4.079e+04 (2.287e+04 1.792e+04) (ext = 2.082e+03)
Density distribution unevenness ratio = 12.601%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.7MB
Summary Report:
Instances move: 0 (out of 1429 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 4.079e+04 (2.287e+04 1.792e+04) (ext = 2.082e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1567.7MB
*** Finished refinePlace (0:01:14 mem=1567.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1567.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1567.7M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:02.2 real=0:00:03.0 totSessionCpu=0:01:14 mem=1567.7M density=47.821%) ***
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1394.1M, totSessionCpu=0:01:14 **
*** Steiner Routed Nets: 0.262%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.262%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1394.1M, totSessionCpu=0:01:16 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_library libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:00.3 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 function_setup_analysis_view 
Hold  views included:
 function_hold_analysis_view test_scan_hold_analysis_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.539  |  2.539  | 22.257  | 11.603  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   518   |   510   |    1    |   11    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.353  |  0.078  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   771   |   760   |    1    |   270   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.821%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1394.1M, totSessionCpu=0:01:16 **
*** Finished optDesign ***
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix system_top_postCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1302.0M)
Extraction called for design 'system_top' of instances=1463 and nets=1561 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1301.957M)
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for min_library libraries using the default operating condition of each library.
End delay calculation. (MEM=1372.3 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1372.3M) ***
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:18 mem=1372.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 function_hold_analysis_view test_scan_hold_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  0.010  |  0.353  |  0.078  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   771   |   760   |    1    |   270   |
+--------------------+---------+---------+---------+---------+

Density: 47.821%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.47 sec
Total Real time: 0.0 sec
Total Memory Usage: 1275.949219 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -slackReports -numPaths 50 -prefix system_top_postCTS -outDir timingReports
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1290.5M)
Extraction called for design 'system_top' of instances=1463 and nets=1561 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1290.527M)
#################################################################################
# Design Stage: PreRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for max_library libraries using the default operating condition of each library.
End delay calculation. (MEM=1373.81 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1373.8M) ***
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:19 mem=1373.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 function_setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.539  |  2.539  | 22.257  | 11.603  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   518   |   510   |    1    |   11    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.821%
Routing Overflow: 0.00% H and 0.04% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.45 sec
Total Real time: 0.0 sec
Total Memory Usage: 1314.574219 Mbytes
<CMD> trialRoute
*** Starting trialRoute (mem=1314.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 0.00% H + 0.40% V (0:00:00.0 1316.6M)

Phase 1e-1f Overflow: 0.00% H + 0.13% V (0:00:00.0 1316.6M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.92% V (0:00:00.0 1324.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	5	 0.08%
 -2:	0	 0.00%	13	 0.20%
 -1:	0	 0.00%	33	 0.50%
--------------------------------------
  0:	0	 0.00%	38	 0.58%
  1:	0	 0.00%	64	 0.98%
  2:	5	 0.08%	150	 2.29%
  3:	4	 0.06%	144	 2.20%
  4:	34	 0.52%	107	 1.63%
  5:	6509	99.34%	5998	91.54%


Total length: 5.008e+04um, number of vias: 13467
M1(H) length: 3.625e+00um, number of vias: 6328
M2(V) length: 1.867e+04um, number of vias: 5892
M3(H) length: 2.354e+04um, number of vias: 1019
M4(V) length: 5.225e+03um, number of vias: 192
M5(H) length: 2.424e+03um, number of vias: 36
M6(V) length: 2.189e+02um

Peak Memory Usage was 1324.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=1324.6M) ***

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix system_top_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**ERROR: (IMPLIC-90):	This command "timeDesign -postRoute -pathReports -slackReports -numPaths ..." does not have the necessary license to run. You must get access to one of the following licenses before you can run the command:  tpsxl tpsl vtsxl vtsl.
Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
Extraction called for design 'system_top' of instances=1463 and nets=1561 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.364
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.17
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_53517_IC_IC_6r9Okf/system_top_53517_2Tmi85.rcdb.d  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1275.9M)
Extracted 10.0094% (CPU Time= 0:00:00.0  MEM= 1320.0M)
Extracted 20.0102% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 30.0111% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 40.0119% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 50.0128% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 60.0136% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 70.0145% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 80.0153% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 90.0162% (CPU Time= 0:00:00.0  MEM= 1352.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1352.0M)
Number of Extracted Resistors     : 25227
Number of Extracted Ground Cap.   : 26752
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1325.961M)
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
#################################################################################
# Design Stage: PostRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
Initializing multi-corner resistance tables ...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1375.83 CPU=0:00:00.1 REAL=0:00:01.0)
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1375.8M) ***
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:26 mem=1375.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 function_setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.106  |  2.106  | 22.230  | 11.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   518   |   510   |    1    |   11    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 47.821%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.57 sec
Total Real time: 1.0 sec
Total Memory Usage: 1318.589844 Mbytes
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix system_top_postRoute -outDir timingReports
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**ERROR: (IMPLIC-90):	This command "timeDesign -postRoute -hold -pathReports -slackReports ..." does not have the necessary license to run. You must get access to one of the following licenses before you can run the command:  tpsxl tpsl vtsxl vtsl.
Use 'setLicenseCheck -status' to see the current licenses in use and for more information.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'system_top' of instances=1463 and nets=1561 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design system_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.364
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.481
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1.17
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_53517_IC_IC_6r9Okf/system_top_53517_2Tmi85.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1314.6M)
Extracted 10.0094% (CPU Time= 0:00:00.1  MEM= 1358.6M)
Extracted 20.0102% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 30.0111% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 40.0119% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 50.0128% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 60.0136% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 70.0145% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 80.0153% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 90.0162% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1393.6M)
Number of Extracted Resistors     : 25227
Number of Extracted Ground Cap.   : 26752
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1367.609M)
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
#################################################################################
# Design Stage: PostRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
*** Calculating scaling factor for min_library libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1374.32 CPU=0:00:00.2 REAL=0:00:00.0)
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1374.3M) ***
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_hold_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:28 mem=1374.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 function_hold_analysis_view test_scan_hold_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.014  |  0.365  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   771   |   760   |    1    |   270   |
+--------------------+---------+---------+---------+---------+

Density: 47.821%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.68 sec
Total Real time: 1.0 sec
Total Memory Usage: 1282.730469 Mbytes
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
operations, such as antenna fixing, may fail due to fillers being marked 
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL64M. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL32M. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL16M. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL8M. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL4M. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL2M. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL1M. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 35 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 27 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 142 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 831 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 658 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 724 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 742 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 3159 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 3159 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveNetlist ../physical_design_output/netlist/system_top_netlist.v
Writing Netlist "../physical_design_output/netlist/system_top_netlist.v" ...
<CMD> saveNetlist ../physical_design_output/netlist/system_top_netlist_PG.v -includePowerGround
Writing Netlist "../physical_design_output/netlist/system_top_netlist_PG.v" ...
Pwr name (VDD).
Gnd name (GND).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (system_top).
**WARN: (IMPSYC-1290):	delayCal is obsolete. Use write_sdf or report_timing in its place.
delayCal Option :  -sdf ../physical_design_output/system_top.sdf -version 3.0 
delayCal Mode   : 'setDelayCalMode -engine aae -signOff true -ecsmType ecsmOnDemand'
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPESI-617):	Multithread is not support in command delayCal. Single thread is used instead. To use multithread delay calculation, run command write_sdf.
Start delay calculation Using EOS (native)(mem=1325.305M)...
*** Calculating scaling factor for max_library libraries using the default operating condition of each library.
delayCal using detail RC...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
Handling High Fanin Net......
Handling 0 High Fanin Net (CPU = 0:00:00.0) 

Printing SDF File.....
Delay calculation completed. (cpu=0:00:00.2 real=0:00:00.0 mem=1339.816M 0)


Delay Calculation Summary:
   Number of nets with pin count greater than 100  : 0
   Number of nets using excludenet file            : 0
   Number of nets using set_resistance             : 0
   Number of nets using default delay              : 0
   CPU Time (0:00:00.2)
<CMD> report_area > ../physical_design_output/reports/area.rpt
<CMD> report_power -outfile ../physical_design_output/reports/power.rpt

Power Net Detected:
    Voltage	    Name
    0.00V	    GND
    1.08V	    VDD
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
#################################################################################
# Design Stage: PostRoute
# Design Name: system_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
End delay calculation. (MEM=1376.57 CPU=0:00:00.2 REAL=0:00:00.0)
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1376.6M) ***
**WARN: (IMPDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
**WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin reference_clk to target pin U_clock_gating_cell/gated_clock in view test_capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock UART_TRANSMITTER_CLK through source pin UART_clk to target pin U_clock_divider/output_clk in view test_scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.

Begin Power Analysis

    0.00V	    GND
    1.08V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.08MB/1083.08MB)

Begin Processing Timing Window Data for Power Calculation

REFERENCE_CLK(40MHz) ALU_CLK(40MHz) SCAN_CLK(10MHz) UART_CLK(3.69004MHz) UART_TRANSMITTER_CLK(115314Hz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.18MB/1083.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.22MB/1083.22MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT)
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 10%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 20%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 30%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 40%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 50%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 60%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 70%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 80%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 90%

Finished Levelizing
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT)

Starting Activity Propagation
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 10%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 20%

Finished Activity Propagation
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.42MB/1083.42MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEHIM                                    internal power, leakge power, 



Starting Calculating power
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT)
 ... Calculating switching power
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 10%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 20%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 30%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 40%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 60%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 70%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 80%
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT): 90%

Finished Calculating power
2023-Mar-23 00:36:32 (2023-Mar-22 16:36:32 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.65MB/1083.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.68MB/1083.68MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1083.69MB/1083.69MB)

Begin Static Power Report Generation
*

  4 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance U_reference_reset_synchronizer/HTIE_LTIEHI (TIEHIM) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance U_UART_reset_synchronizer/HTIE_LTIEHI (TIEHIM) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance U_clock_divider/HTIE_LTIEHI (TIEHIM) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/HTIE_LTIEHI (TIEHIM) has no static power. 



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.27316645 	   70.3716%
Total Switching Power:       0.10440518 	   26.8963%
Total Leakage Power:         0.01060528 	    2.7321%
Total Power:                 0.38817691
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1083.89MB/1083.89MB)


Output file is ../physical_design_output/reports/power.rpt.
<CMD> streamOut ../physical_design_output/system_top.gds -mapFile ../design/gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
Parse map file...
**ERROR: (IMPOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
....Check the number of fields on this line
**ERROR: (IMPOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
....Check the number of fields on this line
**WARN: (EMS-27):	Message (IMPOGDS-1556) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           4622

Ports/Pins                             0

Nets                                   0

    Via Instances                      0

Special Nets                           0

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> setLayerPreference text -isVisible 0
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 00:37:43 2023

Design Name: system_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.6700, 159.9000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[2]: Found a geometry with bounding box (-0.10,98.10) (0.10,98.30) outside the design boundary.
Violations for such geometries will be reported.
Net GND: dangling Wire.

Begin Summary 
    10 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    10 total info(s) created.
End Summary

End Time: Thu Mar 23 00:37:43 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 10 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1376.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
**WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1000
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.4  MEM: 12.3M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> clearDrc
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report system_top.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 1388.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 *** End Verify DRC (CPU: 0:00:00.4  ELAPSED TIME: 0.00  MEM: 70.2M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}

*** Memory Usage v#1 (Current mem = 1405.516M, initial mem = 164.598M) ***
*** Message Summary: 1644 warning(s), 49 error(s)

--- Ending "Innovus" (totcpu=0:02:00, real=0:05:40, mem=1405.5M) ---
