Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug 24 23:01:45 2024
| Host         : LeeJaePyeong-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 55
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 27         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning          | Missing input or output delay | 26         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_bit_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_bit_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_bit_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_cmd_echo_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_mosi_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_mosi_reg_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_transfer_i/r_rx_data_valid_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_mosi_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/myJSTK2_0/inst/myJSTK2_v1_0_S00_AXI_inst/r_rx_data[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_count_reg[0]/CLR, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_count_reg[1]/CLR, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_count_reg[2]/CLR, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_count_reg[3]/CLR, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[0]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[10]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[11]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[12]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[13]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[14]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[15]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[16]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[17]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[18]/PRE, design_1_i/myJSTK2_0/inst/JSTK2_driver_i/data_shift_i/r_rx_data_reg[19]/PRE (the first 15 of 85 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/myNewOLEDrgb_0/inst/myNewOLEDrgb_v1_0_S00_AXI_inst/slv_reg0[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[0]/CLR, design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[1]/CLR, design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[2]/CLR, design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_mosi_reg/CLR, design_1_i/myNewOLEDrgb_0/inst/OLEDrgb_driver_i/cmd_processor_i/r_bit_count_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTN[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on BTN[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on CS_JSTK2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on CS_OLEDrgb relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on DC_OLEDrgb relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on PMODEN_OLEDrgb relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on RES_OLEDrgb relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on RGB_L[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on RGB_L[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on RGB_L[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on RGB_R[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on RGB_R[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on RGB_R[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SCLK_JSTK2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SCLK_OLEDrgb relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on VCCEN_OLEDrgb relative to clock(s) clk_fpga_0
Related violations: <none>


