Verilog Code (Gate Level)
module mux4_1(y,a,b,c,d,s1,s0);
 input a,b,c,d,s0,s1;
 output y;
 wire t1,t2,t3,t4,s00,s11;
 not(s00,s0);
 not(s11,s1);
 and(t1,a,s11,s00);
 and(t2,b,s11,s0);
 and(t3,c,s1,s00);
 and(t4,d,s1,s0);
 or(y,t1,t2,t3,t4);
endmodule
module mux_8_1 (y,a,b,c,d,e,f,g,h,s2,s1,s0);
 input a,b,c,d,e,f,g,h;
 input s2,s1,s0;
 output y;
 wire w1,w2;
 mux4_1 m1(w1,a,b,c,d,s1,s0);
 mux4_1 m2(w2,e,f,g,h,s1,s0);
 mux4_1 m3(y,w1,0,0,w2,s2,s2);
endmodule
module fulladder(sum,cout,A,B,C);
 input A,B,C;
 output sum,cout;
 mux_8_1 m4(sum,0,1,1,0,1,0,0,1,A,B,C);
 mux_8_1 m5(cout,0,0,0,1,0,1,1,1,A,B,C);
endmodule

(Dataflow level)
module mux8(y,a,sel);
 output y;
 input [7:0]a;
 input[2:0]sel;
 wire [7:0]t;
 assign t[0]=(~(sel[0]) & ~(sel[1]) & ~(sel[2]) & a[0]);
 assign t[1]=( (sel[0]) & ~(sel[1]) & ~(sel[2]) & a[1]);
 assign t[2]=(~(sel[0]) & (sel[1]) & ~(sel[2]) & a[2]);
 assign t[3]=( (sel[0]) & (sel[1]) & ~(sel[2]) & a[3]);
 assign t[4]=(~(sel[0]) & ~(sel[1]) & (sel[2]) & a[4]);
 assign t[5]=( (sel[0]) & ~(sel[1]) & (sel[2]) & a[5]);
 assign t[6]=(~(sel[0]) & (sel[1]) & (sel[2]) & a[6]);
 assign t[7]=( (sel[0]) & (sel[1]) & (sel[2]) & a[7]);
 assign y= (t[0] | t[1] | t[2] | t[3] | t[4] | t[5] | t[6] | t[7]);
endmodule
module fulladder(s,cout,a,b,c);
 output s,cout;
 input a,b,c;
 mux8 m1(s,{1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0},{a,b,c});
 mux8 m2(cout,{1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0},{a,b,c});
endmodule

(Behavioral or Algorithmic level)
module mux8(y,a,sel);
 output y;
 input[7:0]a;
 input[2:0]sel;
 reg y;
 always @ (a,sel)
 begin
 case(sel)
 0: y = a[0];
 1: y = a[1];
 2: y = a[2];
 3: y = a[3];
 4: y = a[4];
 5: y = a[5];
 6: y = a[6];
 7: y = a[7];
 default y=1'bX;
 endcase
 end
endmodule
module fulladder(sum,cout,a,b,c);
 output sum,cout;
 input a,b,c;
 mux8 m1(sum,{1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0},{a,b,c});
 mux8 m2(cout,{1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0},{a,b,c});
endmodule

A = 0;B = 0;C = 1;#100;
A = 0;B = 1;C = 0;#100;
A = 1;B = 0;C = 0;#100;
A = 0;B = 1;C = 1;#100;
A = 1;B = 1;C = 0;#100;
A = 1;B = 0;C = 1;#100;
A = 1;B = 1;C = 1;#100;
