
lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cb4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af0  08006ea0  08006ea0  00016ea0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007990  08007990  00017990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007994  08007994  00017994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001b8  20000000  08007998  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001f24  200001b8  08007b50  000201b8  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200020dc  08007b50  000220dc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201b8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000aaa5  00000000  00000000  000201e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000296f  00000000  00000000  0002ac86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000be0  00000000  00000000  0002d5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000a68  00000000  00000000  0002e1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   000092b7  00000000  00000000  0002ec40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00002eca  00000000  00000000  00037ef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000050  00000000  00000000  0003adc1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003798  00000000  00000000  0003ae14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001b8 	.word	0x200001b8
 8000204:	00000000 	.word	0x00000000
 8000208:	08006e84 	.word	0x08006e84

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001bc 	.word	0x200001bc
 8000224:	08006e84 	.word	0x08006e84

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <Ov7725_Init>:
uint16_t pixels[100][150];
/************************************************
 * Sensor_Init
 ************************************************/
ErrorStatus Ov7725_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8000b46:	2300      	movs	r3, #0
 8000b48:	80fb      	strh	r3, [r7, #6]
	uint8_t Sensor_IDCode = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	717b      	strb	r3, [r7, #5]

	if (0 == SCCB_WriteByte(0x12, 0x80)) /*reset sensor */
 8000b4e:	2180      	movs	r1, #128	; 0x80
 8000b50:	2012      	movs	r0, #18
 8000b52:	f000 f955 	bl	8000e00 <SCCB_WriteByte>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d101      	bne.n	8000b60 <Ov7725_Init+0x20>
	{
		return ERROR;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	e030      	b.n	8000bc2 <Ov7725_Init+0x82>
	}

	if (0 == SCCB_ReadByte(&Sensor_IDCode, 1, 0x0b)) /* read sensor ID*/
 8000b60:	1d7b      	adds	r3, r7, #5
 8000b62:	220b      	movs	r2, #11
 8000b64:	2101      	movs	r1, #1
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 f979 	bl	8000e5e <SCCB_ReadByte>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d101      	bne.n	8000b76 <Ov7725_Init+0x36>
	{
		return ERROR;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e025      	b.n	8000bc2 <Ov7725_Init+0x82>
	}
	// DEBUG("Sensor ID is 0x%x", Sensor_IDCode);

	if (Sensor_IDCode == OV7725_ID)
 8000b76:	797b      	ldrb	r3, [r7, #5]
 8000b78:	2b21      	cmp	r3, #33	; 0x21
 8000b7a:	d11f      	bne.n	8000bbc <Ov7725_Init+0x7c>
	{
		for (i = 0; i < OV7725_REG_NUM; i++)
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	80fb      	strh	r3, [r7, #6]
 8000b80:	e015      	b.n	8000bae <Ov7725_Init+0x6e>
		{
			if (0 == SCCB_WriteByte(Sensor_Config[i].Address, Sensor_Config[i].Value))
 8000b82:	88fb      	ldrh	r3, [r7, #6]
 8000b84:	4a11      	ldr	r2, [pc, #68]	; (8000bcc <Ov7725_Init+0x8c>)
 8000b86:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8000b8a:	b29a      	uxth	r2, r3
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	490f      	ldr	r1, [pc, #60]	; (8000bcc <Ov7725_Init+0x8c>)
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	440b      	add	r3, r1
 8000b94:	785b      	ldrb	r3, [r3, #1]
 8000b96:	4619      	mov	r1, r3
 8000b98:	4610      	mov	r0, r2
 8000b9a:	f000 f931 	bl	8000e00 <SCCB_WriteByte>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d101      	bne.n	8000ba8 <Ov7725_Init+0x68>
			{
				return ERROR;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	e00c      	b.n	8000bc2 <Ov7725_Init+0x82>
		for (i = 0; i < OV7725_REG_NUM; i++)
 8000ba8:	88fb      	ldrh	r3, [r7, #6]
 8000baa:	3301      	adds	r3, #1
 8000bac:	80fb      	strh	r3, [r7, #6]
 8000bae:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <Ov7725_Init+0x90>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	88fa      	ldrh	r2, [r7, #6]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d3e3      	bcc.n	8000b82 <Ov7725_Init+0x42>
 8000bba:	e001      	b.n	8000bc0 <Ov7725_Init+0x80>
			}
		}
	}
	else
	{
		return ERROR;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	e000      	b.n	8000bc2 <Ov7725_Init+0x82>
	}

	return SUCCESS;
 8000bc0:	2301      	movs	r3, #1
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	20000000 	.word	0x20000000
 8000bd0:	2000009a 	.word	0x2000009a

08000bd4 <SCCB_delay>:

#define DEV_ADR  ADDR_OV7725 			 


static void SCCB_delay(void)
{	
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
   uint16_t i = 400; 
 8000bda:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000bde:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000be0:	e002      	b.n	8000be8 <SCCB_delay+0x14>
   { 
     i--; 
 8000be2:	88fb      	ldrh	r3, [r7, #6]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	80fb      	strh	r3, [r7, #6]
   while(i) 
 8000be8:	88fb      	ldrh	r3, [r7, #6]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1f9      	bne.n	8000be2 <SCCB_delay+0xe>
   } 
}
 8000bee:	bf00      	nop
 8000bf0:	bf00      	nop
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
	...

08000bfc <SCCB_Start>:


static int SCCB_Start(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	SDA_H;
 8000c00:	4b13      	ldr	r3, [pc, #76]	; (8000c50 <SCCB_Start+0x54>)
 8000c02:	2280      	movs	r2, #128	; 0x80
 8000c04:	611a      	str	r2, [r3, #16]
	SCL_H;
 8000c06:	4b12      	ldr	r3, [pc, #72]	; (8000c50 <SCCB_Start+0x54>)
 8000c08:	2240      	movs	r2, #64	; 0x40
 8000c0a:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000c0c:	f7ff ffe2 	bl	8000bd4 <SCCB_delay>
	if(!SDA_read)
 8000c10:	2180      	movs	r1, #128	; 0x80
 8000c12:	480f      	ldr	r0, [pc, #60]	; (8000c50 <SCCB_Start+0x54>)
 8000c14:	f003 fa82 	bl	800411c <HAL_GPIO_ReadPin>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d101      	bne.n	8000c22 <SCCB_Start+0x26>
	return DISABLE;	
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e013      	b.n	8000c4a <SCCB_Start+0x4e>
	SDA_L;
 8000c22:	4b0b      	ldr	r3, [pc, #44]	; (8000c50 <SCCB_Start+0x54>)
 8000c24:	2280      	movs	r2, #128	; 0x80
 8000c26:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000c28:	f7ff ffd4 	bl	8000bd4 <SCCB_delay>
	if(SDA_read) 
 8000c2c:	2180      	movs	r1, #128	; 0x80
 8000c2e:	4808      	ldr	r0, [pc, #32]	; (8000c50 <SCCB_Start+0x54>)
 8000c30:	f003 fa74 	bl	800411c <HAL_GPIO_ReadPin>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SCCB_Start+0x42>
	return DISABLE;	
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	e005      	b.n	8000c4a <SCCB_Start+0x4e>
	SDA_L;
 8000c3e:	4b04      	ldr	r3, [pc, #16]	; (8000c50 <SCCB_Start+0x54>)
 8000c40:	2280      	movs	r2, #128	; 0x80
 8000c42:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000c44:	f7ff ffc6 	bl	8000bd4 <SCCB_delay>
	return ENABLE;
 8000c48:	2301      	movs	r3, #1
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40011000 	.word	0x40011000

08000c54 <SCCB_Stop>:


static void SCCB_Stop(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	SCL_L;
 8000c58:	4b0a      	ldr	r3, [pc, #40]	; (8000c84 <SCCB_Stop+0x30>)
 8000c5a:	2240      	movs	r2, #64	; 0x40
 8000c5c:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000c5e:	f7ff ffb9 	bl	8000bd4 <SCCB_delay>
	SDA_L;
 8000c62:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <SCCB_Stop+0x30>)
 8000c64:	2280      	movs	r2, #128	; 0x80
 8000c66:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000c68:	f7ff ffb4 	bl	8000bd4 <SCCB_delay>
	SCL_H;
 8000c6c:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <SCCB_Stop+0x30>)
 8000c6e:	2240      	movs	r2, #64	; 0x40
 8000c70:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000c72:	f7ff ffaf 	bl	8000bd4 <SCCB_delay>
	SDA_H;
 8000c76:	4b03      	ldr	r3, [pc, #12]	; (8000c84 <SCCB_Stop+0x30>)
 8000c78:	2280      	movs	r2, #128	; 0x80
 8000c7a:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000c7c:	f7ff ffaa 	bl	8000bd4 <SCCB_delay>
}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	40011000 	.word	0x40011000

08000c88 <SCCB_Ack>:


static void SCCB_Ack(void)
{	
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
	SCL_L;
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	; (8000cb8 <SCCB_Ack+0x30>)
 8000c8e:	2240      	movs	r2, #64	; 0x40
 8000c90:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000c92:	f7ff ff9f 	bl	8000bd4 <SCCB_delay>
	SDA_L;
 8000c96:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <SCCB_Ack+0x30>)
 8000c98:	2280      	movs	r2, #128	; 0x80
 8000c9a:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000c9c:	f7ff ff9a 	bl	8000bd4 <SCCB_delay>
	SCL_H;
 8000ca0:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <SCCB_Ack+0x30>)
 8000ca2:	2240      	movs	r2, #64	; 0x40
 8000ca4:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000ca6:	f7ff ff95 	bl	8000bd4 <SCCB_delay>
	SCL_L;
 8000caa:	4b03      	ldr	r3, [pc, #12]	; (8000cb8 <SCCB_Ack+0x30>)
 8000cac:	2240      	movs	r2, #64	; 0x40
 8000cae:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000cb0:	f7ff ff90 	bl	8000bd4 <SCCB_delay>
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40011000 	.word	0x40011000

08000cbc <SCCB_NoAck>:


static void SCCB_NoAck(void)
{	
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
	SCL_L;
 8000cc0:	4b0a      	ldr	r3, [pc, #40]	; (8000cec <SCCB_NoAck+0x30>)
 8000cc2:	2240      	movs	r2, #64	; 0x40
 8000cc4:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000cc6:	f7ff ff85 	bl	8000bd4 <SCCB_delay>
	SDA_H;
 8000cca:	4b08      	ldr	r3, [pc, #32]	; (8000cec <SCCB_NoAck+0x30>)
 8000ccc:	2280      	movs	r2, #128	; 0x80
 8000cce:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000cd0:	f7ff ff80 	bl	8000bd4 <SCCB_delay>
	SCL_H;
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <SCCB_NoAck+0x30>)
 8000cd6:	2240      	movs	r2, #64	; 0x40
 8000cd8:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000cda:	f7ff ff7b 	bl	8000bd4 <SCCB_delay>
	SCL_L;
 8000cde:	4b03      	ldr	r3, [pc, #12]	; (8000cec <SCCB_NoAck+0x30>)
 8000ce0:	2240      	movs	r2, #64	; 0x40
 8000ce2:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000ce4:	f7ff ff76 	bl	8000bd4 <SCCB_delay>
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40011000 	.word	0x40011000

08000cf0 <SCCB_WaitAck>:


static int SCCB_WaitAck(void) 	
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
	SCL_L;
 8000cf4:	4b10      	ldr	r3, [pc, #64]	; (8000d38 <SCCB_WaitAck+0x48>)
 8000cf6:	2240      	movs	r2, #64	; 0x40
 8000cf8:	615a      	str	r2, [r3, #20]
	SCCB_delay();
 8000cfa:	f7ff ff6b 	bl	8000bd4 <SCCB_delay>
	SDA_H;			
 8000cfe:	4b0e      	ldr	r3, [pc, #56]	; (8000d38 <SCCB_WaitAck+0x48>)
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000d04:	f7ff ff66 	bl	8000bd4 <SCCB_delay>
	SCL_H;
 8000d08:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <SCCB_WaitAck+0x48>)
 8000d0a:	2240      	movs	r2, #64	; 0x40
 8000d0c:	611a      	str	r2, [r3, #16]
	SCCB_delay();
 8000d0e:	f7ff ff61 	bl	8000bd4 <SCCB_delay>
	if(SDA_read)
 8000d12:	2180      	movs	r1, #128	; 0x80
 8000d14:	4808      	ldr	r0, [pc, #32]	; (8000d38 <SCCB_WaitAck+0x48>)
 8000d16:	f003 fa01 	bl	800411c <HAL_GPIO_ReadPin>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d004      	beq.n	8000d2a <SCCB_WaitAck+0x3a>
	{
      SCL_L;
 8000d20:	4b05      	ldr	r3, [pc, #20]	; (8000d38 <SCCB_WaitAck+0x48>)
 8000d22:	2240      	movs	r2, #64	; 0x40
 8000d24:	615a      	str	r2, [r3, #20]
      return DISABLE;
 8000d26:	2300      	movs	r3, #0
 8000d28:	e003      	b.n	8000d32 <SCCB_WaitAck+0x42>
	}
	SCL_L;
 8000d2a:	4b03      	ldr	r3, [pc, #12]	; (8000d38 <SCCB_WaitAck+0x48>)
 8000d2c:	2240      	movs	r2, #64	; 0x40
 8000d2e:	615a      	str	r2, [r3, #20]
	return ENABLE;
 8000d30:	2301      	movs	r3, #1
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40011000 	.word	0x40011000

08000d3c <SCCB_SendByte>:


static void SCCB_SendByte(uint8_t SendByte) 
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
    uint8_t i=8;
 8000d46:	2308      	movs	r3, #8
 8000d48:	73fb      	strb	r3, [r7, #15]
    while(i--)
 8000d4a:	e019      	b.n	8000d80 <SCCB_SendByte+0x44>
    {
        SCL_L;
 8000d4c:	4b12      	ldr	r3, [pc, #72]	; (8000d98 <SCCB_SendByte+0x5c>)
 8000d4e:	2240      	movs	r2, #64	; 0x40
 8000d50:	615a      	str	r2, [r3, #20]
        SCCB_delay();
 8000d52:	f7ff ff3f 	bl	8000bd4 <SCCB_delay>
      if(SendByte&0x80)
 8000d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	da03      	bge.n	8000d66 <SCCB_SendByte+0x2a>
        SDA_H;  
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	; (8000d98 <SCCB_SendByte+0x5c>)
 8000d60:	2280      	movs	r2, #128	; 0x80
 8000d62:	611a      	str	r2, [r3, #16]
 8000d64:	e002      	b.n	8000d6c <SCCB_SendByte+0x30>
      else 
        SDA_L;   
 8000d66:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <SCCB_SendByte+0x5c>)
 8000d68:	2280      	movs	r2, #128	; 0x80
 8000d6a:	615a      	str	r2, [r3, #20]
        SendByte<<=1;
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	005b      	lsls	r3, r3, #1
 8000d70:	71fb      	strb	r3, [r7, #7]
        SCCB_delay();
 8000d72:	f7ff ff2f 	bl	8000bd4 <SCCB_delay>
		SCL_H;
 8000d76:	4b08      	ldr	r3, [pc, #32]	; (8000d98 <SCCB_SendByte+0x5c>)
 8000d78:	2240      	movs	r2, #64	; 0x40
 8000d7a:	611a      	str	r2, [r3, #16]
        SCCB_delay();
 8000d7c:	f7ff ff2a 	bl	8000bd4 <SCCB_delay>
    while(i--)
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
 8000d82:	1e5a      	subs	r2, r3, #1
 8000d84:	73fa      	strb	r2, [r7, #15]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d1e0      	bne.n	8000d4c <SCCB_SendByte+0x10>
    }
    SCL_L;
 8000d8a:	4b03      	ldr	r3, [pc, #12]	; (8000d98 <SCCB_SendByte+0x5c>)
 8000d8c:	2240      	movs	r2, #64	; 0x40
 8000d8e:	615a      	str	r2, [r3, #20]
}
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40011000 	.word	0x40011000

08000d9c <SCCB_ReceiveByte>:


static int SCCB_ReceiveByte(void)  
{ 
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
    uint8_t i=8;
 8000da2:	2308      	movs	r3, #8
 8000da4:	71fb      	strb	r3, [r7, #7]
    uint8_t ReceiveByte=0;
 8000da6:	2300      	movs	r3, #0
 8000da8:	71bb      	strb	r3, [r7, #6]

    SDA_H;				
 8000daa:	4b14      	ldr	r3, [pc, #80]	; (8000dfc <SCCB_ReceiveByte+0x60>)
 8000dac:	2280      	movs	r2, #128	; 0x80
 8000dae:	611a      	str	r2, [r3, #16]
    while(i--)
 8000db0:	e017      	b.n	8000de2 <SCCB_ReceiveByte+0x46>
    {
      ReceiveByte<<=1;      
 8000db2:	79bb      	ldrb	r3, [r7, #6]
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	71bb      	strb	r3, [r7, #6]
      SCL_L;
 8000db8:	4b10      	ldr	r3, [pc, #64]	; (8000dfc <SCCB_ReceiveByte+0x60>)
 8000dba:	2240      	movs	r2, #64	; 0x40
 8000dbc:	615a      	str	r2, [r3, #20]
      SCCB_delay();
 8000dbe:	f7ff ff09 	bl	8000bd4 <SCCB_delay>
	  SCL_H;
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <SCCB_ReceiveByte+0x60>)
 8000dc4:	2240      	movs	r2, #64	; 0x40
 8000dc6:	611a      	str	r2, [r3, #16]
      SCCB_delay();	
 8000dc8:	f7ff ff04 	bl	8000bd4 <SCCB_delay>
      if(SDA_read)
 8000dcc:	2180      	movs	r1, #128	; 0x80
 8000dce:	480b      	ldr	r0, [pc, #44]	; (8000dfc <SCCB_ReceiveByte+0x60>)
 8000dd0:	f003 f9a4 	bl	800411c <HAL_GPIO_ReadPin>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d003      	beq.n	8000de2 <SCCB_ReceiveByte+0x46>
      {
        ReceiveByte|=0x01;
 8000dda:	79bb      	ldrb	r3, [r7, #6]
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	71bb      	strb	r3, [r7, #6]
    while(i--)
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	1e5a      	subs	r2, r3, #1
 8000de6:	71fa      	strb	r2, [r7, #7]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d1e2      	bne.n	8000db2 <SCCB_ReceiveByte+0x16>
      }
    }
    SCL_L;
 8000dec:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <SCCB_ReceiveByte+0x60>)
 8000dee:	2240      	movs	r2, #64	; 0x40
 8000df0:	615a      	str	r2, [r3, #20]
    return ReceiveByte;
 8000df2:	79bb      	ldrb	r3, [r7, #6]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40011000 	.word	0x40011000

08000e00 <SCCB_WriteByte>:

          
int SCCB_WriteByte( uint16_t WriteAddress , uint8_t SendByte )
{		
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	460a      	mov	r2, r1
 8000e0a:	80fb      	strh	r3, [r7, #6]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	717b      	strb	r3, [r7, #5]
    if(!SCCB_Start())
 8000e10:	f7ff fef4 	bl	8000bfc <SCCB_Start>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <SCCB_WriteByte+0x1e>
	{
	    return DISABLE;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	e01b      	b.n	8000e56 <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte( DEV_ADR );                
 8000e1e:	2042      	movs	r0, #66	; 0x42
 8000e20:	f7ff ff8c 	bl	8000d3c <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000e24:	f7ff ff64 	bl	8000cf0 <SCCB_WaitAck>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d103      	bne.n	8000e36 <SCCB_WriteByte+0x36>
	{
		SCCB_Stop(); 
 8000e2e:	f7ff ff11 	bl	8000c54 <SCCB_Stop>
		return DISABLE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	e00f      	b.n	8000e56 <SCCB_WriteByte+0x56>
	}
    SCCB_SendByte((uint8_t)(WriteAddress & 0x00FF));  
 8000e36:	88fb      	ldrh	r3, [r7, #6]
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff ff7e 	bl	8000d3c <SCCB_SendByte>
    SCCB_WaitAck();	
 8000e40:	f7ff ff56 	bl	8000cf0 <SCCB_WaitAck>
    SCCB_SendByte(SendByte);
 8000e44:	797b      	ldrb	r3, [r7, #5]
 8000e46:	4618      	mov	r0, r3
 8000e48:	f7ff ff78 	bl	8000d3c <SCCB_SendByte>
    SCCB_WaitAck();   
 8000e4c:	f7ff ff50 	bl	8000cf0 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000e50:	f7ff ff00 	bl	8000c54 <SCCB_Stop>
    return ENABLE;
 8000e54:	2301      	movs	r3, #1
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <SCCB_ReadByte>:

          
int SCCB_ReadByte(uint8_t* pBuffer, uint16_t length, uint8_t ReadAddress)
{	
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b082      	sub	sp, #8
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
 8000e66:	460b      	mov	r3, r1
 8000e68:	807b      	strh	r3, [r7, #2]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	707b      	strb	r3, [r7, #1]
    if(!SCCB_Start())
 8000e6e:	f7ff fec5 	bl	8000bfc <SCCB_Start>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d101      	bne.n	8000e7c <SCCB_ReadByte+0x1e>
	{
	    return DISABLE;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	e040      	b.n	8000efe <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR );       
 8000e7c:	2042      	movs	r0, #66	; 0x42
 8000e7e:	f7ff ff5d 	bl	8000d3c <SCCB_SendByte>
    if( !SCCB_WaitAck() )
 8000e82:	f7ff ff35 	bl	8000cf0 <SCCB_WaitAck>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d103      	bne.n	8000e94 <SCCB_ReadByte+0x36>
	{
		SCCB_Stop(); 
 8000e8c:	f7ff fee2 	bl	8000c54 <SCCB_Stop>
		return DISABLE;
 8000e90:	2300      	movs	r3, #0
 8000e92:	e034      	b.n	8000efe <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( ReadAddress );     
 8000e94:	787b      	ldrb	r3, [r7, #1]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff ff50 	bl	8000d3c <SCCB_SendByte>
    SCCB_WaitAck();	
 8000e9c:	f7ff ff28 	bl	8000cf0 <SCCB_WaitAck>
    SCCB_Stop(); 
 8000ea0:	f7ff fed8 	bl	8000c54 <SCCB_Stop>
	
    if(!SCCB_Start())
 8000ea4:	f7ff feaa 	bl	8000bfc <SCCB_Start>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d101      	bne.n	8000eb2 <SCCB_ReadByte+0x54>
	{
		return DISABLE;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	e025      	b.n	8000efe <SCCB_ReadByte+0xa0>
	}
    SCCB_SendByte( DEV_ADR + 1 );   
 8000eb2:	2043      	movs	r0, #67	; 0x43
 8000eb4:	f7ff ff42 	bl	8000d3c <SCCB_SendByte>
    if(!SCCB_WaitAck())
 8000eb8:	f7ff ff1a 	bl	8000cf0 <SCCB_WaitAck>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d117      	bne.n	8000ef2 <SCCB_ReadByte+0x94>
	{
		SCCB_Stop(); 
 8000ec2:	f7ff fec7 	bl	8000c54 <SCCB_Stop>
		return DISABLE;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	e019      	b.n	8000efe <SCCB_ReadByte+0xa0>
	}
    while(length)
    {
      *pBuffer = SCCB_ReceiveByte();
 8000eca:	f7ff ff67 	bl	8000d9c <SCCB_ReceiveByte>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	701a      	strb	r2, [r3, #0]
      if(length == 1)
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d102      	bne.n	8000ee2 <SCCB_ReadByte+0x84>
	  {
		  SCCB_NoAck();
 8000edc:	f7ff feee 	bl	8000cbc <SCCB_NoAck>
 8000ee0:	e001      	b.n	8000ee6 <SCCB_ReadByte+0x88>
	  }
      else
	  {
		SCCB_Ack(); 
 8000ee2:	f7ff fed1 	bl	8000c88 <SCCB_Ack>
	  }
      pBuffer++;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	607b      	str	r3, [r7, #4]
      length--;
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	3b01      	subs	r3, #1
 8000ef0:	807b      	strh	r3, [r7, #2]
    while(length)
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1e8      	bne.n	8000eca <SCCB_ReadByte+0x6c>
    }
    SCCB_Stop();
 8000ef8:	f7ff feac 	bl	8000c54 <SCCB_Stop>
    return ENABLE;
 8000efc:	2301      	movs	r3, #1
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
	...

08000f08 <KNearest_match>:
	return 0;
}

// KNN match
void KNearest_match(uint16_t square_colors[9], uint16_t real_colors[9], uint8_t times, char *face, uint8_t bt_flags)
{
 8000f08:	b5b0      	push	{r4, r5, r7, lr}
 8000f0a:	b08e      	sub	sp, #56	; 0x38
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	603b      	str	r3, [r7, #0]
 8000f14:	4613      	mov	r3, r2
 8000f16:	71fb      	strb	r3, [r7, #7]
	// midCube[1] = (square_colors[4] >> 5) & 0x3F;
	// midCube[2] = (square_colors[4] >> 11) & 0x1F;
	// int8_t diffR = midCube[0] - midColor[0];
	// int8_t diffG = midCube[1] - midColor[1];
	// int8_t diffB = midCube[2] - midColor[2];
	for (int i = 0; i < 9; i++)
 8000f18:	2300      	movs	r3, #0
 8000f1a:	637b      	str	r3, [r7, #52]	; 0x34
 8000f1c:	e0cd      	b.n	80010ba <KNearest_match+0x1b2>
	{
		int8_t temp[3];
		float h = 0;
 8000f1e:	f04f 0300 	mov.w	r3, #0
 8000f22:	627b      	str	r3, [r7, #36]	; 0x24
		float s = 0;
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	623b      	str	r3, [r7, #32]
		float v = 0;
 8000f2a:	f04f 0300 	mov.w	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
		temp[0] = square_colors[i] & 0x1F;
 8000f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	68fa      	ldr	r2, [r7, #12]
 8000f36:	4413      	add	r3, r2
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	b25b      	sxtb	r3, r3
 8000f3c:	f003 031f 	and.w	r3, r3, #31
 8000f40:	b25b      	sxtb	r3, r3
 8000f42:	753b      	strb	r3, [r7, #20]
		temp[1] = (square_colors[i] >> 5) & 0x3F;
 8000f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	68fa      	ldr	r2, [r7, #12]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	881b      	ldrh	r3, [r3, #0]
 8000f4e:	095b      	lsrs	r3, r3, #5
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	b25b      	sxtb	r3, r3
 8000f54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	757b      	strb	r3, [r7, #21]
		temp[2] = (square_colors[i] >> 11) & 0x1F;
 8000f5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	4413      	add	r3, r2
 8000f64:	881b      	ldrh	r3, [r3, #0]
 8000f66:	0adb      	lsrs	r3, r3, #11
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	f003 031f 	and.w	r3, r3, #31
 8000f70:	b25b      	sxtb	r3, r3
 8000f72:	75bb      	strb	r3, [r7, #22]
		// rgb_to_hsv(temp[0], temp[1], temp[2], &h, &s, &v);
		uint16_t min_dist = 0xFFFF;
 8000f74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f78:	867b      	strh	r3, [r7, #50]	; 0x32
		int min_index = -1;
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (size_t i = 0; i < 6; i++)
 8000f80:	2300      	movs	r3, #0
 8000f82:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f84:	e076      	b.n	8001074 <KNearest_match+0x16c>
		{
			int8_t temp2[3];
			temp2[0] = true_colors[i] & 0x1F;
 8000f86:	4a51      	ldr	r2, [pc, #324]	; (80010cc <KNearest_match+0x1c4>)
 8000f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f8e:	b25b      	sxtb	r3, r3
 8000f90:	f003 031f 	and.w	r3, r3, #31
 8000f94:	b25b      	sxtb	r3, r3
 8000f96:	743b      	strb	r3, [r7, #16]
			temp2[1] = (true_colors[i] >> 5) & 0x3F;
 8000f98:	4a4c      	ldr	r2, [pc, #304]	; (80010cc <KNearest_match+0x1c4>)
 8000f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fa0:	095b      	lsrs	r3, r3, #5
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000faa:	b25b      	sxtb	r3, r3
 8000fac:	747b      	strb	r3, [r7, #17]
			temp2[2] = (true_colors[i] >> 11) & 0x1F;
 8000fae:	4a47      	ldr	r2, [pc, #284]	; (80010cc <KNearest_match+0x1c4>)
 8000fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fb6:	0adb      	lsrs	r3, r3, #11
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	f003 031f 	and.w	r3, r3, #31
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	74bb      	strb	r3, [r7, #18]
			uint16_t dist = sqrt(pow(temp[0] - temp2[0], 2) + pow(temp[1] - temp2[1], 2) + pow(temp[2] - temp2[2], 2));
 8000fc4:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fa7b 	bl	80004cc <__aeabi_i2d>
 8000fd6:	f04f 0200 	mov.w	r2, #0
 8000fda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fde:	f005 f84b 	bl	8006078 <pow>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	460d      	mov	r5, r1
 8000fe6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000fea:	461a      	mov	r2, r3
 8000fec:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fa6a 	bl	80004cc <__aeabi_i2d>
 8000ff8:	f04f 0200 	mov.w	r2, #0
 8000ffc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001000:	f005 f83a 	bl	8006078 <pow>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4620      	mov	r0, r4
 800100a:	4629      	mov	r1, r5
 800100c:	f7ff f912 	bl	8000234 <__adddf3>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4614      	mov	r4, r2
 8001016:	461d      	mov	r5, r3
 8001018:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800101c:	461a      	mov	r2, r3
 800101e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fa51 	bl	80004cc <__aeabi_i2d>
 800102a:	f04f 0200 	mov.w	r2, #0
 800102e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001032:	f005 f821 	bl	8006078 <pow>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4620      	mov	r0, r4
 800103c:	4629      	mov	r1, r5
 800103e:	f7ff f8f9 	bl	8000234 <__adddf3>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	4610      	mov	r0, r2
 8001048:	4619      	mov	r1, r3
 800104a:	f005 f87d 	bl	8006148 <sqrt>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	4610      	mov	r0, r2
 8001054:	4619      	mov	r1, r3
 8001056:	f7ff fd53 	bl	8000b00 <__aeabi_d2uiz>
 800105a:	4603      	mov	r3, r0
 800105c:	837b      	strh	r3, [r7, #26]
			if (dist < min_dist)
 800105e:	8b7a      	ldrh	r2, [r7, #26]
 8001060:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001062:	429a      	cmp	r2, r3
 8001064:	d203      	bcs.n	800106e <KNearest_match+0x166>
			{
				min_dist = dist;
 8001066:	8b7b      	ldrh	r3, [r7, #26]
 8001068:	867b      	strh	r3, [r7, #50]	; 0x32
				min_index = i;
 800106a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106c:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (size_t i = 0; i < 6; i++)
 800106e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001070:	3301      	adds	r3, #1
 8001072:	62bb      	str	r3, [r7, #40]	; 0x28
 8001074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001076:	2b05      	cmp	r3, #5
 8001078:	d985      	bls.n	8000f86 <KNearest_match+0x7e>
		}
		// if (h < 50 || h > 310)
		// 	min_index = 1;
		// else
		// 	min_index = 0;
		real_colors[i] = true_colors[min_index];
 800107a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	4413      	add	r3, r2
 8001082:	4912      	ldr	r1, [pc, #72]	; (80010cc <KNearest_match+0x1c4>)
 8001084:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001086:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800108a:	801a      	strh	r2, [r3, #0]
		if (bt_flags == 1)
 800108c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001090:	2b01      	cmp	r3, #1
 8001092:	d10f      	bne.n	80010b4 <KNearest_match+0x1ac>
			face[detection_order[times * 9 + i]] = face_colors[min_index];
 8001094:	79fa      	ldrb	r2, [r7, #7]
 8001096:	4613      	mov	r3, r2
 8001098:	00db      	lsls	r3, r3, #3
 800109a:	441a      	add	r2, r3
 800109c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800109e:	4413      	add	r3, r2
 80010a0:	4a0b      	ldr	r2, [pc, #44]	; (80010d0 <KNearest_match+0x1c8>)
 80010a2:	5cd3      	ldrb	r3, [r2, r3]
 80010a4:	461a      	mov	r2, r3
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	4413      	add	r3, r2
 80010aa:	490a      	ldr	r1, [pc, #40]	; (80010d4 <KNearest_match+0x1cc>)
 80010ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80010ae:	440a      	add	r2, r1
 80010b0:	7812      	ldrb	r2, [r2, #0]
 80010b2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 9; i++)
 80010b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010b6:	3301      	adds	r3, #1
 80010b8:	637b      	str	r3, [r7, #52]	; 0x34
 80010ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010bc:	2b08      	cmp	r3, #8
 80010be:	f77f af2e 	ble.w	8000f1e <KNearest_match+0x16>
	}
}
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
 80010c6:	3738      	adds	r7, #56	; 0x38
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bdb0      	pop	{r4, r5, r7, pc}
 80010cc:	2000009c 	.word	0x2000009c
 80010d0:	200000b0 	.word	0x200000b0
 80010d4:	200000a8 	.word	0x200000a8

080010d8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b088      	sub	sp, #32
 80010dc:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
 80010ec:	615a      	str	r2, [r3, #20]
 80010ee:	619a      	str	r2, [r3, #24]

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80010f0:	4b28      	ldr	r3, [pc, #160]	; (8001194 <MX_FSMC_Init+0xbc>)
 80010f2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80010f6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80010f8:	4b26      	ldr	r3, [pc, #152]	; (8001194 <MX_FSMC_Init+0xbc>)
 80010fa:	4a27      	ldr	r2, [pc, #156]	; (8001198 <MX_FSMC_Init+0xc0>)
 80010fc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80010fe:	4b25      	ldr	r3, [pc, #148]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001104:	4b23      	ldr	r3, [pc, #140]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001106:	2200      	movs	r2, #0
 8001108:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800110a:	4b22      	ldr	r3, [pc, #136]	; (8001194 <MX_FSMC_Init+0xbc>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001110:	4b20      	ldr	r3, [pc, #128]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001112:	2210      	movs	r2, #16
 8001114:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001116:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001118:	2200      	movs	r2, #0
 800111a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800111c:	4b1d      	ldr	r3, [pc, #116]	; (8001194 <MX_FSMC_Init+0xbc>)
 800111e:	2200      	movs	r2, #0
 8001120:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001122:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001124:	2200      	movs	r2, #0
 8001126:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001128:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <MX_FSMC_Init+0xbc>)
 800112a:	2200      	movs	r2, #0
 800112c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800112e:	4b19      	ldr	r3, [pc, #100]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001130:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001134:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001136:	4b17      	ldr	r3, [pc, #92]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001138:	2200      	movs	r2, #0
 800113a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 800113c:	4b15      	ldr	r3, [pc, #84]	; (8001194 <MX_FSMC_Init+0xbc>)
 800113e:	2200      	movs	r2, #0
 8001140:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001142:	4b14      	ldr	r3, [pc, #80]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001144:	2200      	movs	r2, #0
 8001146:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001148:	4b12      	ldr	r3, [pc, #72]	; (8001194 <MX_FSMC_Init+0xbc>)
 800114a:	2200      	movs	r2, #0
 800114c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 800114e:	230f      	movs	r3, #15
 8001150:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001152:	230f      	movs	r3, #15
 8001154:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001156:	23ff      	movs	r3, #255	; 0xff
 8001158:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 800115a:	230f      	movs	r3, #15
 800115c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800115e:	2310      	movs	r3, #16
 8001160:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001162:	2311      	movs	r3, #17
 8001164:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	2200      	movs	r2, #0
 800116e:	4619      	mov	r1, r3
 8001170:	4808      	ldr	r0, [pc, #32]	; (8001194 <MX_FSMC_Init+0xbc>)
 8001172:	f003 fc45 	bl	8004a00 <HAL_SRAM_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 800117c:	f001 f949 	bl	8002412 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <MX_FSMC_Init+0xc4>)
 8001182:	69db      	ldr	r3, [r3, #28]
 8001184:	4a05      	ldr	r2, [pc, #20]	; (800119c <MX_FSMC_Init+0xc4>)
 8001186:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800118a:	61d3      	str	r3, [r2, #28]

}
 800118c:	bf00      	nop
 800118e:	3720      	adds	r7, #32
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200001d4 	.word	0x200001d4
 8001198:	a0000104 	.word	0xa0000104
 800119c:	40010000 	.word	0x40010000

080011a0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80011b4:	4b18      	ldr	r3, [pc, #96]	; (8001218 <HAL_FSMC_MspInit+0x78>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d129      	bne.n	8001210 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 80011bc:	4b16      	ldr	r3, [pc, #88]	; (8001218 <HAL_FSMC_MspInit+0x78>)
 80011be:	2201      	movs	r2, #1
 80011c0:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <HAL_FSMC_MspInit+0x7c>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	4a15      	ldr	r2, [pc, #84]	; (800121c <HAL_FSMC_MspInit+0x7c>)
 80011c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011cc:	6153      	str	r3, [r2, #20]
 80011ce:	4b13      	ldr	r3, [pc, #76]	; (800121c <HAL_FSMC_MspInit+0x7c>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80011da:	f64f 7380 	movw	r3, #65408	; 0xff80
 80011de:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e0:	2302      	movs	r3, #2
 80011e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011e8:	f107 0308 	add.w	r3, r7, #8
 80011ec:	4619      	mov	r1, r3
 80011ee:	480c      	ldr	r0, [pc, #48]	; (8001220 <HAL_FSMC_MspInit+0x80>)
 80011f0:	f002 fdfc 	bl	8003dec <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80011f4:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 80011f8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011fe:	2303      	movs	r3, #3
 8001200:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001202:	f107 0308 	add.w	r3, r7, #8
 8001206:	4619      	mov	r1, r3
 8001208:	4806      	ldr	r0, [pc, #24]	; (8001224 <HAL_FSMC_MspInit+0x84>)
 800120a:	f002 fdef 	bl	8003dec <HAL_GPIO_Init>
 800120e:	e000      	b.n	8001212 <HAL_FSMC_MspInit+0x72>
    return;
 8001210:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000218 	.word	0x20000218
 800121c:	40021000 	.word	0x40021000
 8001220:	40011800 	.word	0x40011800
 8001224:	40011400 	.word	0x40011400

08001228 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001230:	f7ff ffb6 	bl	80011a0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	; 0x28
 8001240:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001242:	f107 0318 	add.w	r3, r7, #24
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001250:	4b6a      	ldr	r3, [pc, #424]	; (80013fc <MX_GPIO_Init+0x1c0>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	4a69      	ldr	r2, [pc, #420]	; (80013fc <MX_GPIO_Init+0x1c0>)
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	6193      	str	r3, [r2, #24]
 800125c:	4b67      	ldr	r3, [pc, #412]	; (80013fc <MX_GPIO_Init+0x1c0>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	f003 0310 	and.w	r3, r3, #16
 8001264:	617b      	str	r3, [r7, #20]
 8001266:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001268:	4b64      	ldr	r3, [pc, #400]	; (80013fc <MX_GPIO_Init+0x1c0>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a63      	ldr	r2, [pc, #396]	; (80013fc <MX_GPIO_Init+0x1c0>)
 800126e:	f043 0304 	orr.w	r3, r3, #4
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b61      	ldr	r3, [pc, #388]	; (80013fc <MX_GPIO_Init+0x1c0>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f003 0304 	and.w	r3, r3, #4
 800127c:	613b      	str	r3, [r7, #16]
 800127e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001280:	4b5e      	ldr	r3, [pc, #376]	; (80013fc <MX_GPIO_Init+0x1c0>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a5d      	ldr	r2, [pc, #372]	; (80013fc <MX_GPIO_Init+0x1c0>)
 8001286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b5b      	ldr	r3, [pc, #364]	; (80013fc <MX_GPIO_Init+0x1c0>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001294:	60fb      	str	r3, [r7, #12]
 8001296:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001298:	4b58      	ldr	r3, [pc, #352]	; (80013fc <MX_GPIO_Init+0x1c0>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a57      	ldr	r2, [pc, #348]	; (80013fc <MX_GPIO_Init+0x1c0>)
 800129e:	f043 0308 	orr.w	r3, r3, #8
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b55      	ldr	r3, [pc, #340]	; (80013fc <MX_GPIO_Init+0x1c0>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0308 	and.w	r3, r3, #8
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b0:	4b52      	ldr	r3, [pc, #328]	; (80013fc <MX_GPIO_Init+0x1c0>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a51      	ldr	r2, [pc, #324]	; (80013fc <MX_GPIO_Init+0x1c0>)
 80012b6:	f043 0320 	orr.w	r3, r3, #32
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b4f      	ldr	r3, [pc, #316]	; (80013fc <MX_GPIO_Init+0x1c0>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0320 	and.w	r3, r3, #32
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	210c      	movs	r1, #12
 80012cc:	484c      	ldr	r0, [pc, #304]	; (8001400 <MX_GPIO_Init+0x1c4>)
 80012ce:	f002 ff3c 	bl	800414a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	21f0      	movs	r1, #240	; 0xf0
 80012d6:	484b      	ldr	r0, [pc, #300]	; (8001404 <MX_GPIO_Init+0x1c8>)
 80012d8:	f002 ff37 	bl	800414a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_3, GPIO_PIN_RESET);
 80012dc:	2200      	movs	r2, #0
 80012de:	f241 0108 	movw	r1, #4104	; 0x1008
 80012e2:	4849      	ldr	r0, [pc, #292]	; (8001408 <MX_GPIO_Init+0x1cc>)
 80012e4:	f002 ff31 	bl	800414a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80012e8:	2200      	movs	r2, #0
 80012ea:	2102      	movs	r1, #2
 80012ec:	4847      	ldr	r0, [pc, #284]	; (800140c <MX_GPIO_Init+0x1d0>)
 80012ee:	f002 ff2c 	bl	800414a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80012f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f8:	2300      	movs	r3, #0
 80012fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	4619      	mov	r1, r3
 8001306:	483f      	ldr	r0, [pc, #252]	; (8001404 <MX_GPIO_Init+0x1c8>)
 8001308:	f002 fd70 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800130c:	2308      	movs	r3, #8
 800130e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001310:	4b3f      	ldr	r3, [pc, #252]	; (8001410 <MX_GPIO_Init+0x1d4>)
 8001312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001318:	f107 0318 	add.w	r3, r7, #24
 800131c:	4619      	mov	r1, r3
 800131e:	4839      	ldr	r0, [pc, #228]	; (8001404 <MX_GPIO_Init+0x1c8>)
 8001320:	f002 fd64 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001324:	2301      	movs	r3, #1
 8001326:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001328:	4b3a      	ldr	r3, [pc, #232]	; (8001414 <MX_GPIO_Init+0x1d8>)
 800132a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001330:	f107 0318 	add.w	r3, r7, #24
 8001334:	4619      	mov	r1, r3
 8001336:	4832      	ldr	r0, [pc, #200]	; (8001400 <MX_GPIO_Init+0x1c4>)
 8001338:	f002 fd58 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800133c:	230c      	movs	r3, #12
 800133e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001340:	2301      	movs	r3, #1
 8001342:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001348:	2303      	movs	r3, #3
 800134a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 0318 	add.w	r3, r7, #24
 8001350:	4619      	mov	r1, r3
 8001352:	482b      	ldr	r0, [pc, #172]	; (8001400 <MX_GPIO_Init+0x1c4>)
 8001354:	f002 fd4a 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001358:	2330      	movs	r3, #48	; 0x30
 800135a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001364:	2303      	movs	r3, #3
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001368:	f107 0318 	add.w	r3, r7, #24
 800136c:	4619      	mov	r1, r3
 800136e:	4825      	ldr	r0, [pc, #148]	; (8001404 <MX_GPIO_Init+0x1c8>)
 8001370:	f002 fd3c 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 PB15 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001374:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001378:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001382:	f107 0318 	add.w	r3, r7, #24
 8001386:	4619      	mov	r1, r3
 8001388:	4823      	ldr	r0, [pc, #140]	; (8001418 <MX_GPIO_Init+0x1dc>)
 800138a:	f002 fd2f 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_3;
 800138e:	f241 0308 	movw	r3, #4104	; 0x1008
 8001392:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001394:	2301      	movs	r3, #1
 8001396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800139c:	2303      	movs	r3, #3
 800139e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013a0:	f107 0318 	add.w	r3, r7, #24
 80013a4:	4619      	mov	r1, r3
 80013a6:	4818      	ldr	r0, [pc, #96]	; (8001408 <MX_GPIO_Init+0x1cc>)
 80013a8:	f002 fd20 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ac:	23c0      	movs	r3, #192	; 0xc0
 80013ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80013b0:	2311      	movs	r3, #17
 80013b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013b8:	2303      	movs	r3, #3
 80013ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013bc:	f107 0318 	add.w	r3, r7, #24
 80013c0:	4619      	mov	r1, r3
 80013c2:	4810      	ldr	r0, [pc, #64]	; (8001404 <MX_GPIO_Init+0x1c8>)
 80013c4:	f002 fd12 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013c8:	2302      	movs	r3, #2
 80013ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013cc:	2301      	movs	r3, #1
 80013ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013d4:	2303      	movs	r3, #3
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013d8:	f107 0318 	add.w	r3, r7, #24
 80013dc:	4619      	mov	r1, r3
 80013de:	480b      	ldr	r0, [pc, #44]	; (800140c <MX_GPIO_Init+0x1d0>)
 80013e0:	f002 fd04 	bl	8003dec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2100      	movs	r1, #0
 80013e8:	2009      	movs	r0, #9
 80013ea:	f002 fbc0 	bl	8003b6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80013ee:	2009      	movs	r0, #9
 80013f0:	f002 fbd9 	bl	8003ba6 <HAL_NVIC_EnableIRQ>

}
 80013f4:	bf00      	nop
 80013f6:	3728      	adds	r7, #40	; 0x28
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010800 	.word	0x40010800
 8001404:	40011000 	.word	0x40011000
 8001408:	40011400 	.word	0x40011400
 800140c:	40011800 	.word	0x40011800
 8001410:	10210000 	.word	0x10210000
 8001414:	10110000 	.word	0x10110000
 8001418:	40010c00 	.word	0x40010c00

0800141c <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	e002      	b.n	800142c <Delay+0x10>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	3b01      	subs	r3, #1
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f9      	bne.n	8001426 <Delay+0xa>
 8001432:	bf00      	nop
 8001434:	bf00      	nop
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr

0800143e <LCD_INIT>:

void LCD_INIT ( void )
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8001444:	2001      	movs	r0, #1
 8001446:	f000 f829 	bl	800149c <LCD_BackLed_Control>
	LCD_Rst();
 800144a:	f000 f80f 	bl	800146c <LCD_Rst>
	LCD_REG_Config();
 800144e:	f000 f85f 	bl	8001510 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8001452:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800145c:	22f0      	movs	r2, #240	; 0xf0
 800145e:	2100      	movs	r1, #0
 8001460:	2000      	movs	r0, #0
 8001462:	f000 f9e6 	bl	8001832 <LCD_Clear>
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <LCD_Rst>:



void LCD_Rst ( void )
{			
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	2102      	movs	r1, #2
 8001474:	4807      	ldr	r0, [pc, #28]	; (8001494 <LCD_Rst+0x28>)
 8001476:	f002 fe68 	bl	800414a <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 800147a:	4807      	ldr	r0, [pc, #28]	; (8001498 <LCD_Rst+0x2c>)
 800147c:	f7ff ffce 	bl	800141c <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2102      	movs	r1, #2
 8001484:	4803      	ldr	r0, [pc, #12]	; (8001494 <LCD_Rst+0x28>)
 8001486:	f002 fe60 	bl	800414a <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 800148a:	4803      	ldr	r0, [pc, #12]	; (8001498 <LCD_Rst+0x2c>)
 800148c:	f7ff ffc6 	bl	800141c <Delay>
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	40011800 	.word	0x40011800
 8001498:	0002bffc 	.word	0x0002bffc

0800149c <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d006      	beq.n	80014ba <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80014ac:	2200      	movs	r2, #0
 80014ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014b2:	4807      	ldr	r0, [pc, #28]	; (80014d0 <LCD_BackLed_Control+0x34>)
 80014b4:	f002 fe49 	bl	800414a <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80014b8:	e005      	b.n	80014c6 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80014ba:	2201      	movs	r2, #1
 80014bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014c0:	4803      	ldr	r0, [pc, #12]	; (80014d0 <LCD_BackLed_Control+0x34>)
 80014c2:	f002 fe42 	bl	800414a <HAL_GPIO_WritePin>
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40011400 	.word	0x40011400

080014d4 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 80014de:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80014e2:	88fb      	ldrh	r3, [r7, #6]
 80014e4:	8013      	strh	r3, [r2, #0]
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 80014fa:	4a04      	ldr	r2, [pc, #16]	; (800150c <LCD_Write_Data+0x1c>)
 80014fc:	88fb      	ldrh	r3, [r7, #6]
 80014fe:	8013      	strh	r3, [r2, #0]
}
 8001500:	bf00      	nop
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	bc80      	pop	{r7}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	60020000 	.word	0x60020000

08001510 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8001514:	20cf      	movs	r0, #207	; 0xcf
 8001516:	f7ff ffdd 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 800151a:	2000      	movs	r0, #0
 800151c:	f7ff ffe8 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8001520:	2081      	movs	r0, #129	; 0x81
 8001522:	f7ff ffe5 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8001526:	2030      	movs	r0, #48	; 0x30
 8001528:	f7ff ffe2 	bl	80014f0 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 800152c:	20ed      	movs	r0, #237	; 0xed
 800152e:	f7ff ffd1 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8001532:	2064      	movs	r0, #100	; 0x64
 8001534:	f7ff ffdc 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001538:	2003      	movs	r0, #3
 800153a:	f7ff ffd9 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800153e:	2012      	movs	r0, #18
 8001540:	f7ff ffd6 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8001544:	2081      	movs	r0, #129	; 0x81
 8001546:	f7ff ffd3 	bl	80014f0 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 800154a:	20e8      	movs	r0, #232	; 0xe8
 800154c:	f7ff ffc2 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8001550:	2085      	movs	r0, #133	; 0x85
 8001552:	f7ff ffcd 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001556:	2010      	movs	r0, #16
 8001558:	f7ff ffca 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 800155c:	2078      	movs	r0, #120	; 0x78
 800155e:	f7ff ffc7 	bl	80014f0 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8001562:	20cb      	movs	r0, #203	; 0xcb
 8001564:	f7ff ffb6 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8001568:	2039      	movs	r0, #57	; 0x39
 800156a:	f7ff ffc1 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 800156e:	202c      	movs	r0, #44	; 0x2c
 8001570:	f7ff ffbe 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001574:	2000      	movs	r0, #0
 8001576:	f7ff ffbb 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 800157a:	2034      	movs	r0, #52	; 0x34
 800157c:	f7ff ffb8 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8001580:	2002      	movs	r0, #2
 8001582:	f7ff ffb5 	bl	80014f0 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8001586:	20f7      	movs	r0, #247	; 0xf7
 8001588:	f7ff ffa4 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 800158c:	2020      	movs	r0, #32
 800158e:	f7ff ffaf 	bl	80014f0 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8001592:	20ea      	movs	r0, #234	; 0xea
 8001594:	f7ff ff9e 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001598:	2000      	movs	r0, #0
 800159a:	f7ff ffa9 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800159e:	2000      	movs	r0, #0
 80015a0:	f7ff ffa6 	bl	80014f0 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80015a4:	20b1      	movs	r0, #177	; 0xb1
 80015a6:	f7ff ff95 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80015aa:	2000      	movs	r0, #0
 80015ac:	f7ff ffa0 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80015b0:	201b      	movs	r0, #27
 80015b2:	f7ff ff9d 	bl	80014f0 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80015b6:	20b6      	movs	r0, #182	; 0xb6
 80015b8:	f7ff ff8c 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80015bc:	200a      	movs	r0, #10
 80015be:	f7ff ff97 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80015c2:	20a2      	movs	r0, #162	; 0xa2
 80015c4:	f7ff ff94 	bl	80014f0 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 80015c8:	20c0      	movs	r0, #192	; 0xc0
 80015ca:	f7ff ff83 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 80015ce:	2035      	movs	r0, #53	; 0x35
 80015d0:	f7ff ff8e 	bl	80014f0 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 80015d4:	20c1      	movs	r0, #193	; 0xc1
 80015d6:	f7ff ff7d 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 80015da:	2011      	movs	r0, #17
 80015dc:	f7ff ff88 	bl	80014f0 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 80015e0:	20c5      	movs	r0, #197	; 0xc5
 80015e2:	f7ff ff77 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 80015e6:	2045      	movs	r0, #69	; 0x45
 80015e8:	f7ff ff82 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 80015ec:	2045      	movs	r0, #69	; 0x45
 80015ee:	f7ff ff7f 	bl	80014f0 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 80015f2:	20c7      	movs	r0, #199	; 0xc7
 80015f4:	f7ff ff6e 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 80015f8:	20a2      	movs	r0, #162	; 0xa2
 80015fa:	f7ff ff79 	bl	80014f0 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 80015fe:	20f2      	movs	r0, #242	; 0xf2
 8001600:	f7ff ff68 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001604:	2000      	movs	r0, #0
 8001606:	f7ff ff73 	bl	80014f0 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 800160a:	2026      	movs	r0, #38	; 0x26
 800160c:	f7ff ff62 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8001610:	2001      	movs	r0, #1
 8001612:	f7ff ff6d 	bl	80014f0 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8001616:	20e0      	movs	r0, #224	; 0xe0
 8001618:	f7ff ff5c 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 800161c:	200f      	movs	r0, #15
 800161e:	f7ff ff67 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8001622:	2026      	movs	r0, #38	; 0x26
 8001624:	f7ff ff64 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8001628:	2024      	movs	r0, #36	; 0x24
 800162a:	f7ff ff61 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800162e:	200b      	movs	r0, #11
 8001630:	f7ff ff5e 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8001634:	200e      	movs	r0, #14
 8001636:	f7ff ff5b 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800163a:	2009      	movs	r0, #9
 800163c:	f7ff ff58 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8001640:	2054      	movs	r0, #84	; 0x54
 8001642:	f7ff ff55 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8001646:	20a8      	movs	r0, #168	; 0xa8
 8001648:	f7ff ff52 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 800164c:	2046      	movs	r0, #70	; 0x46
 800164e:	f7ff ff4f 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8001652:	200c      	movs	r0, #12
 8001654:	f7ff ff4c 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8001658:	2017      	movs	r0, #23
 800165a:	f7ff ff49 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800165e:	2009      	movs	r0, #9
 8001660:	f7ff ff46 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8001664:	200f      	movs	r0, #15
 8001666:	f7ff ff43 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 800166a:	2007      	movs	r0, #7
 800166c:	f7ff ff40 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001670:	2000      	movs	r0, #0
 8001672:	f7ff ff3d 	bl	80014f0 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8001676:	20e1      	movs	r0, #225	; 0xe1
 8001678:	f7ff ff2c 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff ff37 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8001682:	2019      	movs	r0, #25
 8001684:	f7ff ff34 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8001688:	201b      	movs	r0, #27
 800168a:	f7ff ff31 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 800168e:	2004      	movs	r0, #4
 8001690:	f7ff ff2e 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001694:	2010      	movs	r0, #16
 8001696:	f7ff ff2b 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 800169a:	2007      	movs	r0, #7
 800169c:	f7ff ff28 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80016a0:	202a      	movs	r0, #42	; 0x2a
 80016a2:	f7ff ff25 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80016a6:	2047      	movs	r0, #71	; 0x47
 80016a8:	f7ff ff22 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80016ac:	2039      	movs	r0, #57	; 0x39
 80016ae:	f7ff ff1f 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80016b2:	2003      	movs	r0, #3
 80016b4:	f7ff ff1c 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80016b8:	2006      	movs	r0, #6
 80016ba:	f7ff ff19 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80016be:	2006      	movs	r0, #6
 80016c0:	f7ff ff16 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 80016c4:	2030      	movs	r0, #48	; 0x30
 80016c6:	f7ff ff13 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 80016ca:	2038      	movs	r0, #56	; 0x38
 80016cc:	f7ff ff10 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80016d0:	200f      	movs	r0, #15
 80016d2:	f7ff ff0d 	bl	80014f0 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 80016d6:	2036      	movs	r0, #54	; 0x36
 80016d8:	f7ff fefc 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 80016dc:	20c8      	movs	r0, #200	; 0xc8
 80016de:	f7ff ff07 	bl	80014f0 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 80016e2:	202a      	movs	r0, #42	; 0x2a
 80016e4:	f7ff fef6 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80016e8:	2000      	movs	r0, #0
 80016ea:	f7ff ff01 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80016ee:	2000      	movs	r0, #0
 80016f0:	f7ff fefe 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80016f4:	2000      	movs	r0, #0
 80016f6:	f7ff fefb 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 80016fa:	20ef      	movs	r0, #239	; 0xef
 80016fc:	f7ff fef8 	bl	80014f0 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8001700:	202b      	movs	r0, #43	; 0x2b
 8001702:	f7ff fee7 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff fef2 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800170c:	2000      	movs	r0, #0
 800170e:	f7ff feef 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8001712:	2001      	movs	r0, #1
 8001714:	f7ff feec 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001718:	203f      	movs	r0, #63	; 0x3f
 800171a:	f7ff fee9 	bl	80014f0 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800171e:	203a      	movs	r0, #58	; 0x3a
 8001720:	f7ff fed8 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8001724:	2055      	movs	r0, #85	; 0x55
 8001726:	f7ff fee3 	bl	80014f0 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 800172a:	2011      	movs	r0, #17
 800172c:	f7ff fed2 	bl	80014d4 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8001730:	4803      	ldr	r0, [pc, #12]	; (8001740 <LCD_REG_Config+0x230>)
 8001732:	f7ff fe73 	bl	800141c <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8001736:	2029      	movs	r0, #41	; 0x29
 8001738:	f7ff fecc 	bl	80014d4 <LCD_Write_Cmd>
	
	
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}
 8001740:	0002bffc 	.word	0x0002bffc

08001744 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	4604      	mov	r4, r0
 800174c:	4608      	mov	r0, r1
 800174e:	4611      	mov	r1, r2
 8001750:	461a      	mov	r2, r3
 8001752:	4623      	mov	r3, r4
 8001754:	80fb      	strh	r3, [r7, #6]
 8001756:	4603      	mov	r3, r0
 8001758:	80bb      	strh	r3, [r7, #4]
 800175a:	460b      	mov	r3, r1
 800175c:	807b      	strh	r3, [r7, #2]
 800175e:	4613      	mov	r3, r2
 8001760:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8001762:	202a      	movs	r0, #42	; 0x2a
 8001764:	f7ff feb6 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	0a1b      	lsrs	r3, r3, #8
 800176c:	b29b      	uxth	r3, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff febe 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 8001774:	88fb      	ldrh	r3, [r7, #6]
 8001776:	b2db      	uxtb	r3, r3
 8001778:	b29b      	uxth	r3, r3
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff feb8 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8001780:	88fa      	ldrh	r2, [r7, #6]
 8001782:	887b      	ldrh	r3, [r7, #2]
 8001784:	4413      	add	r3, r2
 8001786:	3b01      	subs	r3, #1
 8001788:	121b      	asrs	r3, r3, #8
 800178a:	b29b      	uxth	r3, r3
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff feaf 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8001792:	88fa      	ldrh	r2, [r7, #6]
 8001794:	887b      	ldrh	r3, [r7, #2]
 8001796:	4413      	add	r3, r2
 8001798:	b29b      	uxth	r3, r3
 800179a:	3b01      	subs	r3, #1
 800179c:	b29b      	uxth	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff fea4 	bl	80014f0 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80017a8:	202b      	movs	r0, #43	; 0x2b
 80017aa:	f7ff fe93 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80017ae:	88bb      	ldrh	r3, [r7, #4]
 80017b0:	0a1b      	lsrs	r3, r3, #8
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fe9b 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80017ba:	88bb      	ldrh	r3, [r7, #4]
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	b29b      	uxth	r3, r3
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7ff fe95 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 80017c6:	88ba      	ldrh	r2, [r7, #4]
 80017c8:	883b      	ldrh	r3, [r7, #0]
 80017ca:	4413      	add	r3, r2
 80017cc:	3b01      	subs	r3, #1
 80017ce:	121b      	asrs	r3, r3, #8
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fe8c 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 80017d8:	88ba      	ldrh	r2, [r7, #4]
 80017da:	883b      	ldrh	r3, [r7, #0]
 80017dc:	4413      	add	r3, r2
 80017de:	b29b      	uxth	r3, r3
 80017e0:	3b01      	subs	r3, #1
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fe81 	bl	80014f0 <LCD_Write_Data>
	
}
 80017ee:	bf00      	nop
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd90      	pop	{r4, r7, pc}

080017f6 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b084      	sub	sp, #16
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	460b      	mov	r3, r1
 8001800:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001806:	202c      	movs	r0, #44	; 0x2c
 8001808:	f7ff fe64 	bl	80014d4 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	e006      	b.n	8001820 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8001812:	887b      	ldrh	r3, [r7, #2]
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fe6b 	bl	80014f0 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	3301      	adds	r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fa      	ldr	r2, [r7, #12]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	d3f4      	bcc.n	8001812 <LCD_FillColor+0x1c>
		
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8001832:	b590      	push	{r4, r7, lr}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	4604      	mov	r4, r0
 800183a:	4608      	mov	r0, r1
 800183c:	4611      	mov	r1, r2
 800183e:	461a      	mov	r2, r3
 8001840:	4623      	mov	r3, r4
 8001842:	80fb      	strh	r3, [r7, #6]
 8001844:	4603      	mov	r3, r0
 8001846:	80bb      	strh	r3, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	807b      	strh	r3, [r7, #2]
 800184c:	4613      	mov	r3, r2
 800184e:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8001850:	883b      	ldrh	r3, [r7, #0]
 8001852:	887a      	ldrh	r2, [r7, #2]
 8001854:	88b9      	ldrh	r1, [r7, #4]
 8001856:	88f8      	ldrh	r0, [r7, #6]
 8001858:	f7ff ff74 	bl	8001744 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 800185c:	887b      	ldrh	r3, [r7, #2]
 800185e:	883a      	ldrh	r2, [r7, #0]
 8001860:	fb02 f303 	mul.w	r3, r2, r3
 8001864:	461a      	mov	r2, r3
 8001866:	8b3b      	ldrh	r3, [r7, #24]
 8001868:	4619      	mov	r1, r3
 800186a:	4610      	mov	r0, r2
 800186c:	f7ff ffc3 	bl	80017f6 <LCD_FillColor>
	
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	bd90      	pop	{r4, r7, pc}

08001878 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	80fb      	strh	r3, [r7, #6]
 8001882:	460b      	mov	r3, r1
 8001884:	80bb      	strh	r3, [r7, #4]
 8001886:	4613      	mov	r3, r2
 8001888:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 800188a:	78fb      	ldrb	r3, [r7, #3]
 800188c:	3b20      	subs	r3, #32
 800188e:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001890:	88b9      	ldrh	r1, [r7, #4]
 8001892:	88f8      	ldrh	r0, [r7, #6]
 8001894:	2310      	movs	r3, #16
 8001896:	2208      	movs	r2, #8
 8001898:	f7ff ff54 	bl	8001744 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 800189c:	202c      	movs	r0, #44	; 0x2c
 800189e:	f7ff fe19 	bl	80014d4 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80018a2:	2300      	movs	r3, #0
 80018a4:	73bb      	strb	r3, [r7, #14]
 80018a6:	e023      	b.n	80018f0 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80018a8:	7b3a      	ldrb	r2, [r7, #12]
 80018aa:	7bbb      	ldrb	r3, [r7, #14]
 80018ac:	4914      	ldr	r1, [pc, #80]	; (8001900 <LCD_DrawChar+0x88>)
 80018ae:	0112      	lsls	r2, r2, #4
 80018b0:	440a      	add	r2, r1
 80018b2:	4413      	add	r3, r2
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80018b8:	2300      	movs	r3, #0
 80018ba:	737b      	strb	r3, [r7, #13]
 80018bc:	e012      	b.n	80018e4 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80018be:	7bfb      	ldrb	r3, [r7, #15]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 80018c8:	201f      	movs	r0, #31
 80018ca:	f7ff fe11 	bl	80014f0 <LCD_Write_Data>
 80018ce:	e003      	b.n	80018d8 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 80018d0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80018d4:	f7ff fe0c 	bl	80014f0 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	085b      	lsrs	r3, r3, #1
 80018dc:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80018de:	7b7b      	ldrb	r3, [r7, #13]
 80018e0:	3301      	adds	r3, #1
 80018e2:	737b      	strb	r3, [r7, #13]
 80018e4:	7b7b      	ldrb	r3, [r7, #13]
 80018e6:	2b07      	cmp	r3, #7
 80018e8:	d9e9      	bls.n	80018be <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80018ea:	7bbb      	ldrb	r3, [r7, #14]
 80018ec:	3301      	adds	r3, #1
 80018ee:	73bb      	strb	r3, [r7, #14]
 80018f0:	7bbb      	ldrb	r3, [r7, #14]
 80018f2:	2b0f      	cmp	r3, #15
 80018f4:	d9d8      	bls.n	80018a8 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 80018f6:	bf00      	nop
 80018f8:	bf00      	nop
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	08006ef0 	.word	0x08006ef0

08001904 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	603a      	str	r2, [r7, #0]
 800190e:	80fb      	strh	r3, [r7, #6]
 8001910:	460b      	mov	r3, r1
 8001912:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001914:	e01c      	b.n	8001950 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	2be8      	cmp	r3, #232	; 0xe8
 800191a:	d904      	bls.n	8001926 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800191c:	2300      	movs	r3, #0
 800191e:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001920:	88bb      	ldrh	r3, [r7, #4]
 8001922:	3310      	adds	r3, #16
 8001924:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001926:	88bb      	ldrh	r3, [r7, #4]
 8001928:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 800192c:	d903      	bls.n	8001936 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800192e:	2300      	movs	r3, #0
 8001930:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001932:	2300      	movs	r3, #0
 8001934:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	781a      	ldrb	r2, [r3, #0]
 800193a:	88b9      	ldrh	r1, [r7, #4]
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ff9a 	bl	8001878 <LCD_DrawChar>
		
		pStr ++;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	3301      	adds	r3, #1
 8001948:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	3308      	adds	r3, #8
 800194e:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1de      	bne.n	8001916 <LCD_DrawString+0x12>
		
	}
	
}
 8001958:	bf00      	nop
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <LCD_DrawEllipse>:

//Task 3
volatile uint8_t ellipse[2 * 75 + 1][2 * 25 + 1];

void LCD_DrawEllipse ( uint16_t usC, uint16_t usP, uint16_t SR, uint16_t LR, uint16_t usColor)
{	
 8001964:	b590      	push	{r4, r7, lr}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	4604      	mov	r4, r0
 800196c:	4608      	mov	r0, r1
 800196e:	4611      	mov	r1, r2
 8001970:	461a      	mov	r2, r3
 8001972:	4623      	mov	r3, r4
 8001974:	80fb      	strh	r3, [r7, #6]
 8001976:	4603      	mov	r3, r0
 8001978:	80bb      	strh	r3, [r7, #4]
 800197a:	460b      	mov	r3, r1
 800197c:	807b      	strh	r3, [r7, #2]
 800197e:	4613      	mov	r3, r2
 8001980:	803b      	strh	r3, [r7, #0]
	/*
	 *  Task 3 : Implement LCD_DrawEllipse by using LCD_DrawDot
	 */
	memset(ellipse, 0, sizeof(ellipse));
 8001982:	f641 6215 	movw	r2, #7701	; 0x1e15
 8001986:	2100      	movs	r1, #0
 8001988:	481a      	ldr	r0, [pc, #104]	; (80019f4 <LCD_DrawEllipse+0x90>)
 800198a:	f003 fe77 	bl	800567c <memset>
	// memset(ellipse, 1, 50 * (2 * SR + 1));
	uint8_t leftTopY = usC - SR;
 800198e:	88fb      	ldrh	r3, [r7, #6]
 8001990:	b2da      	uxtb	r2, r3
 8001992:	887b      	ldrh	r3, [r7, #2]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	73fb      	strb	r3, [r7, #15]
	uint8_t leftTopX = usP - LR;
 800199a:	88bb      	ldrh	r3, [r7, #4]
 800199c:	b2da      	uxtb	r2, r3
 800199e:	883b      	ldrh	r3, [r7, #0]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	73bb      	strb	r3, [r7, #14]
	LCD_OpenWindow(leftTopY, leftTopX, 2 * SR + 1, 2 * LR + 1);
 80019a6:	7bfb      	ldrb	r3, [r7, #15]
 80019a8:	b298      	uxth	r0, r3
 80019aa:	7bbb      	ldrb	r3, [r7, #14]
 80019ac:	b299      	uxth	r1, r3
 80019ae:	887b      	ldrh	r3, [r7, #2]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	3301      	adds	r3, #1
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	883b      	ldrh	r3, [r7, #0]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	b29b      	uxth	r3, r3
 80019be:	3301      	adds	r3, #1
 80019c0:	b29b      	uxth	r3, r3
 80019c2:	f7ff febf 	bl	8001744 <LCD_OpenWindow>
	uint8_t usWidth = 2*SR;
 80019c6:	887b      	ldrh	r3, [r7, #2]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	737b      	strb	r3, [r7, #13]
	uint8_t usHeight = 2*LR;
 80019ce:	883b      	ldrh	r3, [r7, #0]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	733b      	strb	r3, [r7, #12]
	LCD_FillColor ( usWidth * usHeight, usColor );
 80019d6:	7b7b      	ldrb	r3, [r7, #13]
 80019d8:	7b3a      	ldrb	r2, [r7, #12]
 80019da:	fb02 f303 	mul.w	r3, r2, r3
 80019de:	461a      	mov	r2, r3
 80019e0:	8c3b      	ldrh	r3, [r7, #32]
 80019e2:	4619      	mov	r1, r3
 80019e4:	4610      	mov	r0, r2
 80019e6:	f7ff ff06 	bl	80017f6 <LCD_FillColor>
	// 			LCD_Write_Data(0xffff);
	// 	}
	// }
	
	
}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd90      	pop	{r4, r7, pc}
 80019f2:	bf00      	nop
 80019f4:	2000021c 	.word	0x2000021c

080019f8 <LCD_Cam_Gram>:
// This actually shows the image of the to the camera
void LCD_Cam_Gram()
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 );
 80019fc:	2036      	movs	r0, #54	; 0x36
 80019fe:	f7ff fd69 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x68 );
 8001a02:	2068      	movs	r0, #104	; 0x68
 8001a04:	f7ff fd74 	bl	80014f0 <LCD_Write_Data>
	DEBUG_DELAY ();

	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN );
 8001a08:	202a      	movs	r0, #42	; 0x2a
 8001a0a:	f7ff fd63 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f7ff fd6e 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001a14:	2000      	movs	r0, #0
 8001a16:	f7ff fd6b 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f7ff fd68 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001a20:	203f      	movs	r0, #63	; 0x3f
 8001a22:	f7ff fd65 	bl	80014f0 <LCD_Write_Data>

	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE );
 8001a26:	202b      	movs	r0, #43	; 0x2b
 8001a28:	f7ff fd54 	bl	80014d4 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f7ff fd5f 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001a32:	2000      	movs	r0, #0
 8001a34:	f7ff fd5c 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001a38:	2000      	movs	r0, #0
 8001a3a:	f7ff fd59 	bl	80014f0 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8001a3e:	20ef      	movs	r0, #239	; 0xef
 8001a40:	f7ff fd56 	bl	80014f0 <LCD_Write_Data>

	LCD_Write_Cmd ( 0x2C );
 8001a44:	202c      	movs	r0, #44	; 0x2c
 8001a46:	f7ff fd45 	bl	80014d4 <LCD_Write_Cmd>

}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <K>:
extern void rotateInSpdMode(uint8_t ID, uint8_t dir, uint16_t speed);

volatile int rotate_flag = 0;
volatile unsigned char cube[6][9] = {0};
void K()
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
    HAL_Delay(800);
 8001a54:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001a58:	f001 ff92 	bl	8003980 <HAL_Delay>
    rotateInPosMode(3, 0, 90, 1);
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	225a      	movs	r2, #90	; 0x5a
 8001a60:	2100      	movs	r1, #0
 8001a62:	2003      	movs	r0, #3
 8001a64:	f000 fcdc 	bl	8002420 <rotateInPosMode>
    rotateInPosMode(1, 1, 90, 0);
 8001a68:	2300      	movs	r3, #0
 8001a6a:	225a      	movs	r2, #90	; 0x5a
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	2001      	movs	r0, #1
 8001a70:	f000 fcd6 	bl	8002420 <rotateInPosMode>
    ++rotate_flag;
 8001a74:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <K+0x34>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	4a02      	ldr	r2, [pc, #8]	; (8001a84 <K+0x34>)
 8001a7c:	6013      	str	r3, [r2, #0]
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20002034 	.word	0x20002034

08001a88 <C>:

void C()

{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
    rotateInPosMode(2, 1, 119, 1);
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	2277      	movs	r2, #119	; 0x77
 8001a90:	2101      	movs	r1, #1
 8001a92:	2002      	movs	r0, #2
 8001a94:	f000 fcc4 	bl	8002420 <rotateInPosMode>
    HAL_Delay(50);
 8001a98:	2032      	movs	r0, #50	; 0x32
 8001a9a:	f001 ff71 	bl	8003980 <HAL_Delay>
    rotateInPosMode(2, 0, 29, 1);
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	221d      	movs	r2, #29
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	2002      	movs	r0, #2
 8001aa6:	f000 fcbb 	bl	8002420 <rotateInPosMode>
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}

08001aae <C1>:

void C1()

{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	af00      	add	r7, sp, #0
    rotateInPosMode(2, 0, 117, 1);
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	2275      	movs	r2, #117	; 0x75
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	2002      	movs	r0, #2
 8001aba:	f000 fcb1 	bl	8002420 <rotateInPosMode>
    HAL_Delay(50);
 8001abe:	2032      	movs	r0, #50	; 0x32
 8001ac0:	f001 ff5e 	bl	8003980 <HAL_Delay>
    rotateInPosMode(2, 1, 27, 1);
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	221b      	movs	r2, #27
 8001ac8:	2101      	movs	r1, #1
 8001aca:	2002      	movs	r0, #2
 8001acc:	f000 fca8 	bl	8002420 <rotateInPosMode>
}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <C2>:

void C2()

{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
    rotateInPosMode(2, 0, 207, 1);
 8001ad8:	2301      	movs	r3, #1
 8001ada:	22cf      	movs	r2, #207	; 0xcf
 8001adc:	2100      	movs	r1, #0
 8001ade:	2002      	movs	r0, #2
 8001ae0:	f000 fc9e 	bl	8002420 <rotateInPosMode>
    HAL_Delay(50);
 8001ae4:	2032      	movs	r0, #50	; 0x32
 8001ae6:	f001 ff4b 	bl	8003980 <HAL_Delay>
    rotateInPosMode(2, 1, 27, 1);
 8001aea:	2301      	movs	r3, #1
 8001aec:	221b      	movs	r2, #27
 8001aee:	2101      	movs	r1, #1
 8001af0:	2002      	movs	r0, #2
 8001af2:	f000 fc95 	bl	8002420 <rotateInPosMode>
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <b>:

void b()
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 0)
 8001b00:	e001      	b.n	8001b06 <b+0xa>
        K();
 8001b02:	f7ff ffa5 	bl	8001a50 <K>
    while (rotate_flag % 4 != 0)
 8001b06:	4b07      	ldr	r3, [pc, #28]	; (8001b24 <b+0x28>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0303 	and.w	r3, r3, #3
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f7      	bne.n	8001b02 <b+0x6>
    HAL_Delay(500);
 8001b12:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b16:	f001 ff33 	bl	8003980 <HAL_Delay>
    C();
 8001b1a:	f7ff ffb5 	bl	8001a88 <C>
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20002034 	.word	0x20002034

08001b28 <b1>:

void b1()
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 0)
 8001b2c:	e001      	b.n	8001b32 <b1+0xa>
        K();
 8001b2e:	f7ff ff8f 	bl	8001a50 <K>
    while (rotate_flag % 4 != 0)
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <b1+0x28>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0303 	and.w	r3, r3, #3
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d1f7      	bne.n	8001b2e <b1+0x6>
    HAL_Delay(500);
 8001b3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b42:	f001 ff1d 	bl	8003980 <HAL_Delay>
    C1();
 8001b46:	f7ff ffb2 	bl	8001aae <C1>
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20002034 	.word	0x20002034

08001b54 <b2>:

void b2()
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 0)
 8001b58:	e001      	b.n	8001b5e <b2+0xa>
        K();
 8001b5a:	f7ff ff79 	bl	8001a50 <K>
    while (rotate_flag % 4 != 0)
 8001b5e:	4b07      	ldr	r3, [pc, #28]	; (8001b7c <b2+0x28>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0303 	and.w	r3, r3, #3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1f7      	bne.n	8001b5a <b2+0x6>
    HAL_Delay(500);
 8001b6a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b6e:	f001 ff07 	bl	8003980 <HAL_Delay>
    C2();
 8001b72:	f7ff ffaf 	bl	8001ad4 <C2>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20002034 	.word	0x20002034

08001b80 <u>:

void u()
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 1)
 8001b84:	e001      	b.n	8001b8a <u+0xa>
        K();
 8001b86:	f7ff ff63 	bl	8001a50 <K>
    while (rotate_flag % 4 != 1)
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <u+0x30>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	425a      	negs	r2, r3
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	f002 0203 	and.w	r2, r2, #3
 8001b98:	bf58      	it	pl
 8001b9a:	4253      	negpl	r3, r2
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d1f2      	bne.n	8001b86 <u+0x6>
    HAL_Delay(500);
 8001ba0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ba4:	f001 feec 	bl	8003980 <HAL_Delay>
    C();
 8001ba8:	f7ff ff6e 	bl	8001a88 <C>
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20002034 	.word	0x20002034

08001bb4 <u1>:

void u1()
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 1)
 8001bb8:	e001      	b.n	8001bbe <u1+0xa>
        K();
 8001bba:	f7ff ff49 	bl	8001a50 <K>
    while (rotate_flag % 4 != 1)
 8001bbe:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <u1+0x30>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	425a      	negs	r2, r3
 8001bc4:	f003 0303 	and.w	r3, r3, #3
 8001bc8:	f002 0203 	and.w	r2, r2, #3
 8001bcc:	bf58      	it	pl
 8001bce:	4253      	negpl	r3, r2
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d1f2      	bne.n	8001bba <u1+0x6>
    HAL_Delay(500);
 8001bd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001bd8:	f001 fed2 	bl	8003980 <HAL_Delay>
    C1();
 8001bdc:	f7ff ff67 	bl	8001aae <C1>
}
 8001be0:	bf00      	nop
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20002034 	.word	0x20002034

08001be8 <u2>:

void u2()
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 1)
 8001bec:	e001      	b.n	8001bf2 <u2+0xa>
        K();
 8001bee:	f7ff ff2f 	bl	8001a50 <K>
    while (rotate_flag % 4 != 1)
 8001bf2:	4b09      	ldr	r3, [pc, #36]	; (8001c18 <u2+0x30>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	425a      	negs	r2, r3
 8001bf8:	f003 0303 	and.w	r3, r3, #3
 8001bfc:	f002 0203 	and.w	r2, r2, #3
 8001c00:	bf58      	it	pl
 8001c02:	4253      	negpl	r3, r2
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d1f2      	bne.n	8001bee <u2+0x6>
    HAL_Delay(500);
 8001c08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c0c:	f001 feb8 	bl	8003980 <HAL_Delay>
    C2();
 8001c10:	f7ff ff60 	bl	8001ad4 <C2>
}
 8001c14:	bf00      	nop
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20002034 	.word	0x20002034

08001c1c <f>:

void f()
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 2)
 8001c20:	e001      	b.n	8001c26 <f+0xa>
        K();
 8001c22:	f7ff ff15 	bl	8001a50 <K>
    while (rotate_flag % 4 != 2)
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <f+0x30>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	425a      	negs	r2, r3
 8001c2c:	f003 0303 	and.w	r3, r3, #3
 8001c30:	f002 0203 	and.w	r2, r2, #3
 8001c34:	bf58      	it	pl
 8001c36:	4253      	negpl	r3, r2
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d1f2      	bne.n	8001c22 <f+0x6>
    HAL_Delay(500);
 8001c3c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c40:	f001 fe9e 	bl	8003980 <HAL_Delay>
    C();
 8001c44:	f7ff ff20 	bl	8001a88 <C>
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20002034 	.word	0x20002034

08001c50 <f1>:

void f1()
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 2)
 8001c54:	e001      	b.n	8001c5a <f1+0xa>
        K();
 8001c56:	f7ff fefb 	bl	8001a50 <K>
    while (rotate_flag % 4 != 2)
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <f1+0x30>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	425a      	negs	r2, r3
 8001c60:	f003 0303 	and.w	r3, r3, #3
 8001c64:	f002 0203 	and.w	r2, r2, #3
 8001c68:	bf58      	it	pl
 8001c6a:	4253      	negpl	r3, r2
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d1f2      	bne.n	8001c56 <f1+0x6>
    HAL_Delay(500);
 8001c70:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c74:	f001 fe84 	bl	8003980 <HAL_Delay>
    C1();
 8001c78:	f7ff ff19 	bl	8001aae <C1>
}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20002034 	.word	0x20002034

08001c84 <f2>:

void f2()
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 2)
 8001c88:	e001      	b.n	8001c8e <f2+0xa>
        K();
 8001c8a:	f7ff fee1 	bl	8001a50 <K>
    while (rotate_flag % 4 != 2)
 8001c8e:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <f2+0x30>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	425a      	negs	r2, r3
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	f002 0203 	and.w	r2, r2, #3
 8001c9c:	bf58      	it	pl
 8001c9e:	4253      	negpl	r3, r2
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d1f2      	bne.n	8001c8a <f2+0x6>
    HAL_Delay(500);
 8001ca4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ca8:	f001 fe6a 	bl	8003980 <HAL_Delay>
    C2();
 8001cac:	f7ff ff12 	bl	8001ad4 <C2>
}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20002034 	.word	0x20002034

08001cb8 <d>:

void d()
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 3)
 8001cbc:	e001      	b.n	8001cc2 <d+0xa>
        K();
 8001cbe:	f7ff fec7 	bl	8001a50 <K>
    while (rotate_flag % 4 != 3)
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <d+0x30>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	425a      	negs	r2, r3
 8001cc8:	f003 0303 	and.w	r3, r3, #3
 8001ccc:	f002 0203 	and.w	r2, r2, #3
 8001cd0:	bf58      	it	pl
 8001cd2:	4253      	negpl	r3, r2
 8001cd4:	2b03      	cmp	r3, #3
 8001cd6:	d1f2      	bne.n	8001cbe <d+0x6>
    HAL_Delay(500);
 8001cd8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001cdc:	f001 fe50 	bl	8003980 <HAL_Delay>
    C();
 8001ce0:	f7ff fed2 	bl	8001a88 <C>
}
 8001ce4:	bf00      	nop
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20002034 	.word	0x20002034

08001cec <d1>:

void d1()
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 3)
 8001cf0:	e001      	b.n	8001cf6 <d1+0xa>
        K();
 8001cf2:	f7ff fead 	bl	8001a50 <K>
    while (rotate_flag % 4 != 3)
 8001cf6:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <d1+0x30>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	425a      	negs	r2, r3
 8001cfc:	f003 0303 	and.w	r3, r3, #3
 8001d00:	f002 0203 	and.w	r2, r2, #3
 8001d04:	bf58      	it	pl
 8001d06:	4253      	negpl	r3, r2
 8001d08:	2b03      	cmp	r3, #3
 8001d0a:	d1f2      	bne.n	8001cf2 <d1+0x6>
    HAL_Delay(500);
 8001d0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d10:	f001 fe36 	bl	8003980 <HAL_Delay>
    C1();
 8001d14:	f7ff fecb 	bl	8001aae <C1>
}
 8001d18:	bf00      	nop
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	20002034 	.word	0x20002034

08001d20 <d2>:

void d2()
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
    while (rotate_flag % 4 != 3)
 8001d24:	e001      	b.n	8001d2a <d2+0xa>
        K();
 8001d26:	f7ff fe93 	bl	8001a50 <K>
    while (rotate_flag % 4 != 3)
 8001d2a:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <d2+0x30>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	425a      	negs	r2, r3
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	f002 0203 	and.w	r2, r2, #3
 8001d38:	bf58      	it	pl
 8001d3a:	4253      	negpl	r3, r2
 8001d3c:	2b03      	cmp	r3, #3
 8001d3e:	d1f2      	bne.n	8001d26 <d2+0x6>
    HAL_Delay(500);
 8001d40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d44:	f001 fe1c 	bl	8003980 <HAL_Delay>
    C2();
 8001d48:	f7ff fec4 	bl	8001ad4 <C2>
}
 8001d4c:	bf00      	nop
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20002034 	.word	0x20002034

08001d54 <r>:

void r() { rotateInPosMode(1, 0, 270, 1); }
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	2301      	movs	r3, #1
 8001d5a:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001d5e:	2100      	movs	r1, #0
 8001d60:	2001      	movs	r0, #1
 8001d62:	f000 fb5d 	bl	8002420 <rotateInPosMode>
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <r1>:
void r1() { rotateInPosMode(1, 0, 180, 1); }
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	2301      	movs	r3, #1
 8001d70:	22b4      	movs	r2, #180	; 0xb4
 8001d72:	2100      	movs	r1, #0
 8001d74:	2001      	movs	r0, #1
 8001d76:	f000 fb53 	bl	8002420 <rotateInPosMode>
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <r2>:
void r2() { rotateInPosMode(1, 0, 90, 1); }
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	2301      	movs	r3, #1
 8001d84:	225a      	movs	r2, #90	; 0x5a
 8001d86:	2100      	movs	r1, #0
 8001d88:	2001      	movs	r0, #1
 8001d8a:	f000 fb49 	bl	8002420 <rotateInPosMode>
 8001d8e:	bf00      	nop
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <l>:

void l() { rotateInPosMode(3, 1, 90, 1); }
 8001d92:	b580      	push	{r7, lr}
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	2301      	movs	r3, #1
 8001d98:	225a      	movs	r2, #90	; 0x5a
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	2003      	movs	r0, #3
 8001d9e:	f000 fb3f 	bl	8002420 <rotateInPosMode>
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <l1>:
void l1() { rotateInPosMode(3, 1, 180, 1); }
 8001da6:	b580      	push	{r7, lr}
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	2301      	movs	r3, #1
 8001dac:	22b4      	movs	r2, #180	; 0xb4
 8001dae:	2101      	movs	r1, #1
 8001db0:	2003      	movs	r0, #3
 8001db2:	f000 fb35 	bl	8002420 <rotateInPosMode>
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}

08001dba <l2>:
void l2() { rotateInPosMode(3, 1, 270, 1); }
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	2003      	movs	r0, #3
 8001dc8:	f000 fb2a 	bl	8002420 <rotateInPosMode>
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001dd0:	b590      	push	{r4, r7, lr}
 8001dd2:	b0eb      	sub	sp, #428	; 0x1ac
 8001dd4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dd6:	f001 fd71 	bl	80038bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dda:	f000 fad5 	bl	8002388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dde:	f7ff fa2d 	bl	800123c <MX_GPIO_Init>
  MX_FSMC_Init();
 8001de2:	f7ff f979 	bl	80010d8 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8001de6:	f001 fbe3 	bl	80035b0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001dea:	f001 fc0b 	bl	8003604 <MX_USART3_UART_Init>
  HAL_UART_Receive_IT(&huart3, (uint8_t *)&rx_buffer, 1);
 8001dee:	2201      	movs	r2, #1
 8001df0:	4938      	ldr	r1, [pc, #224]	; (8001ed4 <main+0x104>)
 8001df2:	4839      	ldr	r0, [pc, #228]	; (8001ed8 <main+0x108>)
 8001df4:	f002 ff2e 	bl	8004c54 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  motor_flag = 7;
 8001df8:	4b38      	ldr	r3, [pc, #224]	; (8001edc <main+0x10c>)
 8001dfa:	2207      	movs	r2, #7
 8001dfc:	701a      	strb	r2, [r3, #0]
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxBuffer, 3);
 8001dfe:	2203      	movs	r2, #3
 8001e00:	4937      	ldr	r1, [pc, #220]	; (8001ee0 <main+0x110>)
 8001e02:	4838      	ldr	r0, [pc, #224]	; (8001ee4 <main+0x114>)
 8001e04:	f002 ff26 	bl	8004c54 <HAL_UART_Receive_IT>
  LCD_INIT();
 8001e08:	f7ff fb19 	bl	800143e <LCD_INIT>
  cube_t cube;
  memset(cube.face, 0, 54);
 8001e0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e10:	2236      	movs	r2, #54	; 0x36
 8001e12:	2100      	movs	r1, #0
 8001e14:	4618      	mov	r0, r3
 8001e16:	f003 fc31 	bl	800567c <memset>
  // char line_buffer[54]  = "BBBFULRUBUURFRRRDFDFLUFDLRUUUFFDRLDLRRFLLBBLFDLUBBDDBD";
  // memcpy(cube.face, line_buffer, 54);
  LCD_Clear(50, 80, 140, 70, RED);
 8001e1a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	2346      	movs	r3, #70	; 0x46
 8001e22:	228c      	movs	r2, #140	; 0x8c
 8001e24:	2150      	movs	r1, #80	; 0x50
 8001e26:	2032      	movs	r0, #50	; 0x32
 8001e28:	f7ff fd03 	bl	8001832 <LCD_Clear>
  LCD_DrawString(75, 100, "CAMERA TESTER");
 8001e2c:	4a2e      	ldr	r2, [pc, #184]	; (8001ee8 <main+0x118>)
 8001e2e:	2164      	movs	r1, #100	; 0x64
 8001e30:	204b      	movs	r0, #75	; 0x4b
 8001e32:	f7ff fd67 	bl	8001904 <LCD_DrawString>

  HAL_Delay(2000);
 8001e36:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e3a:	f001 fda1 	bl	8003980 <HAL_Delay>

  while (Ov7725_Init() != SUCCESS)
 8001e3e:	bf00      	nop
 8001e40:	f7fe fe7e 	bl	8000b40 <Ov7725_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d1fa      	bne.n	8001e40 <main+0x70>
    ;
  Ov7725_vsync = 0;
 8001e4a:	4b28      	ldr	r3, [pc, #160]	; (8001eec <main+0x11c>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
  uint8_t cnt = 0;
 8001e50:	2300      	movs	r3, #0
 8001e52:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
  uint8_t startCam = 0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	f887 319e 	strb.w	r3, [r7, #414]	; 0x19e
  while (1 && bt_flags != 4)
 8001e5c:	e279      	b.n	8002352 <main+0x582>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (bt_flags == 2)
 8001e5e:	4b24      	ldr	r3, [pc, #144]	; (8001ef0 <main+0x120>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d102      	bne.n	8001e6e <main+0x9e>
    {
      startCam = 1;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	f887 319e 	strb.w	r3, [r7, #414]	; 0x19e
    }
    if (startCam)
 8001e6e:	f897 319e 	ldrb.w	r3, [r7, #414]	; 0x19e
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 826d 	beq.w	8002352 <main+0x582>
    {
      if (Ov7725_vsync == 2 && cnt < 12)
 8001e78:	4b1c      	ldr	r3, [pc, #112]	; (8001eec <main+0x11c>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	f040 81be 	bne.w	8002200 <main+0x430>
 8001e84:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8001e88:	2b0b      	cmp	r3, #11
 8001e8a:	f200 81b9 	bhi.w	8002200 <main+0x430>
      {
        FIFO_PREPARE;
 8001e8e:	4b19      	ldr	r3, [pc, #100]	; (8001ef4 <main+0x124>)
 8001e90:	2204      	movs	r2, #4
 8001e92:	615a      	str	r2, [r3, #20]
 8001e94:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <main+0x128>)
 8001e96:	2220      	movs	r2, #32
 8001e98:	615a      	str	r2, [r3, #20]
 8001e9a:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <main+0x128>)
 8001e9c:	2220      	movs	r2, #32
 8001e9e:	611a      	str	r2, [r3, #16]
 8001ea0:	4b14      	ldr	r3, [pc, #80]	; (8001ef4 <main+0x124>)
 8001ea2:	2204      	movs	r2, #4
 8001ea4:	611a      	str	r2, [r3, #16]
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <main+0x128>)
 8001ea8:	2220      	movs	r2, #32
 8001eaa:	615a      	str	r2, [r3, #20]
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <main+0x128>)
 8001eae:	2220      	movs	r2, #32
 8001eb0:	611a      	str	r2, [r3, #16]
        //	LCD_Rst();
        uint16_t temp_colors[9];
        uint16_t squareColors[9];
        //	uint16_t x, y;
        uint16_t Camera_Data;
        memset(squareColors, 0, sizeof(squareColors));
 8001eb2:	1d3b      	adds	r3, r7, #4
 8001eb4:	2212      	movs	r2, #18
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f003 fbdf 	bl	800567c <memset>
        LCD_Cam_Gram();
 8001ebe:	f7ff fd9b 	bl	80019f8 <LCD_Cam_Gram>
        for (int i = 0; i < 240; i++)
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8001ec8:	e0d4      	b.n	8002074 <main+0x2a4>
        {
          for (int j = 0; j < 320; j++)
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 8001ed0:	e0c5      	b.n	800205e <main+0x28e>
 8001ed2:	bf00      	nop
 8001ed4:	20002039 	.word	0x20002039
 8001ed8:	20002088 	.word	0x20002088
 8001edc:	2000203a 	.word	0x2000203a
 8001ee0:	2000203c 	.word	0x2000203c
 8001ee4:	20002048 	.word	0x20002048
 8001ee8:	08006ea0 	.word	0x08006ea0
 8001eec:	20002038 	.word	0x20002038
 8001ef0:	20002044 	.word	0x20002044
 8001ef4:	40010800 	.word	0x40010800
 8001ef8:	40011000 	.word	0x40011000
          {
            READ_FIFO_PIXEL(Camera_Data);
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8a7 3190 	strh.w	r3, [r7, #400]	; 0x190
 8001f02:	4bba      	ldr	r3, [pc, #744]	; (80021ec <main+0x41c>)
 8001f04:	2220      	movs	r2, #32
 8001f06:	615a      	str	r2, [r3, #20]
 8001f08:	4bb9      	ldr	r3, [pc, #740]	; (80021f0 <main+0x420>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f12:	f8a7 3190 	strh.w	r3, [r7, #400]	; 0x190
 8001f16:	4bb5      	ldr	r3, [pc, #724]	; (80021ec <main+0x41c>)
 8001f18:	2220      	movs	r2, #32
 8001f1a:	611a      	str	r2, [r3, #16]
 8001f1c:	4bb3      	ldr	r3, [pc, #716]	; (80021ec <main+0x41c>)
 8001f1e:	2220      	movs	r2, #32
 8001f20:	615a      	str	r2, [r3, #20]
 8001f22:	4bb3      	ldr	r3, [pc, #716]	; (80021f0 <main+0x420>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	0a1b      	lsrs	r3, r3, #8
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	f8b7 3190 	ldrh.w	r3, [r7, #400]	; 0x190
 8001f30:	4313      	orrs	r3, r2
 8001f32:	f8a7 3190 	strh.w	r3, [r7, #400]	; 0x190
 8001f36:	4bad      	ldr	r3, [pc, #692]	; (80021ec <main+0x41c>)
 8001f38:	2220      	movs	r2, #32
 8001f3a:	611a      	str	r2, [r3, #16]
            LCD_Write_Data(Camera_Data);
 8001f3c:	f8b7 3190 	ldrh.w	r3, [r7, #400]	; 0x190
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7ff fad5 	bl	80014f0 <LCD_Write_Data>
            // bottom row
            if (j == 110 && i == 60)
 8001f46:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001f4a:	2b6e      	cmp	r3, #110	; 0x6e
 8001f4c:	d10a      	bne.n	8001f64 <main+0x194>
 8001f4e:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001f52:	2b3c      	cmp	r3, #60	; 0x3c
 8001f54:	d106      	bne.n	8001f64 <main+0x194>
              squareColors[0] = Camera_Data;
 8001f56:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001f5a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f5e:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8001f62:	801a      	strh	r2, [r3, #0]

            if (j == 110 && i == 120)
 8001f64:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001f68:	2b6e      	cmp	r3, #110	; 0x6e
 8001f6a:	d10a      	bne.n	8001f82 <main+0x1b2>
 8001f6c:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001f70:	2b78      	cmp	r3, #120	; 0x78
 8001f72:	d106      	bne.n	8001f82 <main+0x1b2>
              squareColors[1] = Camera_Data;
 8001f74:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001f78:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f7c:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8001f80:	805a      	strh	r2, [r3, #2]

            if (j == 110 && i == 170)
 8001f82:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001f86:	2b6e      	cmp	r3, #110	; 0x6e
 8001f88:	d10a      	bne.n	8001fa0 <main+0x1d0>
 8001f8a:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001f8e:	2baa      	cmp	r3, #170	; 0xaa
 8001f90:	d106      	bne.n	8001fa0 <main+0x1d0>
              squareColors[2] = Camera_Data;
 8001f92:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001f96:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001f9a:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8001f9e:	809a      	strh	r2, [r3, #4]

            // // middle row
            if (j == 160 && i == 60)
 8001fa0:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001fa4:	2ba0      	cmp	r3, #160	; 0xa0
 8001fa6:	d10a      	bne.n	8001fbe <main+0x1ee>
 8001fa8:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001fac:	2b3c      	cmp	r3, #60	; 0x3c
 8001fae:	d106      	bne.n	8001fbe <main+0x1ee>
              squareColors[3] = Camera_Data;
 8001fb0:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001fb4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001fb8:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8001fbc:	80da      	strh	r2, [r3, #6]

            if (j == 160 && i == 120)
 8001fbe:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001fc2:	2ba0      	cmp	r3, #160	; 0xa0
 8001fc4:	d10a      	bne.n	8001fdc <main+0x20c>
 8001fc6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001fca:	2b78      	cmp	r3, #120	; 0x78
 8001fcc:	d106      	bne.n	8001fdc <main+0x20c>
              squareColors[4] = Camera_Data;
 8001fce:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001fd2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001fd6:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8001fda:	811a      	strh	r2, [r3, #8]

            if (j == 160 && i == 170)
 8001fdc:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001fe0:	2ba0      	cmp	r3, #160	; 0xa0
 8001fe2:	d10a      	bne.n	8001ffa <main+0x22a>
 8001fe4:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8001fe8:	2baa      	cmp	r3, #170	; 0xaa
 8001fea:	d106      	bne.n	8001ffa <main+0x22a>
              squareColors[5] = Camera_Data;
 8001fec:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8001ff0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001ff4:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8001ff8:	815a      	strh	r2, [r3, #10]

            // top row

            if (j == 210 && i == 60)
 8001ffa:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001ffe:	2bd2      	cmp	r3, #210	; 0xd2
 8002000:	d10a      	bne.n	8002018 <main+0x248>
 8002002:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8002006:	2b3c      	cmp	r3, #60	; 0x3c
 8002008:	d106      	bne.n	8002018 <main+0x248>
              squareColors[6] = Camera_Data;
 800200a:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800200e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002012:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8002016:	819a      	strh	r2, [r3, #12]

            if (j == 210 && i == 120)
 8002018:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800201c:	2bd2      	cmp	r3, #210	; 0xd2
 800201e:	d10a      	bne.n	8002036 <main+0x266>
 8002020:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8002024:	2b78      	cmp	r3, #120	; 0x78
 8002026:	d106      	bne.n	8002036 <main+0x266>
              squareColors[7] = Camera_Data;
 8002028:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800202c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002030:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8002034:	81da      	strh	r2, [r3, #14]

            if (j == 210 && i == 170)
 8002036:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800203a:	2bd2      	cmp	r3, #210	; 0xd2
 800203c:	d10a      	bne.n	8002054 <main+0x284>
 800203e:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8002042:	2baa      	cmp	r3, #170	; 0xaa
 8002044:	d106      	bne.n	8002054 <main+0x284>
              squareColors[8] = Camera_Data;
 8002046:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800204a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800204e:	f8b7 2190 	ldrh.w	r2, [r7, #400]	; 0x190
 8002052:	821a      	strh	r2, [r3, #16]
          for (int j = 0; j < 320; j++)
 8002054:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002058:	3301      	adds	r3, #1
 800205a:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 800205e:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002062:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002066:	f6ff af49 	blt.w	8001efc <main+0x12c>
        for (int i = 0; i < 240; i++)
 800206a:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800206e:	3301      	adds	r3, #1
 8002070:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8002074:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8002078:	2bef      	cmp	r3, #239	; 0xef
 800207a:	f77f af26 	ble.w	8001eca <main+0xfa>
          }
        }
        // j , i
        if (bt_flags == 1)
 800207e:	4b5d      	ldr	r3, [pc, #372]	; (80021f4 <main+0x424>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b01      	cmp	r3, #1
 8002086:	d104      	bne.n	8002092 <main+0x2c2>
          cnt++;
 8002088:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 800208c:	3301      	adds	r3, #1
 800208e:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
        KNearest_match(squareColors, temp_colors, cnt, cube.face, bt_flags);
 8002092:	4b58      	ldr	r3, [pc, #352]	; (80021f4 <main+0x424>)
 8002094:	781b      	ldrb	r3, [r3, #0]
 8002096:	b2db      	uxtb	r3, r3
 8002098:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 800209c:	f897 219f 	ldrb.w	r2, [r7, #415]	; 0x19f
 80020a0:	f107 0118 	add.w	r1, r7, #24
 80020a4:	1d38      	adds	r0, r7, #4
 80020a6:	9300      	str	r3, [sp, #0]
 80020a8:	4623      	mov	r3, r4
 80020aa:	f7fe ff2d 	bl	8000f08 <KNearest_match>

        LCD_DrawEllipse(110, 60, 5, 5, temp_colors[0]);  // 0 bottom left
 80020ae:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80020b2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	2305      	movs	r3, #5
 80020bc:	2205      	movs	r2, #5
 80020be:	213c      	movs	r1, #60	; 0x3c
 80020c0:	206e      	movs	r0, #110	; 0x6e
 80020c2:	f7ff fc4f 	bl	8001964 <LCD_DrawEllipse>
        LCD_DrawEllipse(110, 120, 5, 5, temp_colors[1]); // 1 bottom mid
 80020c6:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80020ca:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80020ce:	885b      	ldrh	r3, [r3, #2]
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2305      	movs	r3, #5
 80020d4:	2205      	movs	r2, #5
 80020d6:	2178      	movs	r1, #120	; 0x78
 80020d8:	206e      	movs	r0, #110	; 0x6e
 80020da:	f7ff fc43 	bl	8001964 <LCD_DrawEllipse>
        LCD_DrawEllipse(110, 170, 5, 5, temp_colors[2]); // 2 bottom right
 80020de:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80020e2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80020e6:	889b      	ldrh	r3, [r3, #4]
 80020e8:	9300      	str	r3, [sp, #0]
 80020ea:	2305      	movs	r3, #5
 80020ec:	2205      	movs	r2, #5
 80020ee:	21aa      	movs	r1, #170	; 0xaa
 80020f0:	206e      	movs	r0, #110	; 0x6e
 80020f2:	f7ff fc37 	bl	8001964 <LCD_DrawEllipse>

        LCD_DrawEllipse(160, 60, 5, 5, temp_colors[3]);  // 3 mid left
 80020f6:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 80020fa:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80020fe:	88db      	ldrh	r3, [r3, #6]
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	2305      	movs	r3, #5
 8002104:	2205      	movs	r2, #5
 8002106:	213c      	movs	r1, #60	; 0x3c
 8002108:	20a0      	movs	r0, #160	; 0xa0
 800210a:	f7ff fc2b 	bl	8001964 <LCD_DrawEllipse>
        LCD_DrawEllipse(160, 120, 5, 5, temp_colors[4]); // 4 center
 800210e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8002112:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002116:	891b      	ldrh	r3, [r3, #8]
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	2305      	movs	r3, #5
 800211c:	2205      	movs	r2, #5
 800211e:	2178      	movs	r1, #120	; 0x78
 8002120:	20a0      	movs	r0, #160	; 0xa0
 8002122:	f7ff fc1f 	bl	8001964 <LCD_DrawEllipse>
        LCD_DrawEllipse(160, 170, 5, 5, temp_colors[5]); // 5 mid right
 8002126:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800212a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800212e:	895b      	ldrh	r3, [r3, #10]
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	2305      	movs	r3, #5
 8002134:	2205      	movs	r2, #5
 8002136:	21aa      	movs	r1, #170	; 0xaa
 8002138:	20a0      	movs	r0, #160	; 0xa0
 800213a:	f7ff fc13 	bl	8001964 <LCD_DrawEllipse>

        LCD_DrawEllipse(210, 60, 5, 5, temp_colors[6]);  // 6 top left
 800213e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8002142:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002146:	899b      	ldrh	r3, [r3, #12]
 8002148:	9300      	str	r3, [sp, #0]
 800214a:	2305      	movs	r3, #5
 800214c:	2205      	movs	r2, #5
 800214e:	213c      	movs	r1, #60	; 0x3c
 8002150:	20d2      	movs	r0, #210	; 0xd2
 8002152:	f7ff fc07 	bl	8001964 <LCD_DrawEllipse>
        LCD_DrawEllipse(210, 120, 5, 5, temp_colors[7]); // 7 top mid
 8002156:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 800215a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800215e:	89db      	ldrh	r3, [r3, #14]
 8002160:	9300      	str	r3, [sp, #0]
 8002162:	2305      	movs	r3, #5
 8002164:	2205      	movs	r2, #5
 8002166:	2178      	movs	r1, #120	; 0x78
 8002168:	20d2      	movs	r0, #210	; 0xd2
 800216a:	f7ff fbfb 	bl	8001964 <LCD_DrawEllipse>
        LCD_DrawEllipse(210, 170, 5, 5, temp_colors[8]); // 8 top right
 800216e:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8002172:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002176:	8a1b      	ldrh	r3, [r3, #16]
 8002178:	9300      	str	r3, [sp, #0]
 800217a:	2305      	movs	r3, #5
 800217c:	2205      	movs	r2, #5
 800217e:	21aa      	movs	r1, #170	; 0xaa
 8002180:	20d2      	movs	r0, #210	; 0xd2
 8002182:	f7ff fbef 	bl	8001964 <LCD_DrawEllipse>
        if (bt_flags == 1)
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <main+0x424>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b01      	cmp	r3, #1
 800218e:	d109      	bne.n	80021a4 <main+0x3d4>
        {
          bt_flags = 0;
 8002190:	4b18      	ldr	r3, [pc, #96]	; (80021f4 <main+0x424>)
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
          HAL_UART_Transmit(&huart3, (uint8_t *)cube.face, 54, 100);
 8002196:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800219a:	2364      	movs	r3, #100	; 0x64
 800219c:	2236      	movs	r2, #54	; 0x36
 800219e:	4816      	ldr	r0, [pc, #88]	; (80021f8 <main+0x428>)
 80021a0:	f002 fcbf 	bl	8004b22 <HAL_UART_Transmit>
        }

        if (cnt < 4)
 80021a4:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 80021a8:	2b03      	cmp	r3, #3
 80021aa:	d917      	bls.n	80021dc <main+0x40c>
        {
          K;
        }
        else
        {
          switch (cnt)
 80021ac:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 80021b0:	3b04      	subs	r3, #4
 80021b2:	2b07      	cmp	r3, #7
 80021b4:	d812      	bhi.n	80021dc <main+0x40c>
 80021b6:	a201      	add	r2, pc, #4	; (adr r2, 80021bc <main+0x3ec>)
 80021b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021bc:	080021dd 	.word	0x080021dd
 80021c0:	080021dd 	.word	0x080021dd
 80021c4:	080021dd 	.word	0x080021dd
 80021c8:	080021dd 	.word	0x080021dd
 80021cc:	080021dd 	.word	0x080021dd
 80021d0:	080021dd 	.word	0x080021dd
 80021d4:	080021dd 	.word	0x080021dd
 80021d8:	080021dd 	.word	0x080021dd
            K;
            break;
          }
        }

        HAL_Delay(1000);
 80021dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021e0:	f001 fbce 	bl	8003980 <HAL_Delay>
        Ov7725_vsync = 0;
 80021e4:	4b05      	ldr	r3, [pc, #20]	; (80021fc <main+0x42c>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	701a      	strb	r2, [r3, #0]
 80021ea:	e0b2      	b.n	8002352 <main+0x582>
 80021ec:	40011000 	.word	0x40011000
 80021f0:	40010c00 	.word	0x40010c00
 80021f4:	20002044 	.word	0x20002044
 80021f8:	20002088 	.word	0x20002088
 80021fc:	20002038 	.word	0x20002038
        continue;
      }
      if (cnt == 12)
 8002200:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 8002204:	2b0c      	cmp	r3, #12
 8002206:	d11c      	bne.n	8002242 <main+0x472>
      {
        LCD_Clear(0, 0, 240, 320, BACKGROUND);
 8002208:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002212:	22f0      	movs	r2, #240	; 0xf0
 8002214:	2100      	movs	r1, #0
 8002216:	2000      	movs	r0, #0
 8002218:	f7ff fb0b 	bl	8001832 <LCD_Clear>
        LCD_Clear(50, 80, 140, 70, ORANGE);
 800221c:	f64f 33a0 	movw	r3, #64416	; 0xfba0
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	2346      	movs	r3, #70	; 0x46
 8002224:	228c      	movs	r2, #140	; 0x8c
 8002226:	2150      	movs	r1, #80	; 0x50
 8002228:	2032      	movs	r0, #50	; 0x32
 800222a:	f7ff fb02 	bl	8001832 <LCD_Clear>
        LCD_DrawString(75, 100, "DETECTION DONE, WAITING FOR COMMAND");
 800222e:	4a54      	ldr	r2, [pc, #336]	; (8002380 <main+0x5b0>)
 8002230:	2164      	movs	r1, #100	; 0x64
 8002232:	204b      	movs	r0, #75	; 0x4b
 8002234:	f7ff fb66 	bl	8001904 <LCD_DrawString>
        cnt++;
 8002238:	f897 319f 	ldrb.w	r3, [r7, #415]	; 0x19f
 800223c:	3301      	adds	r3, #1
 800223e:	f887 319f 	strb.w	r3, [r7, #415]	; 0x19f
      }
        if (bt_flags == 3)
 8002242:	4b50      	ldr	r3, [pc, #320]	; (8002384 <main+0x5b4>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	b2db      	uxtb	r3, r3
 8002248:	2b03      	cmp	r3, #3
 800224a:	f040 8082 	bne.w	8002352 <main+0x582>
        {
          solve_Naive(&cube);
 800224e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002252:	4618      	mov	r0, r3
 8002254:	f000 ff56 	bl	8003104 <solve_Naive>
          for (uint16_t i = 0; i < cube.routeLen; i++)
 8002258:	2300      	movs	r3, #0
 800225a:	f8a7 3192 	strh.w	r3, [r7, #402]	; 0x192
 800225e:	e06d      	b.n	800233c <main+0x56c>
          {
            switch (cube.route[i])
 8002260:	f8b7 3192 	ldrh.w	r3, [r7, #402]	; 0x192
 8002264:	f507 72d0 	add.w	r2, r7, #416	; 0x1a0
 8002268:	f5a2 72ba 	sub.w	r2, r2, #372	; 0x174
 800226c:	4413      	add	r3, r2
 800226e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002272:	2b11      	cmp	r3, #17
 8002274:	d85c      	bhi.n	8002330 <main+0x560>
 8002276:	a201      	add	r2, pc, #4	; (adr r2, 800227c <main+0x4ac>)
 8002278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800227c:	080022c5 	.word	0x080022c5
 8002280:	080022cb 	.word	0x080022cb
 8002284:	080022d1 	.word	0x080022d1
 8002288:	080022d7 	.word	0x080022d7
 800228c:	080022dd 	.word	0x080022dd
 8002290:	080022e3 	.word	0x080022e3
 8002294:	080022e9 	.word	0x080022e9
 8002298:	080022ef 	.word	0x080022ef
 800229c:	080022f5 	.word	0x080022f5
 80022a0:	080022fb 	.word	0x080022fb
 80022a4:	08002301 	.word	0x08002301
 80022a8:	08002307 	.word	0x08002307
 80022ac:	0800230d 	.word	0x0800230d
 80022b0:	08002313 	.word	0x08002313
 80022b4:	08002319 	.word	0x08002319
 80022b8:	0800231f 	.word	0x0800231f
 80022bc:	08002325 	.word	0x08002325
 80022c0:	0800232b 	.word	0x0800232b
            {
            case 0:
              l();
 80022c4:	f7ff fd65 	bl	8001d92 <l>
              break;
 80022c8:	e033      	b.n	8002332 <main+0x562>
            case 1:
              l1();
 80022ca:	f7ff fd6c 	bl	8001da6 <l1>
              break;
 80022ce:	e030      	b.n	8002332 <main+0x562>
            case 2:
              l2();
 80022d0:	f7ff fd73 	bl	8001dba <l2>
              break;
 80022d4:	e02d      	b.n	8002332 <main+0x562>
            case 3:
              r();
 80022d6:	f7ff fd3d 	bl	8001d54 <r>
              break;
 80022da:	e02a      	b.n	8002332 <main+0x562>
            case 4:
              r1();
 80022dc:	f7ff fd45 	bl	8001d6a <r1>
              break;
 80022e0:	e027      	b.n	8002332 <main+0x562>
            case 5:
              r2();
 80022e2:	f7ff fd4c 	bl	8001d7e <r2>
              break;
 80022e6:	e024      	b.n	8002332 <main+0x562>
            case 6:
              u();
 80022e8:	f7ff fc4a 	bl	8001b80 <u>
              break;
 80022ec:	e021      	b.n	8002332 <main+0x562>
            case 7:
              u1();
 80022ee:	f7ff fc61 	bl	8001bb4 <u1>
              break;
 80022f2:	e01e      	b.n	8002332 <main+0x562>
            case 8:
              u2();
 80022f4:	f7ff fc78 	bl	8001be8 <u2>
              break;
 80022f8:	e01b      	b.n	8002332 <main+0x562>
            case 9:
              d();
 80022fa:	f7ff fcdd 	bl	8001cb8 <d>
              break;
 80022fe:	e018      	b.n	8002332 <main+0x562>
            case 10:
              d1();
 8002300:	f7ff fcf4 	bl	8001cec <d1>
              break;
 8002304:	e015      	b.n	8002332 <main+0x562>
            case 11:
              d2();
 8002306:	f7ff fd0b 	bl	8001d20 <d2>
              break;
 800230a:	e012      	b.n	8002332 <main+0x562>
            case 12:
              f();
 800230c:	f7ff fc86 	bl	8001c1c <f>
              break;
 8002310:	e00f      	b.n	8002332 <main+0x562>
            case 13:
              f1();
 8002312:	f7ff fc9d 	bl	8001c50 <f1>
              break;
 8002316:	e00c      	b.n	8002332 <main+0x562>
            case 14:
              f2();
 8002318:	f7ff fcb4 	bl	8001c84 <f2>
              break;
 800231c:	e009      	b.n	8002332 <main+0x562>
            case 15:
              b();
 800231e:	f7ff fbed 	bl	8001afc <b>
              break;
 8002322:	e006      	b.n	8002332 <main+0x562>
            case 16:
              b1();
 8002324:	f7ff fc00 	bl	8001b28 <b1>
              break;
 8002328:	e003      	b.n	8002332 <main+0x562>
            case 17:
              b2();
 800232a:	f7ff fc13 	bl	8001b54 <b2>
              break;
 800232e:	e000      	b.n	8002332 <main+0x562>
            default:
              break;
 8002330:	bf00      	nop
          for (uint16_t i = 0; i < cube.routeLen; i++)
 8002332:	f8b7 3192 	ldrh.w	r3, [r7, #402]	; 0x192
 8002336:	3301      	adds	r3, #1
 8002338:	f8a7 3192 	strh.w	r3, [r7, #402]	; 0x192
 800233c:	f507 73d0 	add.w	r3, r7, #416	; 0x1a0
 8002340:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002344:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8002348:	b29b      	uxth	r3, r3
 800234a:	f8b7 2192 	ldrh.w	r2, [r7, #402]	; 0x192
 800234e:	429a      	cmp	r2, r3
 8002350:	d386      	bcc.n	8002260 <main+0x490>
  while (1 && bt_flags != 4)
 8002352:	4b0c      	ldr	r3, [pc, #48]	; (8002384 <main+0x5b4>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	b2db      	uxtb	r3, r3
 8002358:	2b04      	cmp	r3, #4
 800235a:	f47f ad80 	bne.w	8001e5e <main+0x8e>
          }
        }
    }
  }

  LCD_Clear(0, 0, 240, 320, BACKGROUND);
 800235e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002368:	22f0      	movs	r2, #240	; 0xf0
 800236a:	2100      	movs	r1, #0
 800236c:	2000      	movs	r0, #0
 800236e:	f7ff fa60 	bl	8001832 <LCD_Clear>
 8002372:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8002374:	4618      	mov	r0, r3
 8002376:	f507 77d2 	add.w	r7, r7, #420	; 0x1a4
 800237a:	46bd      	mov	sp, r7
 800237c:	bd90      	pop	{r4, r7, pc}
 800237e:	bf00      	nop
 8002380:	08006eb0 	.word	0x08006eb0
 8002384:	20002044 	.word	0x20002044

08002388 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b090      	sub	sp, #64	; 0x40
 800238c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800238e:	f107 0318 	add.w	r3, r7, #24
 8002392:	2228      	movs	r2, #40	; 0x28
 8002394:	2100      	movs	r1, #0
 8002396:	4618      	mov	r0, r3
 8002398:	f003 f970 	bl	800567c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800239c:	1d3b      	adds	r3, r7, #4
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	605a      	str	r2, [r3, #4]
 80023a4:	609a      	str	r2, [r3, #8]
 80023a6:	60da      	str	r2, [r3, #12]
 80023a8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80023aa:	2301      	movs	r3, #1
 80023ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80023b4:	2300      	movs	r3, #0
 80023b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023b8:	2301      	movs	r3, #1
 80023ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023bc:	2302      	movs	r3, #2
 80023be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80023c6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80023ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023cc:	f107 0318 	add.w	r3, r7, #24
 80023d0:	4618      	mov	r0, r3
 80023d2:	f001 fef5 	bl	80041c0 <HAL_RCC_OscConfig>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80023dc:	f000 f819 	bl	8002412 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023e0:	230f      	movs	r3, #15
 80023e2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023e4:	2302      	movs	r3, #2
 80023e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80023f6:	1d3b      	adds	r3, r7, #4
 80023f8:	2102      	movs	r1, #2
 80023fa:	4618      	mov	r0, r3
 80023fc:	f002 f944 	bl	8004688 <HAL_RCC_ClockConfig>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002406:	f000 f804 	bl	8002412 <Error_Handler>
  }
}
 800240a:	bf00      	nop
 800240c:	3740      	adds	r7, #64	; 0x40
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002412:	b480      	push	{r7}
 8002414:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002416:	b672      	cpsid	i
}
 8002418:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800241a:	e7fe      	b.n	800241a <Error_Handler+0x8>
 800241c:	0000      	movs	r0, r0
	...

08002420 <rotateInPosMode>:
#include <string.h>
volatile uint8_t motor_flag;

uint8_t RxBuffer[RXBUFFERSIZE];
void rotateInPosMode(uint8_t ID, uint8_t dir, uint16_t angle, uint8_t wait_flag)
{
 8002420:	b590      	push	{r4, r7, lr}
 8002422:	b087      	sub	sp, #28
 8002424:	af00      	add	r7, sp, #0
 8002426:	4604      	mov	r4, r0
 8002428:	4608      	mov	r0, r1
 800242a:	4611      	mov	r1, r2
 800242c:	461a      	mov	r2, r3
 800242e:	4623      	mov	r3, r4
 8002430:	71fb      	strb	r3, [r7, #7]
 8002432:	4603      	mov	r3, r0
 8002434:	71bb      	strb	r3, [r7, #6]
 8002436:	460b      	mov	r3, r1
 8002438:	80bb      	strh	r3, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	70fb      	strb	r3, [r7, #3]
    uint32_t steps = angle / STEP_DGREE * M_STEP;
 800243e:	88bb      	ldrh	r3, [r7, #4]
 8002440:	4618      	mov	r0, r3
 8002442:	f7fe f843 	bl	80004cc <__aeabi_i2d>
 8002446:	a336      	add	r3, pc, #216	; (adr r3, 8002520 <rotateInPosMode+0x100>)
 8002448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244c:	f7fe f9d2 	bl	80007f4 <__aeabi_ddiv>
 8002450:	4602      	mov	r2, r0
 8002452:	460b      	mov	r3, r1
 8002454:	4610      	mov	r0, r2
 8002456:	4619      	mov	r1, r3
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	4b32      	ldr	r3, [pc, #200]	; (8002528 <rotateInPosMode+0x108>)
 800245e:	f7fe f89f 	bl	80005a0 <__aeabi_dmul>
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	4610      	mov	r0, r2
 8002468:	4619      	mov	r1, r3
 800246a:	f7fe fb49 	bl	8000b00 <__aeabi_d2uiz>
 800246e:	4603      	mov	r3, r0
 8002470:	617b      	str	r3, [r7, #20]
 8002472:	79fb      	ldrb	r3, [r7, #7]
    uint8_t TxBuffer[9];
    memcpy(TxBuffer, &ID, 1);
 8002474:	723b      	strb	r3, [r7, #8]
    TxBuffer[1] = POS_REG;
 8002476:	23fd      	movs	r3, #253	; 0xfd
 8002478:	727b      	strb	r3, [r7, #9]
    uint16_t speed = (SPEED | (uint8_t)dir << 15);
 800247a:	79bb      	ldrb	r3, [r7, #6]
 800247c:	03db      	lsls	r3, r3, #15
 800247e:	b21b      	sxth	r3, r3
 8002480:	f043 0310 	orr.w	r3, r3, #16
 8002484:	b21b      	sxth	r3, r3
 8002486:	827b      	strh	r3, [r7, #18]
    TxBuffer[2] = (uint8_t)(speed >> 8);
 8002488:	8a7b      	ldrh	r3, [r7, #18]
 800248a:	0a1b      	lsrs	r3, r3, #8
 800248c:	b29b      	uxth	r3, r3
 800248e:	b2db      	uxtb	r3, r3
 8002490:	72bb      	strb	r3, [r7, #10]
    TxBuffer[3] = (uint8_t)(speed & 0x00FF);
 8002492:	8a7b      	ldrh	r3, [r7, #18]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	72fb      	strb	r3, [r7, #11]
    TxBuffer[4] = (uint8_t)ACCELERATION;
 8002498:	2300      	movs	r3, #0
 800249a:	733b      	strb	r3, [r7, #12]
    TxBuffer[5] = (uint8_t)(steps >> 16);
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	0c1b      	lsrs	r3, r3, #16
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	737b      	strb	r3, [r7, #13]
    TxBuffer[6] = (uint8_t)(steps >> 8);
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	0a1b      	lsrs	r3, r3, #8
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	73bb      	strb	r3, [r7, #14]
    TxBuffer[7] = (uint8_t)(steps & 0x00FF);
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	73fb      	strb	r3, [r7, #15]
    TxBuffer[8] = CHECK_BIT;
 80024b2:	236b      	movs	r3, #107	; 0x6b
 80024b4:	743b      	strb	r3, [r7, #16]
    HAL_Delay(50);
 80024b6:	2032      	movs	r0, #50	; 0x32
 80024b8:	f001 fa62 	bl	8003980 <HAL_Delay>
    while (!(motor_flag & (0x01 << (ID - 1))))
 80024bc:	bf00      	nop
 80024be:	4b1b      	ldr	r3, [pc, #108]	; (800252c <rotateInPosMode+0x10c>)
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	461a      	mov	r2, r3
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	fa42 f303 	asr.w	r3, r2, r3
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d0f3      	beq.n	80024be <rotateInPosMode+0x9e>
        ;
    while (wait_flag && motor_flag != 7)
 80024d6:	78fb      	ldrb	r3, [r7, #3]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d004      	beq.n	80024e6 <rotateInPosMode+0xc6>
 80024dc:	4b13      	ldr	r3, [pc, #76]	; (800252c <rotateInPosMode+0x10c>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b07      	cmp	r3, #7
 80024e4:	d1f7      	bne.n	80024d6 <rotateInPosMode+0xb6>
        ;

    HAL_UART_Transmit(&huart1, (uint8_t *)&TxBuffer, 9, 0xFFFF);
 80024e6:	f107 0108 	add.w	r1, r7, #8
 80024ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ee:	2209      	movs	r2, #9
 80024f0:	480f      	ldr	r0, [pc, #60]	; (8002530 <rotateInPosMode+0x110>)
 80024f2:	f002 fb16 	bl	8004b22 <HAL_UART_Transmit>
    motor_flag &= ~(0x01 << (ID - 1));
 80024f6:	79fb      	ldrb	r3, [r7, #7]
 80024f8:	3b01      	subs	r3, #1
 80024fa:	2201      	movs	r2, #1
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	b25b      	sxtb	r3, r3
 8002502:	43db      	mvns	r3, r3
 8002504:	b25a      	sxtb	r2, r3
 8002506:	4b09      	ldr	r3, [pc, #36]	; (800252c <rotateInPosMode+0x10c>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	b2db      	uxtb	r3, r3
 800250c:	b25b      	sxtb	r3, r3
 800250e:	4013      	ands	r3, r2
 8002510:	b25b      	sxtb	r3, r3
 8002512:	b2da      	uxtb	r2, r3
 8002514:	4b05      	ldr	r3, [pc, #20]	; (800252c <rotateInPosMode+0x10c>)
 8002516:	701a      	strb	r2, [r3, #0]
}
 8002518:	bf00      	nop
 800251a:	371c      	adds	r7, #28
 800251c:	46bd      	mov	sp, r7
 800251e:	bd90      	pop	{r4, r7, pc}
 8002520:	cccccccd 	.word	0xcccccccd
 8002524:	3ffccccc 	.word	0x3ffccccc
 8002528:	40300000 	.word	0x40300000
 800252c:	2000203a 	.word	0x2000203a
 8002530:	20002048 	.word	0x20002048

08002534 <rotateCube>:
    {L, L},
    {B, B}};


void rotateCube(cube_t *c, uint8_t move)
{
 8002534:	b4f0      	push	{r4, r5, r6, r7}
 8002536:	b098      	sub	sp, #96	; 0x60
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	70fb      	strb	r3, [r7, #3]
    char temp[54];
    memcpy(temp, c->face, 54);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	461c      	mov	r4, r3
 8002544:	f107 0620 	add.w	r6, r7, #32
 8002548:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 800254c:	4635      	mov	r5, r6
 800254e:	4623      	mov	r3, r4
 8002550:	6818      	ldr	r0, [r3, #0]
 8002552:	6859      	ldr	r1, [r3, #4]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800255a:	3410      	adds	r4, #16
 800255c:	3610      	adds	r6, #16
 800255e:	4564      	cmp	r4, ip
 8002560:	d1f4      	bne.n	800254c <rotateCube+0x18>
 8002562:	4633      	mov	r3, r6
 8002564:	4622      	mov	r2, r4
 8002566:	6810      	ldr	r0, [r2, #0]
 8002568:	6018      	str	r0, [r3, #0]
 800256a:	8892      	ldrh	r2, [r2, #4]
 800256c:	809a      	strh	r2, [r3, #4]
    for (int i = 0; i < 54; i++)
 800256e:	2300      	movs	r3, #0
 8002570:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002572:	e014      	b.n	800259e <rotateCube+0x6a>
        c->face[i] = temp[transMat[move][i]];
 8002574:	78fb      	ldrb	r3, [r7, #3]
 8002576:	4a26      	ldr	r2, [pc, #152]	; (8002610 <rotateCube+0xdc>)
 8002578:	2136      	movs	r1, #54	; 0x36
 800257a:	fb01 f303 	mul.w	r3, r1, r3
 800257e:	441a      	add	r2, r3
 8002580:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002582:	4413      	add	r3, r2
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	3360      	adds	r3, #96	; 0x60
 8002588:	443b      	add	r3, r7
 800258a:	f813 1c40 	ldrb.w	r1, [r3, #-64]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002592:	4413      	add	r3, r2
 8002594:	460a      	mov	r2, r1
 8002596:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 54; i++)
 8002598:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800259a:	3301      	adds	r3, #1
 800259c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800259e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025a0:	2b35      	cmp	r3, #53	; 0x35
 80025a2:	dde7      	ble.n	8002574 <rotateCube+0x40>
    c->route[c->routeLen++] = route_mask[move];
 80025a4:	78fa      	ldrb	r2, [r7, #3]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 80025ac:	1c59      	adds	r1, r3, #1
 80025ae:	b2c8      	uxtb	r0, r1
 80025b0:	6879      	ldr	r1, [r7, #4]
 80025b2:	f881 0162 	strb.w	r0, [r1, #354]	; 0x162
 80025b6:	4619      	mov	r1, r3
 80025b8:	4b16      	ldr	r3, [pc, #88]	; (8002614 <rotateCube+0xe0>)
 80025ba:	5c9a      	ldrb	r2, [r3, r2]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	440b      	add	r3, r1
 80025c0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    if(move == T)
 80025c4:	78fb      	ldrb	r3, [r7, #3]
 80025c6:	2b12      	cmp	r3, #18
 80025c8:	d11d      	bne.n	8002606 <rotateCube+0xd2>
    {
        uint8_t route_temp[18];
        memcpy(route_temp, route_mask, 18);
 80025ca:	4b12      	ldr	r3, [pc, #72]	; (8002614 <rotateCube+0xe0>)
 80025cc:	f107 040c 	add.w	r4, r7, #12
 80025d0:	461d      	mov	r5, r3
 80025d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025d6:	682b      	ldr	r3, [r5, #0]
 80025d8:	8023      	strh	r3, [r4, #0]
        for (int i = 0; i < 18; i++)
 80025da:	2300      	movs	r3, #0
 80025dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80025de:	e00f      	b.n	8002600 <rotateCube+0xcc>
            route_mask[i] = route_temp[route_trans[i]];
 80025e0:	4a0d      	ldr	r2, [pc, #52]	; (8002618 <rotateCube+0xe4>)
 80025e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025e4:	4413      	add	r3, r2
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	3360      	adds	r3, #96	; 0x60
 80025ea:	443b      	add	r3, r7
 80025ec:	f813 1c54 	ldrb.w	r1, [r3, #-84]
 80025f0:	4a08      	ldr	r2, [pc, #32]	; (8002614 <rotateCube+0xe0>)
 80025f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025f4:	4413      	add	r3, r2
 80025f6:	460a      	mov	r2, r1
 80025f8:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < 18; i++)
 80025fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025fc:	3301      	adds	r3, #1
 80025fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8002600:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002602:	2b11      	cmp	r3, #17
 8002604:	ddec      	ble.n	80025e0 <rotateCube+0xac>
    }
}
 8002606:	bf00      	nop
 8002608:	3760      	adds	r7, #96	; 0x60
 800260a:	46bd      	mov	sp, r7
 800260c:	bcf0      	pop	{r4, r5, r6, r7}
 800260e:	4770      	bx	lr
 8002610:	080074e0 	.word	0x080074e0
 8002614:	200000f0 	.word	0x200000f0
 8002618:	20000104 	.word	0x20000104

0800261c <formular11>:
void formular11(cube_t *c)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
    uint8_t n = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	77fb      	strb	r3, [r7, #31]
    for (size_t i = 1; i < 6; i++)
 8002628:	2301      	movs	r3, #1
 800262a:	61bb      	str	r3, [r7, #24]
 800262c:	e038      	b.n	80026a0 <formular11+0x84>
    {
        n = 0;
 800262e:	2300      	movs	r3, #0
 8002630:	77fb      	strb	r3, [r7, #31]
        for (size_t j = 3; j < 6; j += 2)
 8002632:	2303      	movs	r3, #3
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	e02d      	b.n	8002694 <formular11+0x78>
        {
            if (c->face[i * 9 + j] == 'D')
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	4613      	mov	r3, r2
 800263c:	00db      	lsls	r3, r3, #3
 800263e:	441a      	add	r2, r3
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	4413      	add	r3, r2
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	5cd3      	ldrb	r3, [r2, r3]
 8002648:	2b44      	cmp	r3, #68	; 0x44
 800264a:	d11d      	bne.n	8002688 <formular11+0x6c>
            {
                while (c->face[face_index1[i - 1][n]] == 'D')
 800264c:	e003      	b.n	8002656 <formular11+0x3a>
                    rotateCube(c, U);
 800264e:	2106      	movs	r1, #6
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ff6f 	bl	8002534 <rotateCube>
                while (c->face[face_index1[i - 1][n]] == 'D')
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	1e5a      	subs	r2, r3, #1
 800265a:	7ffb      	ldrb	r3, [r7, #31]
 800265c:	4934      	ldr	r1, [pc, #208]	; (8002730 <formular11+0x114>)
 800265e:	0052      	lsls	r2, r2, #1
 8002660:	440a      	add	r2, r1
 8002662:	4413      	add	r3, r2
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	5c9b      	ldrb	r3, [r3, r2]
 800266c:	2b44      	cmp	r3, #68	; 0x44
 800266e:	d0ee      	beq.n	800264e <formular11+0x32>
                rotateCube(c, rotate_index1[i - 1][n]);
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	1e5a      	subs	r2, r3, #1
 8002674:	7ffb      	ldrb	r3, [r7, #31]
 8002676:	492f      	ldr	r1, [pc, #188]	; (8002734 <formular11+0x118>)
 8002678:	0052      	lsls	r2, r2, #1
 800267a:	440a      	add	r2, r1
 800267c:	4413      	add	r3, r2
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	4619      	mov	r1, r3
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7ff ff56 	bl	8002534 <rotateCube>
            }
            n++;
 8002688:	7ffb      	ldrb	r3, [r7, #31]
 800268a:	3301      	adds	r3, #1
 800268c:	77fb      	strb	r3, [r7, #31]
        for (size_t j = 3; j < 6; j += 2)
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	3302      	adds	r3, #2
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	2b05      	cmp	r3, #5
 8002698:	d9ce      	bls.n	8002638 <formular11+0x1c>
    for (size_t i = 1; i < 6; i++)
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	3301      	adds	r3, #1
 800269e:	61bb      	str	r3, [r7, #24]
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	2b05      	cmp	r3, #5
 80026a4:	d9c3      	bls.n	800262e <formular11+0x12>
        }
    }
    for (size_t i = 1; i < 6; i++)
 80026a6:	2301      	movs	r3, #1
 80026a8:	613b      	str	r3, [r7, #16]
 80026aa:	e038      	b.n	800271e <formular11+0x102>
    {
        n = 0;
 80026ac:	2300      	movs	r3, #0
 80026ae:	77fb      	strb	r3, [r7, #31]
        for (size_t j = 1; j < 8; j += 6)
 80026b0:	2301      	movs	r3, #1
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	e02d      	b.n	8002712 <formular11+0xf6>
        {
            if (c->face[i * 9 + j] == 'D')
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4613      	mov	r3, r2
 80026ba:	00db      	lsls	r3, r3, #3
 80026bc:	441a      	add	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4413      	add	r3, r2
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	5cd3      	ldrb	r3, [r2, r3]
 80026c6:	2b44      	cmp	r3, #68	; 0x44
 80026c8:	d11d      	bne.n	8002706 <formular11+0xea>
            {
                while (c->face[face_index2[i - 1][n]] == 'D')
 80026ca:	e003      	b.n	80026d4 <formular11+0xb8>
                    rotateCube(c, U);
 80026cc:	2106      	movs	r1, #6
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff ff30 	bl	8002534 <rotateCube>
                while (c->face[face_index2[i - 1][n]] == 'D')
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	1e5a      	subs	r2, r3, #1
 80026d8:	7ffb      	ldrb	r3, [r7, #31]
 80026da:	4917      	ldr	r1, [pc, #92]	; (8002738 <formular11+0x11c>)
 80026dc:	0052      	lsls	r2, r2, #1
 80026de:	440a      	add	r2, r1
 80026e0:	4413      	add	r3, r2
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	5c9b      	ldrb	r3, [r3, r2]
 80026ea:	2b44      	cmp	r3, #68	; 0x44
 80026ec:	d0ee      	beq.n	80026cc <formular11+0xb0>
                rotateCube(c, rotate_index2[i - 1][n]);
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1e5a      	subs	r2, r3, #1
 80026f2:	7ffb      	ldrb	r3, [r7, #31]
 80026f4:	4911      	ldr	r1, [pc, #68]	; (800273c <formular11+0x120>)
 80026f6:	0052      	lsls	r2, r2, #1
 80026f8:	440a      	add	r2, r1
 80026fa:	4413      	add	r3, r2
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	4619      	mov	r1, r3
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7ff ff17 	bl	8002534 <rotateCube>
            }
            n++;
 8002706:	7ffb      	ldrb	r3, [r7, #31]
 8002708:	3301      	adds	r3, #1
 800270a:	77fb      	strb	r3, [r7, #31]
        for (size_t j = 1; j < 8; j += 6)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	3306      	adds	r3, #6
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2b07      	cmp	r3, #7
 8002716:	d9ce      	bls.n	80026b6 <formular11+0x9a>
    for (size_t i = 1; i < 6; i++)
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	3301      	adds	r3, #1
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b05      	cmp	r3, #5
 8002722:	d9c3      	bls.n	80026ac <formular11+0x90>
        }
    }
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop
 8002728:	3720      	adds	r7, #32
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000118 	.word	0x20000118
 8002734:	20000124 	.word	0x20000124
 8002738:	20000130 	.word	0x20000130
 800273c:	2000013c 	.word	0x2000013c

08002740 <formular12>:
void formular12(cube_t *c)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
    while (c->face[19] != c->face[22] || c->face[7] != 'D')
 8002748:	e003      	b.n	8002752 <formular12+0x12>
        rotateCube(c, U);
 800274a:	2106      	movs	r1, #6
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff fef1 	bl	8002534 <rotateCube>
    while (c->face[19] != c->face[22] || c->face[7] != 'D')
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	7cda      	ldrb	r2, [r3, #19]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	7d9b      	ldrb	r3, [r3, #22]
 800275a:	429a      	cmp	r2, r3
 800275c:	d1f5      	bne.n	800274a <formular12+0xa>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	79db      	ldrb	r3, [r3, #7]
 8002762:	2b44      	cmp	r3, #68	; 0x44
 8002764:	d1f1      	bne.n	800274a <formular12+0xa>
    rotateCube(c, F2);
 8002766:	210e      	movs	r1, #14
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f7ff fee3 	bl	8002534 <rotateCube>
    while (c->face[46] != c->face[49] || c->face[1] != 'D')
 800276e:	e003      	b.n	8002778 <formular12+0x38>
        rotateCube(c, U);
 8002770:	2106      	movs	r1, #6
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff fede 	bl	8002534 <rotateCube>
    while (c->face[46] != c->face[49] || c->face[1] != 'D')
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002784:	429a      	cmp	r2, r3
 8002786:	d1f3      	bne.n	8002770 <formular12+0x30>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	785b      	ldrb	r3, [r3, #1]
 800278c:	2b44      	cmp	r3, #68	; 0x44
 800278e:	d1ef      	bne.n	8002770 <formular12+0x30>
    rotateCube(c, B2);
 8002790:	2111      	movs	r1, #17
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff fece 	bl	8002534 <rotateCube>
    while (c->face[37] != c->face[40] || c->face[3] != 'D')
 8002798:	e003      	b.n	80027a2 <formular12+0x62>
        rotateCube(c, U);
 800279a:	2106      	movs	r1, #6
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff fec9 	bl	8002534 <rotateCube>
    while (c->face[37] != c->face[40] || c->face[3] != 'D')
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d1f3      	bne.n	800279a <formular12+0x5a>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	78db      	ldrb	r3, [r3, #3]
 80027b6:	2b44      	cmp	r3, #68	; 0x44
 80027b8:	d1ef      	bne.n	800279a <formular12+0x5a>
    rotateCube(c, L2);
 80027ba:	2102      	movs	r1, #2
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff feb9 	bl	8002534 <rotateCube>
    while (c->face[10] != c->face[13] || c->face[5] != 'D')
 80027c2:	e003      	b.n	80027cc <formular12+0x8c>
        rotateCube(c, U);
 80027c4:	2106      	movs	r1, #6
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7ff feb4 	bl	8002534 <rotateCube>
    while (c->face[10] != c->face[13] || c->face[5] != 'D')
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	7a9a      	ldrb	r2, [r3, #10]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	7b5b      	ldrb	r3, [r3, #13]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d1f5      	bne.n	80027c4 <formular12+0x84>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	795b      	ldrb	r3, [r3, #5]
 80027dc:	2b44      	cmp	r3, #68	; 0x44
 80027de:	d1f1      	bne.n	80027c4 <formular12+0x84>
    rotateCube(c, R2);
 80027e0:	2105      	movs	r1, #5
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff fea6 	bl	8002534 <rotateCube>
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <formular13>:
void formular13(cube_t *c)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
    rotateCube(c, R);
 80027f8:	2103      	movs	r1, #3
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f7ff fe9a 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002800:	2106      	movs	r1, #6
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f7ff fe96 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 8002808:	2104      	movs	r1, #4
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f7ff fe92 	bl	8002534 <rotateCube>
}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <formular14>:
void formular14(cube_t *c)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
    rotateCube(c, F3);
 8002820:	210d      	movs	r1, #13
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f7ff fe86 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002828:	2107      	movs	r1, #7
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff fe82 	bl	8002534 <rotateCube>
    rotateCube(c, F);
 8002830:	210c      	movs	r1, #12
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f7ff fe7e 	bl	8002534 <rotateCube>
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <formular15>:

void formular15(cube_t *c)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
    if (c->face[29] == c->face[31] && c->face[22] == c->face[26] && c->face[15] == c->face[13])
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	7f5a      	ldrb	r2, [r3, #29]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	7fdb      	ldrb	r3, [r3, #31]
 8002850:	429a      	cmp	r2, r3
 8002852:	d10b      	bne.n	800286c <formular15+0x2c>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	7d9a      	ldrb	r2, [r3, #22]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	7e9b      	ldrb	r3, [r3, #26]
 800285c:	429a      	cmp	r2, r3
 800285e:	d105      	bne.n	800286c <formular15+0x2c>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	7bda      	ldrb	r2, [r3, #15]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	7b5b      	ldrb	r3, [r3, #13]
 8002868:	429a      	cmp	r2, r3
 800286a:	d064      	beq.n	8002936 <formular15+0xf6>
        return;
    size_t i = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	60fb      	str	r3, [r7, #12]
    for (; i < 4;)
 8002870:	e055      	b.n	800291e <formular15+0xde>
    {
        if (c->face[8] == c->face[13] && c->face[22] == c->face[20] && c->face[9] == c->face[31])
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	7a1a      	ldrb	r2, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	7b5b      	ldrb	r3, [r3, #13]
 800287a:	429a      	cmp	r2, r3
 800287c:	d10f      	bne.n	800289e <formular15+0x5e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	7d9a      	ldrb	r2, [r3, #22]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	7d1b      	ldrb	r3, [r3, #20]
 8002886:	429a      	cmp	r2, r3
 8002888:	d109      	bne.n	800289e <formular15+0x5e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	7a5a      	ldrb	r2, [r3, #9]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	7fdb      	ldrb	r3, [r3, #31]
 8002892:	429a      	cmp	r2, r3
 8002894:	d103      	bne.n	800289e <formular15+0x5e>
        {
            formular13(c);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7ff ffaa 	bl	80027f0 <formular13>
            return;
 800289c:	e04c      	b.n	8002938 <formular15+0xf8>
        }
        else if (c->face[8] == c->face[31] && c->face[13] == c->face[20] && c->face[9] == c->face[22])
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	7a1a      	ldrb	r2, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7fdb      	ldrb	r3, [r3, #31]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d119      	bne.n	80028de <formular15+0x9e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	7b5a      	ldrb	r2, [r3, #13]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	7d1b      	ldrb	r3, [r3, #20]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d113      	bne.n	80028de <formular15+0x9e>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	7a5a      	ldrb	r2, [r3, #9]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	7d9b      	ldrb	r3, [r3, #22]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d10d      	bne.n	80028de <formular15+0x9e>
        {
            formular13(c);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f7ff ff94 	bl	80027f0 <formular13>
            formular13(c);
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f7ff ff91 	bl	80027f0 <formular13>
            rotateCube(c, U3);
 80028ce:	2107      	movs	r1, #7
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f7ff fe2f 	bl	8002534 <rotateCube>
            formular13(c);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff ff8a 	bl	80027f0 <formular13>
            return;
 80028dc:	e02c      	b.n	8002938 <formular15+0xf8>
        }
        else if (c->face[8] == c->face[22] && c->face[20] == c->face[31] && c->face[9] == c->face[13])
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	7a1a      	ldrb	r2, [r3, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	7d9b      	ldrb	r3, [r3, #22]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d10f      	bne.n	800290a <formular15+0xca>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	7d1a      	ldrb	r2, [r3, #20]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	7fdb      	ldrb	r3, [r3, #31]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d109      	bne.n	800290a <formular15+0xca>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	7a5a      	ldrb	r2, [r3, #9]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	7b5b      	ldrb	r3, [r3, #13]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d103      	bne.n	800290a <formular15+0xca>
        {
            formular14(c);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff ff88 	bl	8002818 <formular14>
            return;
 8002908:	e016      	b.n	8002938 <formular15+0xf8>
        }
        else
        {
            if (++i == 4)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3301      	adds	r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b04      	cmp	r3, #4
 8002914:	d007      	beq.n	8002926 <formular15+0xe6>
                break;
            rotateCube(c, U);
 8002916:	2106      	movs	r1, #6
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7ff fe0b 	bl	8002534 <rotateCube>
    for (; i < 4;)
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2b03      	cmp	r3, #3
 8002922:	d9a6      	bls.n	8002872 <formular15+0x32>
 8002924:	e000      	b.n	8002928 <formular15+0xe8>
                break;
 8002926:	bf00      	nop
        }
    }
    if (i == 4)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2b04      	cmp	r3, #4
 800292c:	d104      	bne.n	8002938 <formular15+0xf8>
        formular13(c);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7ff ff5e 	bl	80027f0 <formular13>
 8002934:	e000      	b.n	8002938 <formular15+0xf8>
        return;
 8002936:	bf00      	nop
}
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <formular21>:
void formular21(cube_t *c)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
    rotateCube(c, U3);
 8002946:	2107      	movs	r1, #7
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7ff fdf3 	bl	8002534 <rotateCube>
    rotateCube(c, F3);
 800294e:	210d      	movs	r1, #13
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7ff fdef 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002956:	2106      	movs	r1, #6
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff fdeb 	bl	8002534 <rotateCube>
    rotateCube(c, F);
 800295e:	210c      	movs	r1, #12
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f7ff fde7 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002966:	2106      	movs	r1, #6
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff fde3 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 800296e:	2103      	movs	r1, #3
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f7ff fddf 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002976:	2107      	movs	r1, #7
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7ff fddb 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 800297e:	2104      	movs	r1, #4
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff fdd7 	bl	8002534 <rotateCube>
}
 8002986:	bf00      	nop
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <formular22>:
void formular22(cube_t *c)
{
 800298e:	b580      	push	{r7, lr}
 8002990:	b082      	sub	sp, #8
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
    rotateCube(c, U);
 8002996:	2106      	movs	r1, #6
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff fdcb 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 800299e:	2103      	movs	r1, #3
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff fdc7 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 80029a6:	2107      	movs	r1, #7
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7ff fdc3 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 80029ae:	2104      	movs	r1, #4
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f7ff fdbf 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 80029b6:	2107      	movs	r1, #7
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff fdbb 	bl	8002534 <rotateCube>
    rotateCube(c, F3);
 80029be:	210d      	movs	r1, #13
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7ff fdb7 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 80029c6:	2106      	movs	r1, #6
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff fdb3 	bl	8002534 <rotateCube>
    rotateCube(c, F);
 80029ce:	210c      	movs	r1, #12
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff fdaf 	bl	8002534 <rotateCube>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <formular23>:
void formular23(cube_t *c)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b084      	sub	sp, #16
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
    if (c->face[23] == c->face[22] && c->face[12] == c->face[13])
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7dda      	ldrb	r2, [r3, #23]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	7d9b      	ldrb	r3, [r3, #22]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d105      	bne.n	80029fe <formular23+0x20>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	7b1a      	ldrb	r2, [r3, #12]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	7b5b      	ldrb	r3, [r3, #13]
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d038      	beq.n	8002a70 <formular23+0x92>
        return;
    size_t i = 0;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
    for (; i < 4;)
 8002a02:	e029      	b.n	8002a58 <formular23+0x7a>
    {
        if (c->face[19] == c->face[22] && c->face[7] == c->face[13])
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	7cda      	ldrb	r2, [r3, #19]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	7d9b      	ldrb	r3, [r3, #22]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d109      	bne.n	8002a24 <formular23+0x46>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	79da      	ldrb	r2, [r3, #7]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	7b5b      	ldrb	r3, [r3, #13]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d103      	bne.n	8002a24 <formular23+0x46>
        {
            formular22(c);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7ff ffb6 	bl	800298e <formular22>
            break;
 8002a22:	e01e      	b.n	8002a62 <formular23+0x84>
        }
        else if (c->face[5] == c->face[22] && c->face[10] == c->face[13])
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	795a      	ldrb	r2, [r3, #5]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	7d9b      	ldrb	r3, [r3, #22]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d109      	bne.n	8002a44 <formular23+0x66>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	7a9a      	ldrb	r2, [r3, #10]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	7b5b      	ldrb	r3, [r3, #13]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d103      	bne.n	8002a44 <formular23+0x66>
        {
            formular21(c);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff ff7e 	bl	800293e <formular21>
            break;
 8002a42:	e00e      	b.n	8002a62 <formular23+0x84>
        }
        else
        {
            if (++i == 4)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3301      	adds	r3, #1
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2b04      	cmp	r3, #4
 8002a4e:	d007      	beq.n	8002a60 <formular23+0x82>
                break;
            rotateCube(c, U);
 8002a50:	2106      	movs	r1, #6
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7ff fd6e 	bl	8002534 <rotateCube>
    for (; i < 4;)
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	d9d2      	bls.n	8002a04 <formular23+0x26>
 8002a5e:	e000      	b.n	8002a62 <formular23+0x84>
                break;
 8002a60:	bf00      	nop
        }
    }
    if (i == 4)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b04      	cmp	r3, #4
 8002a66:	d104      	bne.n	8002a72 <formular23+0x94>
        formular21(c);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff ff68 	bl	800293e <formular21>
 8002a6e:	e000      	b.n	8002a72 <formular23+0x94>
        return;
 8002a70:	bf00      	nop
}
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <formular31>:
void formular31(cube_t *c)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
    rotateCube(c, F);
 8002a80:	210c      	movs	r1, #12
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff fd56 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002a88:	2103      	movs	r1, #3
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7ff fd52 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002a90:	2106      	movs	r1, #6
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff fd4e 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 8002a98:	2104      	movs	r1, #4
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff fd4a 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002aa0:	2107      	movs	r1, #7
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7ff fd46 	bl	8002534 <rotateCube>
    rotateCube(c, F3);
 8002aa8:	210d      	movs	r1, #13
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff fd42 	bl	8002534 <rotateCube>
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <formular32>:
void formular32(cube_t *c)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
    if (c->face[1] == c->face[4] && c->face[7] == c->face[4])
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	785a      	ldrb	r2, [r3, #1]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	791b      	ldrb	r3, [r3, #4]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d109      	bne.n	8002ae0 <formular32+0x28>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	79da      	ldrb	r2, [r3, #7]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	791b      	ldrb	r3, [r3, #4]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d103      	bne.n	8002ae0 <formular32+0x28>
        rotateCube(c, U);
 8002ad8:	2106      	movs	r1, #6
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff fd2a 	bl	8002534 <rotateCube>
    if (c->face[3] == c->face[4] && c->face[5] == c->face[4])
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	78da      	ldrb	r2, [r3, #3]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	791b      	ldrb	r3, [r3, #4]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d10d      	bne.n	8002b08 <formular32+0x50>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	795a      	ldrb	r2, [r3, #5]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	791b      	ldrb	r3, [r3, #4]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d107      	bne.n	8002b08 <formular32+0x50>
    {
        formular31(c);
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7ff ffbd 	bl	8002a78 <formular31>
        return;
 8002afe:	e029      	b.n	8002b54 <formular32+0x9c>
    }
    while (c->face[19] != c->face[4] || c->face[10] != c->face[4])
        rotateCube(c, U);
 8002b00:	2106      	movs	r1, #6
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff fd16 	bl	8002534 <rotateCube>
    while (c->face[19] != c->face[4] || c->face[10] != c->face[4])
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	7cda      	ldrb	r2, [r3, #19]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	791b      	ldrb	r3, [r3, #4]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d1f5      	bne.n	8002b00 <formular32+0x48>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	7a9a      	ldrb	r2, [r3, #10]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	791b      	ldrb	r3, [r3, #4]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d1ef      	bne.n	8002b00 <formular32+0x48>
    if (c->face[3] == c->face[4] && c->face[1] == c->face[4])
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	78da      	ldrb	r2, [r3, #3]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	791b      	ldrb	r3, [r3, #4]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d109      	bne.n	8002b40 <formular32+0x88>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	785a      	ldrb	r2, [r3, #1]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	791b      	ldrb	r3, [r3, #4]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d103      	bne.n	8002b40 <formular32+0x88>
        formular31(c);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f7ff ff9d 	bl	8002a78 <formular31>
 8002b3e:	e009      	b.n	8002b54 <formular32+0x9c>
    else
    {
        formular31(c);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7ff ff99 	bl	8002a78 <formular31>
        rotateCube(c, U);
 8002b46:	2106      	movs	r1, #6
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff fcf3 	bl	8002534 <rotateCube>
        formular31(c);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff ff92 	bl	8002a78 <formular31>
    }
}
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <formular41>:
void formular41(cube_t *c)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b082      	sub	sp, #8
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
    rotateCube(c, R3);
 8002b62:	2104      	movs	r1, #4
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f7ff fce5 	bl	8002534 <rotateCube>
    rotateCube(c, U2);
 8002b6a:	2108      	movs	r1, #8
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f7ff fce1 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002b72:	2103      	movs	r1, #3
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7ff fcdd 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002b7a:	2106      	movs	r1, #6
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f7ff fcd9 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 8002b82:	2104      	movs	r1, #4
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f7ff fcd5 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002b8a:	2106      	movs	r1, #6
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f7ff fcd1 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002b92:	2103      	movs	r1, #3
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f7ff fccd 	bl	8002534 <rotateCube>
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <formular42>:
void formular42(cube_t *c)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
    rotateCube(c, U3);
 8002baa:	2107      	movs	r1, #7
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7ff fcc1 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002bb2:	2103      	movs	r1, #3
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f7ff fcbd 	bl	8002534 <rotateCube>
    rotateCube(c, U2);
 8002bba:	2108      	movs	r1, #8
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f7ff fcb9 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 8002bc2:	2104      	movs	r1, #4
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	f7ff fcb5 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002bca:	2107      	movs	r1, #7
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f7ff fcb1 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002bd2:	2103      	movs	r1, #3
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff fcad 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002bda:	2107      	movs	r1, #7
 8002bdc:	6878      	ldr	r0, [r7, #4]
 8002bde:	f7ff fca9 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 8002be2:	2104      	movs	r1, #4
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7ff fca5 	bl	8002534 <rotateCube>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <formular43>:
void formular43(cube_t *c)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b086      	sub	sp, #24
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
    uint8_t cnt = 0;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < 9; i++)
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	e00d      	b.n	8002c20 <formular43+0x2e>
    {
        if (c->face[i] == c->face[4])
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	4413      	add	r3, r2
 8002c0a:	781a      	ldrb	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	791b      	ldrb	r3, [r3, #4]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d102      	bne.n	8002c1a <formular43+0x28>
            cnt++;
 8002c14:	7dfb      	ldrb	r3, [r7, #23]
 8002c16:	3301      	adds	r3, #1
 8002c18:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < 9; i++)
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	613b      	str	r3, [r7, #16]
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	2b08      	cmp	r3, #8
 8002c24:	d9ee      	bls.n	8002c04 <formular43+0x12>
    }
    if (cnt == 6)
 8002c26:	7dfb      	ldrb	r3, [r7, #23]
 8002c28:	2b06      	cmp	r3, #6
 8002c2a:	d142      	bne.n	8002cb2 <formular43+0xc0>
    {
        while (1)
        {
            uint8_t case1 = c->face[47] == c->face[4] && c->face[38] == c->face[4] && c->face[11] == c->face[4];
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	791b      	ldrb	r3, [r3, #4]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d10e      	bne.n	8002c58 <formular43+0x66>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	791b      	ldrb	r3, [r3, #4]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d107      	bne.n	8002c58 <formular43+0x66>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	7ada      	ldrb	r2, [r3, #11]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	791b      	ldrb	r3, [r3, #4]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d101      	bne.n	8002c58 <formular43+0x66>
 8002c54:	2301      	movs	r3, #1
 8002c56:	e000      	b.n	8002c5a <formular43+0x68>
 8002c58:	2300      	movs	r3, #0
 8002c5a:	72bb      	strb	r3, [r7, #10]
            uint8_t case2 = c->face[45] == c->face[4] && c->face[36] == c->face[4] && c->face[18] == c->face[4];
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	791b      	ldrb	r3, [r3, #4]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d10e      	bne.n	8002c88 <formular43+0x96>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	791b      	ldrb	r3, [r3, #4]
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d107      	bne.n	8002c88 <formular43+0x96>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	7c9a      	ldrb	r2, [r3, #18]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	791b      	ldrb	r3, [r3, #4]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d101      	bne.n	8002c88 <formular43+0x96>
 8002c84:	2301      	movs	r3, #1
 8002c86:	e000      	b.n	8002c8a <formular43+0x98>
 8002c88:	2300      	movs	r3, #0
 8002c8a:	727b      	strb	r3, [r7, #9]
            if (case1)
 8002c8c:	7abb      	ldrb	r3, [r7, #10]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <formular43+0xa8>
            {
                formular41(c);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ff61 	bl	8002b5a <formular41>
                return;
 8002c98:	e0c2      	b.n	8002e20 <formular43+0x22e>
            }
            else if (case2)
 8002c9a:	7a7b      	ldrb	r3, [r7, #9]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <formular43+0xb6>
            {
                formular42(c);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f7ff ff7e 	bl	8002ba2 <formular42>
                return;
 8002ca6:	e0bb      	b.n	8002e20 <formular43+0x22e>
            }
            else
                rotateCube(c, U);
 8002ca8:	2106      	movs	r1, #6
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7ff fc42 	bl	8002534 <rotateCube>
        {
 8002cb0:	e7bc      	b.n	8002c2c <formular43+0x3a>
        }
    }
    else if (cnt == 5)
 8002cb2:	7dfb      	ldrb	r3, [r7, #23]
 8002cb4:	2b05      	cmp	r3, #5
 8002cb6:	d157      	bne.n	8002d68 <formular43+0x176>
    {
        while (1)
        {
            uint8_t case3 = c->face[11] == c->face[4] && c->face[36] == c->face[4] && c->face[18] == c->face[4] && c->face[20] == c->face[4];
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	7ada      	ldrb	r2, [r3, #11]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	791b      	ldrb	r3, [r3, #4]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d114      	bne.n	8002cee <formular43+0xfc>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	791b      	ldrb	r3, [r3, #4]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d10d      	bne.n	8002cee <formular43+0xfc>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7c9a      	ldrb	r2, [r3, #18]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	791b      	ldrb	r3, [r3, #4]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d107      	bne.n	8002cee <formular43+0xfc>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	7d1a      	ldrb	r2, [r3, #20]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	791b      	ldrb	r3, [r3, #4]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d101      	bne.n	8002cee <formular43+0xfc>
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <formular43+0xfe>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	733b      	strb	r3, [r7, #12]
            uint8_t case4 = c->face[45] == c->face[4] && c->face[47] == c->face[4] && c->face[18] == c->face[4] && c->face[20] == c->face[4];
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	791b      	ldrb	r3, [r3, #4]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d114      	bne.n	8002d2a <formular43+0x138>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	791b      	ldrb	r3, [r3, #4]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d10d      	bne.n	8002d2a <formular43+0x138>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	7c9a      	ldrb	r2, [r3, #18]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	791b      	ldrb	r3, [r3, #4]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d107      	bne.n	8002d2a <formular43+0x138>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	7d1a      	ldrb	r2, [r3, #20]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	791b      	ldrb	r3, [r3, #4]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d101      	bne.n	8002d2a <formular43+0x138>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <formular43+0x13a>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	72fb      	strb	r3, [r7, #11]
            if (case3)
 8002d2e:	7b3b      	ldrb	r3, [r7, #12]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00a      	beq.n	8002d4a <formular43+0x158>
            {
                formular41(c);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ff10 	bl	8002b5a <formular41>
                rotateCube(c, U3);
 8002d3a:	2107      	movs	r1, #7
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff fbf9 	bl	8002534 <rotateCube>
                formular41(c);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f7ff ff09 	bl	8002b5a <formular41>
                break;
 8002d48:	e06a      	b.n	8002e20 <formular43+0x22e>
            }
            else if (case4)
 8002d4a:	7afb      	ldrb	r3, [r7, #11]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d006      	beq.n	8002d5e <formular43+0x16c>
            {
                formular41(c);
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7ff ff02 	bl	8002b5a <formular41>
                formular41(c);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7ff feff 	bl	8002b5a <formular41>
                break;
 8002d5c:	e060      	b.n	8002e20 <formular43+0x22e>
            }
            else
                rotateCube(c, U);
 8002d5e:	2106      	movs	r1, #6
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f7ff fbe7 	bl	8002534 <rotateCube>
        {
 8002d66:	e7a7      	b.n	8002cb8 <formular43+0xc6>
        }
    }
    else if (cnt == 7)
 8002d68:	7dfb      	ldrb	r3, [r7, #23]
 8002d6a:	2b07      	cmp	r3, #7
 8002d6c:	d158      	bne.n	8002e20 <formular43+0x22e>
    {
        while (1)
        {
            uint8_t case5 = c->face[18] == c->face[4] && c->face[20] == c->face[4];
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	7c9a      	ldrb	r2, [r3, #18]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	791b      	ldrb	r3, [r3, #4]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d107      	bne.n	8002d8a <formular43+0x198>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	7d1a      	ldrb	r2, [r3, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	791b      	ldrb	r3, [r3, #4]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d101      	bne.n	8002d8a <formular43+0x198>
 8002d86:	2301      	movs	r3, #1
 8002d88:	e000      	b.n	8002d8c <formular43+0x19a>
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	73fb      	strb	r3, [r7, #15]
            uint8_t case6 = c->face[45] == c->face[4] && c->face[20] == c->face[4];
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	791b      	ldrb	r3, [r3, #4]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d107      	bne.n	8002dac <formular43+0x1ba>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	7d1a      	ldrb	r2, [r3, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	791b      	ldrb	r3, [r3, #4]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d101      	bne.n	8002dac <formular43+0x1ba>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <formular43+0x1bc>
 8002dac:	2300      	movs	r3, #0
 8002dae:	73bb      	strb	r3, [r7, #14]
            uint8_t case7 = c->face[47] == c->face[4] && c->face[9] == c->face[4];
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	791b      	ldrb	r3, [r3, #4]
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d107      	bne.n	8002dce <formular43+0x1dc>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	7a5a      	ldrb	r2, [r3, #9]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	791b      	ldrb	r3, [r3, #4]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d101      	bne.n	8002dce <formular43+0x1dc>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <formular43+0x1de>
 8002dce:	2300      	movs	r3, #0
 8002dd0:	737b      	strb	r3, [r7, #13]
            if (case5)
 8002dd2:	7bfb      	ldrb	r3, [r7, #15]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <formular43+0x1fc>
            {
                formular42(c);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff fee2 	bl	8002ba2 <formular42>
                rotateCube(c, U2);
 8002dde:	2108      	movs	r1, #8
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f7ff fba7 	bl	8002534 <rotateCube>
                formular41(c);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f7ff feb7 	bl	8002b5a <formular41>
                return;
 8002dec:	e018      	b.n	8002e20 <formular43+0x22e>
            }
            else if (case6)
 8002dee:	7bbb      	ldrb	r3, [r7, #14]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d006      	beq.n	8002e02 <formular43+0x210>
            {
                formular42(c);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f7ff fed4 	bl	8002ba2 <formular42>
                formular41(c);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff fead 	bl	8002b5a <formular41>
                return;
 8002e00:	e00e      	b.n	8002e20 <formular43+0x22e>
            }
            else if (case7)
 8002e02:	7b7b      	ldrb	r3, [r7, #13]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d006      	beq.n	8002e16 <formular43+0x224>
            {
                formular41(c);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f7ff fea6 	bl	8002b5a <formular41>
                formular42(c);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff fec7 	bl	8002ba2 <formular42>
                return;
 8002e14:	e004      	b.n	8002e20 <formular43+0x22e>
            }
            else
            {
                rotateCube(c, U);
 8002e16:	2106      	movs	r1, #6
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7ff fb8b 	bl	8002534 <rotateCube>
        {
 8002e1e:	e7a6      	b.n	8002d6e <formular43+0x17c>
            }
        }
    } // printf("case1 = %d, case2 = %d, case3 = %d, case4 = %d, case5 = %d, case6 = %d, case7 = %d\n", case1, case2, case3, case4, case5, case6, case7);
}
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <formular51>:
void formular51(cube_t *c)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b082      	sub	sp, #8
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
    rotateCube(c, R);
 8002e2e:	2103      	movs	r1, #3
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f7ff fb7f 	bl	8002534 <rotateCube>
    rotateCube(c, B3);
 8002e36:	2110      	movs	r1, #16
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff fb7b 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002e3e:	2103      	movs	r1, #3
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f7ff fb77 	bl	8002534 <rotateCube>
    rotateCube(c, F2);
 8002e46:	210e      	movs	r1, #14
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f7ff fb73 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 8002e4e:	2104      	movs	r1, #4
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7ff fb6f 	bl	8002534 <rotateCube>
    rotateCube(c, B);
 8002e56:	210f      	movs	r1, #15
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7ff fb6b 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002e5e:	2103      	movs	r1, #3
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f7ff fb67 	bl	8002534 <rotateCube>
    rotateCube(c, F2);
 8002e66:	210e      	movs	r1, #14
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff fb63 	bl	8002534 <rotateCube>
    rotateCube(c, R2);
 8002e6e:	2105      	movs	r1, #5
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7ff fb5f 	bl	8002534 <rotateCube>
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <formular52>:
void formular52(cube_t *c)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
    printf("formular52\n");
 8002e88:	4834      	ldr	r0, [pc, #208]	; (8002f5c <formular52+0xdc>)
 8002e8a:	f002 fc6d 	bl	8005768 <puts>
    if (c->face[18] == c->face[20] && c->face[9] == c->face[11] && c->face[36] == c->face[38])
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	7c9a      	ldrb	r2, [r3, #18]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	7d1b      	ldrb	r3, [r3, #20]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d119      	bne.n	8002ece <formular52+0x4e>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	7a5a      	ldrb	r2, [r3, #9]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	7adb      	ldrb	r3, [r3, #11]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d113      	bne.n	8002ece <formular52+0x4e>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d10b      	bne.n	8002ece <formular52+0x4e>
    {
        while (c->face[18] != c->face[22])
 8002eb6:	e003      	b.n	8002ec0 <formular52+0x40>
            rotateCube(c, U);
 8002eb8:	2106      	movs	r1, #6
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff fb3a 	bl	8002534 <rotateCube>
        while (c->face[18] != c->face[22])
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	7c9a      	ldrb	r2, [r3, #18]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	7d9b      	ldrb	r3, [r3, #22]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d1f5      	bne.n	8002eb8 <formular52+0x38>
        return;
 8002ecc:	e042      	b.n	8002f54 <formular52+0xd4>
    }
    uint8_t routeCnt = 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < 4; i++)
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	613b      	str	r3, [r7, #16]
 8002ed6:	e00f      	b.n	8002ef8 <formular52+0x78>
    {
        if (c->face[18] != c->face[20])
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	7c9a      	ldrb	r2, [r3, #18]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	7d1b      	ldrb	r3, [r3, #20]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d00d      	beq.n	8002f00 <formular52+0x80>
        {
            rotateCube(c, U);
 8002ee4:	2106      	movs	r1, #6
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f7ff fb24 	bl	8002534 <rotateCube>
            routeCnt++;
 8002eec:	7dfb      	ldrb	r3, [r7, #23]
 8002eee:	3301      	adds	r3, #1
 8002ef0:	75fb      	strb	r3, [r7, #23]
    for (size_t i = 0; i < 4; i++)
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d9ec      	bls.n	8002ed8 <formular52+0x58>
 8002efe:	e000      	b.n	8002f02 <formular52+0x82>
        }
        else
            break;
 8002f00:	bf00      	nop
    }
    formular51(c);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7ff ff8f 	bl	8002e26 <formular51>
    if (routeCnt == 4)
 8002f08:	7dfb      	ldrb	r3, [r7, #23]
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	d11c      	bne.n	8002f48 <formular52+0xc8>
    {
        for (size_t i = 0; i < 3; i++)
 8002f0e:	2300      	movs	r3, #0
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	e00c      	b.n	8002f2e <formular52+0xae>
        {
            if (c->face[18] != c->face[20])
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7c9a      	ldrb	r2, [r3, #18]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	7d1b      	ldrb	r3, [r3, #20]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d00a      	beq.n	8002f36 <formular52+0xb6>
                rotateCube(c, U);
 8002f20:	2106      	movs	r1, #6
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff fb06 	bl	8002534 <rotateCube>
        for (size_t i = 0; i < 3; i++)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d9ef      	bls.n	8002f14 <formular52+0x94>
 8002f34:	e000      	b.n	8002f38 <formular52+0xb8>
            else
                break;
 8002f36:	bf00      	nop
        }
        formular51(c);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f7ff ff74 	bl	8002e26 <formular51>
    }
    while (c->face[18] != c->face[22])
 8002f3e:	e003      	b.n	8002f48 <formular52+0xc8>
        rotateCube(c, U);
 8002f40:	2106      	movs	r1, #6
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff faf6 	bl	8002534 <rotateCube>
    while (c->face[18] != c->face[22])
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	7c9a      	ldrb	r2, [r3, #18]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	7d9b      	ldrb	r3, [r3, #22]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d1f5      	bne.n	8002f40 <formular52+0xc0>
}
 8002f54:	3718      	adds	r7, #24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	08006ed4 	.word	0x08006ed4

08002f60 <formular61>:
void formular61(cube_t *c)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
    rotateCube(c, R);
 8002f68:	2103      	movs	r1, #3
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff fae2 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002f70:	2107      	movs	r1, #7
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7ff fade 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002f78:	2103      	movs	r1, #3
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff fada 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002f80:	2106      	movs	r1, #6
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f7ff fad6 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002f88:	2103      	movs	r1, #3
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff fad2 	bl	8002534 <rotateCube>
    rotateCube(c, U);
 8002f90:	2106      	movs	r1, #6
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff face 	bl	8002534 <rotateCube>
    rotateCube(c, R);
 8002f98:	2103      	movs	r1, #3
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff faca 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002fa0:	2107      	movs	r1, #7
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff fac6 	bl	8002534 <rotateCube>
    rotateCube(c, R3);
 8002fa8:	2104      	movs	r1, #4
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f7ff fac2 	bl	8002534 <rotateCube>
    rotateCube(c, U3);
 8002fb0:	2107      	movs	r1, #7
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff fabe 	bl	8002534 <rotateCube>
    rotateCube(c, R2);
 8002fb8:	2105      	movs	r1, #5
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff faba 	bl	8002534 <rotateCube>
}
 8002fc0:	bf00      	nop
 8002fc2:	3708      	adds	r7, #8
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <formular62>:
void formular62(cube_t *c)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
    while (1)
    {
        if (c->face[19] == c->face[22] && c->face[37] == c->face[40])
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	7cda      	ldrb	r2, [r3, #19]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	7d9b      	ldrb	r3, [r3, #22]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d108      	bne.n	8002fee <formular62+0x26>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	f000 8086 	beq.w	80030fa <formular62+0x132>
        {
            break;
        }
        if (c->face[19] == c->face[13] && c->face[10] == c->face[40] && c->face[37] == c->face[22])
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	7cda      	ldrb	r2, [r3, #19]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	7b5b      	ldrb	r3, [r3, #13]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d111      	bne.n	800301e <formular62+0x56>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	7a9a      	ldrb	r2, [r3, #10]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003004:	429a      	cmp	r2, r3
 8003006:	d10a      	bne.n	800301e <formular62+0x56>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	7d9b      	ldrb	r3, [r3, #22]
 8003012:	429a      	cmp	r2, r3
 8003014:	d103      	bne.n	800301e <formular62+0x56>
        {
            formular61(c);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7ff ffa2 	bl	8002f60 <formular61>
            break;
 800301c:	e06e      	b.n	80030fc <formular62+0x134>
        }
        else if (c->face[37] == c->face[13] && c->face[19] == c->face[40] && c->face[10] == c->face[22])
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	7b5b      	ldrb	r3, [r3, #13]
 8003028:	429a      	cmp	r2, r3
 800302a:	d113      	bne.n	8003054 <formular62+0x8c>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	7cda      	ldrb	r2, [r3, #19]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003036:	429a      	cmp	r2, r3
 8003038:	d10c      	bne.n	8003054 <formular62+0x8c>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	7a9a      	ldrb	r2, [r3, #10]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	7d9b      	ldrb	r3, [r3, #22]
 8003042:	429a      	cmp	r2, r3
 8003044:	d106      	bne.n	8003054 <formular62+0x8c>
        {
            formular61(c);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7ff ff8a 	bl	8002f60 <formular61>
            formular61(c);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f7ff ff87 	bl	8002f60 <formular61>
            break;
 8003052:	e053      	b.n	80030fc <formular62+0x134>
        }
        else if (c->face[19] == c->face[49] && c->face[46] == c->face[22] && c->face[37] == c->face[13] && c->face[10] == c->face[40])
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	7cda      	ldrb	r2, [r3, #19]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800305e:	429a      	cmp	r2, r3
 8003060:	d11f      	bne.n	80030a2 <formular62+0xda>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	7d9b      	ldrb	r3, [r3, #22]
 800306c:	429a      	cmp	r2, r3
 800306e:	d118      	bne.n	80030a2 <formular62+0xda>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	7b5b      	ldrb	r3, [r3, #13]
 800307a:	429a      	cmp	r2, r3
 800307c:	d111      	bne.n	80030a2 <formular62+0xda>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	7a9a      	ldrb	r2, [r3, #10]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003088:	429a      	cmp	r2, r3
 800308a:	d10a      	bne.n	80030a2 <formular62+0xda>
        {
            formular61(c);
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f7ff ff67 	bl	8002f60 <formular61>
            rotateCube(c, U);
 8003092:	2106      	movs	r1, #6
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f7ff fa4d 	bl	8002534 <rotateCube>
            formular61(c);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7ff ff60 	bl	8002f60 <formular61>
            break;
 80030a0:	e02c      	b.n	80030fc <formular62+0x134>
        }
        else if (c->face[19] == c->face[13] && c->face[10] == c->face[22] && c->face[37] == c->face[49] && c->face[46] == c->face[40])
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	7cda      	ldrb	r2, [r3, #19]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7b5b      	ldrb	r3, [r3, #13]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d120      	bne.n	80030f0 <formular62+0x128>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	7a9a      	ldrb	r2, [r3, #10]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	7d9b      	ldrb	r3, [r3, #22]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d11a      	bne.n	80030f0 <formular62+0x128>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d112      	bne.n	80030f0 <formular62+0x128>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d10a      	bne.n	80030f0 <formular62+0x128>
        {
            formular61(c);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7ff ff40 	bl	8002f60 <formular61>
            rotateCube(c, U3);
 80030e0:	2107      	movs	r1, #7
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7ff fa26 	bl	8002534 <rotateCube>
            formular61(c);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff ff39 	bl	8002f60 <formular61>
            break;
 80030ee:	e005      	b.n	80030fc <formular62+0x134>
        }
        else
            rotateCube(c, T);
 80030f0:	2112      	movs	r1, #18
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff fa1e 	bl	8002534 <rotateCube>
        if (c->face[19] == c->face[22] && c->face[37] == c->face[40])
 80030f8:	e76a      	b.n	8002fd0 <formular62+0x8>
            break;
 80030fa:	bf00      	nop
    }
}
 80030fc:	bf00      	nop
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <solve_Naive>:
void solve_Naive(cube_t *c)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
    // 1. get the botton face cross
    while (c->face[1] != 'D' || c->face[3] != 'D' || c->face[5] != 'D' || c->face[7] != 'D')
 800310c:	e002      	b.n	8003114 <solve_Naive+0x10>
        formular11(c);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff fa84 	bl	800261c <formular11>
    while (c->face[1] != 'D' || c->face[3] != 'D' || c->face[5] != 'D' || c->face[7] != 'D')
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	785b      	ldrb	r3, [r3, #1]
 8003118:	2b44      	cmp	r3, #68	; 0x44
 800311a:	d1f8      	bne.n	800310e <solve_Naive+0xa>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	78db      	ldrb	r3, [r3, #3]
 8003120:	2b44      	cmp	r3, #68	; 0x44
 8003122:	d1f4      	bne.n	800310e <solve_Naive+0xa>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	795b      	ldrb	r3, [r3, #5]
 8003128:	2b44      	cmp	r3, #68	; 0x44
 800312a:	d1f0      	bne.n	800310e <solve_Naive+0xa>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	79db      	ldrb	r3, [r3, #7]
 8003130:	2b44      	cmp	r3, #68	; 0x44
 8003132:	d1ec      	bne.n	800310e <solve_Naive+0xa>
    formular12(c);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f7ff fb03 	bl	8002740 <formular12>
    // 2. get the botton corner
    while (c->face[26] != c->face[22] || c->face[17] != c->face[13] || c->face[53] != c->face[49] || c->face[40] != c->face[44] ||
 800313a:	e006      	b.n	800314a <solve_Naive+0x46>
           c->face[24] != c->face[22] || c->face[15] != c->face[13] || c->face[51] != c->face[49] || c->face[40] != c->face[42])
    {
        formular15(c);
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f7ff fb7f 	bl	8002840 <formular15>
        rotateCube(c, T);
 8003142:	2112      	movs	r1, #18
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff f9f5 	bl	8002534 <rotateCube>
    while (c->face[26] != c->face[22] || c->face[17] != c->face[13] || c->face[53] != c->face[49] || c->face[40] != c->face[44] ||
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	7e9a      	ldrb	r2, [r3, #26]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	7d9b      	ldrb	r3, [r3, #22]
 8003152:	429a      	cmp	r2, r3
 8003154:	d1f2      	bne.n	800313c <solve_Naive+0x38>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	7c5a      	ldrb	r2, [r3, #17]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7b5b      	ldrb	r3, [r3, #13]
 800315e:	429a      	cmp	r2, r3
 8003160:	d1ec      	bne.n	800313c <solve_Naive+0x38>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800316e:	429a      	cmp	r2, r3
 8003170:	d1e4      	bne.n	800313c <solve_Naive+0x38>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800317e:	429a      	cmp	r2, r3
 8003180:	d1dc      	bne.n	800313c <solve_Naive+0x38>
           c->face[24] != c->face[22] || c->face[15] != c->face[13] || c->face[51] != c->face[49] || c->face[40] != c->face[42])
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	7e1a      	ldrb	r2, [r3, #24]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	7d9b      	ldrb	r3, [r3, #22]
    while (c->face[26] != c->face[22] || c->face[17] != c->face[13] || c->face[53] != c->face[49] || c->face[40] != c->face[44] ||
 800318a:	429a      	cmp	r2, r3
 800318c:	d1d6      	bne.n	800313c <solve_Naive+0x38>
           c->face[24] != c->face[22] || c->face[15] != c->face[13] || c->face[51] != c->face[49] || c->face[40] != c->face[42])
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	7bda      	ldrb	r2, [r3, #15]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	7b5b      	ldrb	r3, [r3, #13]
 8003196:	429a      	cmp	r2, r3
 8003198:	d1d0      	bne.n	800313c <solve_Naive+0x38>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d1c8      	bne.n	800313c <solve_Naive+0x38>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d1c0      	bne.n	800313c <solve_Naive+0x38>
    }
    while (c->face[23] != c->face[22] || c->face[14] != c->face[13] || c->face[50] != c->face[49] || c->face[40] != c->face[39] ||
 80031ba:	e006      	b.n	80031ca <solve_Naive+0xc6>
           c->face[21] != c->face[22] || c->face[12] != c->face[13] || c->face[48] != c->face[49] || c->face[40] != c->face[41])
    {
        formular23(c);
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7ff fc0e 	bl	80029de <formular23>
        rotateCube(c, T);
 80031c2:	2112      	movs	r1, #18
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7ff f9b5 	bl	8002534 <rotateCube>
    while (c->face[23] != c->face[22] || c->face[14] != c->face[13] || c->face[50] != c->face[49] || c->face[40] != c->face[39] ||
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	7dda      	ldrb	r2, [r3, #23]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	7d9b      	ldrb	r3, [r3, #22]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d1f2      	bne.n	80031bc <solve_Naive+0xb8>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	7b9a      	ldrb	r2, [r3, #14]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	7b5b      	ldrb	r3, [r3, #13]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d1ec      	bne.n	80031bc <solve_Naive+0xb8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d1e4      	bne.n	80031bc <solve_Naive+0xb8>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80031fe:	429a      	cmp	r2, r3
 8003200:	d1dc      	bne.n	80031bc <solve_Naive+0xb8>
           c->face[21] != c->face[22] || c->face[12] != c->face[13] || c->face[48] != c->face[49] || c->face[40] != c->face[41])
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	7d5a      	ldrb	r2, [r3, #21]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	7d9b      	ldrb	r3, [r3, #22]
    while (c->face[23] != c->face[22] || c->face[14] != c->face[13] || c->face[50] != c->face[49] || c->face[40] != c->face[39] ||
 800320a:	429a      	cmp	r2, r3
 800320c:	d1d6      	bne.n	80031bc <solve_Naive+0xb8>
           c->face[21] != c->face[22] || c->face[12] != c->face[13] || c->face[48] != c->face[49] || c->face[40] != c->face[41])
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	7b1a      	ldrb	r2, [r3, #12]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	7b5b      	ldrb	r3, [r3, #13]
 8003216:	429a      	cmp	r2, r3
 8003218:	d1d0      	bne.n	80031bc <solve_Naive+0xb8>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003226:	429a      	cmp	r2, r3
 8003228:	d1c8      	bne.n	80031bc <solve_Naive+0xb8>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003236:	429a      	cmp	r2, r3
 8003238:	d1c0      	bne.n	80031bc <solve_Naive+0xb8>
    }
    while (c->face[1] != c->face[4] || c->face[3] != c->face[4] || c->face[5] != c->face[4] || c->face[7] != c->face[4])
 800323a:	e002      	b.n	8003242 <solve_Naive+0x13e>
    {
        formular32(c);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7ff fc3b 	bl	8002ab8 <formular32>
    while (c->face[1] != c->face[4] || c->face[3] != c->face[4] || c->face[5] != c->face[4] || c->face[7] != c->face[4])
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	785a      	ldrb	r2, [r3, #1]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	791b      	ldrb	r3, [r3, #4]
 800324a:	429a      	cmp	r2, r3
 800324c:	d1f6      	bne.n	800323c <solve_Naive+0x138>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	78da      	ldrb	r2, [r3, #3]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	791b      	ldrb	r3, [r3, #4]
 8003256:	429a      	cmp	r2, r3
 8003258:	d1f0      	bne.n	800323c <solve_Naive+0x138>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	795a      	ldrb	r2, [r3, #5]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	791b      	ldrb	r3, [r3, #4]
 8003262:	429a      	cmp	r2, r3
 8003264:	d1ea      	bne.n	800323c <solve_Naive+0x138>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	79da      	ldrb	r2, [r3, #7]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	791b      	ldrb	r3, [r3, #4]
 800326e:	429a      	cmp	r2, r3
 8003270:	d1e4      	bne.n	800323c <solve_Naive+0x138>
    }
    formular43(c);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f7ff fcbd 	bl	8002bf2 <formular43>
    formular52(c);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff fe01 	bl	8002e80 <formular52>
    formular62(c);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff fea2 	bl	8002fc8 <formular62>
    while (c->face[9] != c->face[13])
 8003284:	e003      	b.n	800328e <solve_Naive+0x18a>
    {
        rotateCube(c, U);
 8003286:	2106      	movs	r1, #6
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7ff f953 	bl	8002534 <rotateCube>
    while (c->face[9] != c->face[13])
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	7a5a      	ldrb	r2, [r3, #9]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	7b5b      	ldrb	r3, [r3, #13]
 8003296:	429a      	cmp	r2, r3
 8003298:	d1f5      	bne.n	8003286 <solve_Naive+0x182>
    }
}
 800329a:	bf00      	nop
 800329c:	bf00      	nop
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80032aa:	4b15      	ldr	r3, [pc, #84]	; (8003300 <HAL_MspInit+0x5c>)
 80032ac:	699b      	ldr	r3, [r3, #24]
 80032ae:	4a14      	ldr	r2, [pc, #80]	; (8003300 <HAL_MspInit+0x5c>)
 80032b0:	f043 0301 	orr.w	r3, r3, #1
 80032b4:	6193      	str	r3, [r2, #24]
 80032b6:	4b12      	ldr	r3, [pc, #72]	; (8003300 <HAL_MspInit+0x5c>)
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	60bb      	str	r3, [r7, #8]
 80032c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032c2:	4b0f      	ldr	r3, [pc, #60]	; (8003300 <HAL_MspInit+0x5c>)
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	4a0e      	ldr	r2, [pc, #56]	; (8003300 <HAL_MspInit+0x5c>)
 80032c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032cc:	61d3      	str	r3, [r2, #28]
 80032ce:	4b0c      	ldr	r3, [pc, #48]	; (8003300 <HAL_MspInit+0x5c>)
 80032d0:	69db      	ldr	r3, [r3, #28]
 80032d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d6:	607b      	str	r3, [r7, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <HAL_MspInit+0x60>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	60fb      	str	r3, [r7, #12]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80032e6:	60fb      	str	r3, [r7, #12]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80032ee:	60fb      	str	r3, [r7, #12]
 80032f0:	4a04      	ldr	r2, [pc, #16]	; (8003304 <HAL_MspInit+0x60>)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032f6:	bf00      	nop
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr
 8003300:	40021000 	.word	0x40021000
 8003304:	40010000 	.word	0x40010000

08003308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800330c:	e7fe      	b.n	800330c <NMI_Handler+0x4>

0800330e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800330e:	b480      	push	{r7}
 8003310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003312:	e7fe      	b.n	8003312 <HardFault_Handler+0x4>

08003314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003318:	e7fe      	b.n	8003318 <MemManage_Handler+0x4>

0800331a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800331a:	b480      	push	{r7}
 800331c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800331e:	e7fe      	b.n	800331e <BusFault_Handler+0x4>

08003320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003324:	e7fe      	b.n	8003324 <UsageFault_Handler+0x4>

08003326 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003326:	b480      	push	{r7}
 8003328:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800332a:	bf00      	nop
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr

08003332 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003336:	bf00      	nop
 8003338:	46bd      	mov	sp, r7
 800333a:	bc80      	pop	{r7}
 800333c:	4770      	bx	lr

0800333e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800333e:	b480      	push	{r7}
 8003340:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003342:	bf00      	nop
 8003344:	46bd      	mov	sp, r7
 8003346:	bc80      	pop	{r7}
 8003348:	4770      	bx	lr

0800334a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800334e:	f000 fafb 	bl	8003948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003352:	bf00      	nop
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
   if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_3) != RESET)
 800335c:	4b17      	ldr	r3, [pc, #92]	; (80033bc <EXTI3_IRQHandler+0x64>)
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	f003 0308 	and.w	r3, r3, #8
 8003364:	2b00      	cmp	r3, #0
 8003366:	d023      	beq.n	80033b0 <EXTI3_IRQHandler+0x58>
   {
 		if( Ov7725_vsync == 0 )
 8003368:	4b15      	ldr	r3, [pc, #84]	; (80033c0 <EXTI3_IRQHandler+0x68>)
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10f      	bne.n	8003390 <EXTI3_IRQHandler+0x38>
     {
 				FIFO_WRST_L();
 8003370:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <EXTI3_IRQHandler+0x6c>)
 8003372:	2210      	movs	r2, #16
 8003374:	615a      	str	r2, [r3, #20]
         FIFO_WE_H();
 8003376:	4b14      	ldr	r3, [pc, #80]	; (80033c8 <EXTI3_IRQHandler+0x70>)
 8003378:	2208      	movs	r2, #8
 800337a:	611a      	str	r2, [r3, #16]

         Ov7725_vsync = 1;
 800337c:	4b10      	ldr	r3, [pc, #64]	; (80033c0 <EXTI3_IRQHandler+0x68>)
 800337e:	2201      	movs	r2, #1
 8003380:	701a      	strb	r2, [r3, #0]
         FIFO_WE_H();
 8003382:	4b11      	ldr	r3, [pc, #68]	; (80033c8 <EXTI3_IRQHandler+0x70>)
 8003384:	2208      	movs	r2, #8
 8003386:	611a      	str	r2, [r3, #16]
         FIFO_WRST_H();
 8003388:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <EXTI3_IRQHandler+0x6c>)
 800338a:	2210      	movs	r2, #16
 800338c:	611a      	str	r2, [r3, #16]
 800338e:	e009      	b.n	80033a4 <EXTI3_IRQHandler+0x4c>
     }
     else if( Ov7725_vsync == 1 )
 8003390:	4b0b      	ldr	r3, [pc, #44]	; (80033c0 <EXTI3_IRQHandler+0x68>)
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d105      	bne.n	80033a4 <EXTI3_IRQHandler+0x4c>
     {
         FIFO_WE_L();
 8003398:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <EXTI3_IRQHandler+0x70>)
 800339a:	2208      	movs	r2, #8
 800339c:	615a      	str	r2, [r3, #20]
         Ov7725_vsync = 2;
 800339e:	4b08      	ldr	r3, [pc, #32]	; (80033c0 <EXTI3_IRQHandler+0x68>)
 80033a0:	2202      	movs	r2, #2
 80033a2:	701a      	strb	r2, [r3, #0]
     }


     __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 80033a4:	4b05      	ldr	r3, [pc, #20]	; (80033bc <EXTI3_IRQHandler+0x64>)
 80033a6:	2208      	movs	r2, #8
 80033a8:	615a      	str	r2, [r3, #20]
     HAL_GPIO_EXTI_Callback(GPIO_PIN_3);
 80033aa:	2008      	movs	r0, #8
 80033ac:	f000 fefe 	bl	80041ac <HAL_GPIO_EXTI_Callback>
   }
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80033b0:	2008      	movs	r0, #8
 80033b2:	f000 fee3 	bl	800417c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	40010400 	.word	0x40010400
 80033c0:	20002038 	.word	0x20002038
 80033c4:	40011000 	.word	0x40011000
 80033c8:	40011400 	.word	0x40011400

080033cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  if (RxBuffer[2] == 0x6b)
 80033d0:	4b1c      	ldr	r3, [pc, #112]	; (8003444 <USART1_IRQHandler+0x78>)
 80033d2:	789b      	ldrb	r3, [r3, #2]
 80033d4:	2b6b      	cmp	r3, #107	; 0x6b
 80033d6:	d12a      	bne.n	800342e <USART1_IRQHandler+0x62>
  {
    if (RxBuffer[1] == 0x9f)
 80033d8:	4b1a      	ldr	r3, [pc, #104]	; (8003444 <USART1_IRQHandler+0x78>)
 80033da:	785b      	ldrb	r3, [r3, #1]
 80033dc:	2b9f      	cmp	r3, #159	; 0x9f
 80033de:	d110      	bne.n	8003402 <USART1_IRQHandler+0x36>
    {
      motor_flag |= 0x01 << (RxBuffer[0] - 1);
 80033e0:	4b18      	ldr	r3, [pc, #96]	; (8003444 <USART1_IRQHandler+0x78>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	3b01      	subs	r3, #1
 80033e6:	2201      	movs	r2, #1
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	b25a      	sxtb	r2, r3
 80033ee:	4b16      	ldr	r3, [pc, #88]	; (8003448 <USART1_IRQHandler+0x7c>)
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	b25b      	sxtb	r3, r3
 80033f6:	4313      	orrs	r3, r2
 80033f8:	b25b      	sxtb	r3, r3
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	4b12      	ldr	r3, [pc, #72]	; (8003448 <USART1_IRQHandler+0x7c>)
 80033fe:	701a      	strb	r2, [r3, #0]
 8003400:	e015      	b.n	800342e <USART1_IRQHandler+0x62>
    }
    else if (RxBuffer[1] == 0x02)
 8003402:	4b10      	ldr	r3, [pc, #64]	; (8003444 <USART1_IRQHandler+0x78>)
 8003404:	785b      	ldrb	r3, [r3, #1]
 8003406:	2b02      	cmp	r3, #2
 8003408:	d111      	bne.n	800342e <USART1_IRQHandler+0x62>
    {
      motor_flag &= ~(0x01 << (RxBuffer[0] - 1));
 800340a:	4b0e      	ldr	r3, [pc, #56]	; (8003444 <USART1_IRQHandler+0x78>)
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	3b01      	subs	r3, #1
 8003410:	2201      	movs	r2, #1
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	b25b      	sxtb	r3, r3
 8003418:	43db      	mvns	r3, r3
 800341a:	b25a      	sxtb	r2, r3
 800341c:	4b0a      	ldr	r3, [pc, #40]	; (8003448 <USART1_IRQHandler+0x7c>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	b2db      	uxtb	r3, r3
 8003422:	b25b      	sxtb	r3, r3
 8003424:	4013      	ands	r3, r2
 8003426:	b25b      	sxtb	r3, r3
 8003428:	b2da      	uxtb	r2, r3
 800342a:	4b07      	ldr	r3, [pc, #28]	; (8003448 <USART1_IRQHandler+0x7c>)
 800342c:	701a      	strb	r2, [r3, #0]
    }
  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800342e:	4807      	ldr	r0, [pc, #28]	; (800344c <USART1_IRQHandler+0x80>)
 8003430:	f001 fc64 	bl	8004cfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&RxBuffer, RXBUFFERSIZE);
 8003434:	2203      	movs	r2, #3
 8003436:	4903      	ldr	r1, [pc, #12]	; (8003444 <USART1_IRQHandler+0x78>)
 8003438:	4804      	ldr	r0, [pc, #16]	; (800344c <USART1_IRQHandler+0x80>)
 800343a:	f001 fc0b 	bl	8004c54 <HAL_UART_Receive_IT>

  /* USER CODE END USART1_IRQn 1 */
}
 800343e:	bf00      	nop
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	2000203c 	.word	0x2000203c
 8003448:	2000203a 	.word	0x2000203a
 800344c:	20002048 	.word	0x20002048

08003450 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003454:	4802      	ldr	r0, [pc, #8]	; (8003460 <USART3_IRQHandler+0x10>)
 8003456:	f001 fc51 	bl	8004cfc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	20002088 	.word	0x20002088

08003464 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003470:	2300      	movs	r3, #0
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	e00a      	b.n	800348c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003476:	f3af 8000 	nop.w
 800347a:	4601      	mov	r1, r0
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	1c5a      	adds	r2, r3, #1
 8003480:	60ba      	str	r2, [r7, #8]
 8003482:	b2ca      	uxtb	r2, r1
 8003484:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	3301      	adds	r3, #1
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	429a      	cmp	r2, r3
 8003492:	dbf0      	blt.n	8003476 <_read+0x12>
	}

return len;
 8003494:	687b      	ldr	r3, [r7, #4]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}

0800349e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800349e:	b580      	push	{r7, lr}
 80034a0:	b086      	sub	sp, #24
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	60f8      	str	r0, [r7, #12]
 80034a6:	60b9      	str	r1, [r7, #8]
 80034a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034aa:	2300      	movs	r3, #0
 80034ac:	617b      	str	r3, [r7, #20]
 80034ae:	e009      	b.n	80034c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	60ba      	str	r2, [r7, #8]
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	3301      	adds	r3, #1
 80034c2:	617b      	str	r3, [r7, #20]
 80034c4:	697a      	ldr	r2, [r7, #20]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	dbf1      	blt.n	80034b0 <_write+0x12>
	}
	return len;
 80034cc:	687b      	ldr	r3, [r7, #4]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3718      	adds	r7, #24
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <_close>:

int _close(int file)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
	return -1;
 80034de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr

080034ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034fc:	605a      	str	r2, [r3, #4]
	return 0;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	bc80      	pop	{r7}
 8003508:	4770      	bx	lr

0800350a <_isatty>:

int _isatty(int file)
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
	return 1;
 8003512:	2301      	movs	r3, #1
}
 8003514:	4618      	mov	r0, r3
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	bc80      	pop	{r7}
 800351c:	4770      	bx	lr

0800351e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800351e:	b480      	push	{r7}
 8003520:	b085      	sub	sp, #20
 8003522:	af00      	add	r7, sp, #0
 8003524:	60f8      	str	r0, [r7, #12]
 8003526:	60b9      	str	r1, [r7, #8]
 8003528:	607a      	str	r2, [r7, #4]
	return 0;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3714      	adds	r7, #20
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr
	...

08003538 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b086      	sub	sp, #24
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003540:	4a14      	ldr	r2, [pc, #80]	; (8003594 <_sbrk+0x5c>)
 8003542:	4b15      	ldr	r3, [pc, #84]	; (8003598 <_sbrk+0x60>)
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800354c:	4b13      	ldr	r3, [pc, #76]	; (800359c <_sbrk+0x64>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d102      	bne.n	800355a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003554:	4b11      	ldr	r3, [pc, #68]	; (800359c <_sbrk+0x64>)
 8003556:	4a12      	ldr	r2, [pc, #72]	; (80035a0 <_sbrk+0x68>)
 8003558:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800355a:	4b10      	ldr	r3, [pc, #64]	; (800359c <_sbrk+0x64>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4413      	add	r3, r2
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	429a      	cmp	r2, r3
 8003566:	d207      	bcs.n	8003578 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003568:	f002 f85e 	bl	8005628 <__errno>
 800356c:	4603      	mov	r3, r0
 800356e:	220c      	movs	r2, #12
 8003570:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003572:	f04f 33ff 	mov.w	r3, #4294967295
 8003576:	e009      	b.n	800358c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003578:	4b08      	ldr	r3, [pc, #32]	; (800359c <_sbrk+0x64>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800357e:	4b07      	ldr	r3, [pc, #28]	; (800359c <_sbrk+0x64>)
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4413      	add	r3, r2
 8003586:	4a05      	ldr	r2, [pc, #20]	; (800359c <_sbrk+0x64>)
 8003588:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800358a:	68fb      	ldr	r3, [r7, #12]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3718      	adds	r7, #24
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	20010000 	.word	0x20010000
 8003598:	00000400 	.word	0x00000400
 800359c:	20002040 	.word	0x20002040
 80035a0:	200020e0 	.word	0x200020e0

080035a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80035a4:	b480      	push	{r7}
 80035a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035a8:	bf00      	nop
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bc80      	pop	{r7}
 80035ae:	4770      	bx	lr

080035b0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80035b4:	4b11      	ldr	r3, [pc, #68]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035b6:	4a12      	ldr	r2, [pc, #72]	; (8003600 <MX_USART1_UART_Init+0x50>)
 80035b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80035ba:	4b10      	ldr	r3, [pc, #64]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80035c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035c2:	4b0e      	ldr	r3, [pc, #56]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035c8:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035ce:	4b0b      	ldr	r3, [pc, #44]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035d4:	4b09      	ldr	r3, [pc, #36]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035d6:	220c      	movs	r2, #12
 80035d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035da:	4b08      	ldr	r3, [pc, #32]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035dc:	2200      	movs	r2, #0
 80035de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035e0:	4b06      	ldr	r3, [pc, #24]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035e6:	4805      	ldr	r0, [pc, #20]	; (80035fc <MX_USART1_UART_Init+0x4c>)
 80035e8:	f001 fa4e 	bl	8004a88 <HAL_UART_Init>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80035f2:	f7fe ff0e 	bl	8002412 <Error_Handler>
  }

}
 80035f6:	bf00      	nop
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20002048 	.word	0x20002048
 8003600:	40013800 	.word	0x40013800

08003604 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003608:	4b11      	ldr	r3, [pc, #68]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 800360a:	4a12      	ldr	r2, [pc, #72]	; (8003654 <MX_USART3_UART_Init+0x50>)
 800360c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800360e:	4b10      	ldr	r3, [pc, #64]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 8003610:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003614:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003616:	4b0e      	ldr	r3, [pc, #56]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 8003618:	2200      	movs	r2, #0
 800361a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800361c:	4b0c      	ldr	r3, [pc, #48]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 800361e:	2200      	movs	r2, #0
 8003620:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003622:	4b0b      	ldr	r3, [pc, #44]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 8003624:	2200      	movs	r2, #0
 8003626:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003628:	4b09      	ldr	r3, [pc, #36]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 800362a:	220c      	movs	r2, #12
 800362c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800362e:	4b08      	ldr	r3, [pc, #32]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 8003630:	2200      	movs	r2, #0
 8003632:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003634:	4b06      	ldr	r3, [pc, #24]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 8003636:	2200      	movs	r2, #0
 8003638:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800363a:	4805      	ldr	r0, [pc, #20]	; (8003650 <MX_USART3_UART_Init+0x4c>)
 800363c:	f001 fa24 	bl	8004a88 <HAL_UART_Init>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003646:	f7fe fee4 	bl	8002412 <Error_Handler>
  }

}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20002088 	.word	0x20002088
 8003654:	40004800 	.word	0x40004800

08003658 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b08c      	sub	sp, #48	; 0x30
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003660:	f107 031c 	add.w	r3, r7, #28
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
 8003668:	605a      	str	r2, [r3, #4]
 800366a:	609a      	str	r2, [r3, #8]
 800366c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a49      	ldr	r2, [pc, #292]	; (8003798 <HAL_UART_MspInit+0x140>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d13a      	bne.n	80036ee <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003678:	4b48      	ldr	r3, [pc, #288]	; (800379c <HAL_UART_MspInit+0x144>)
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	4a47      	ldr	r2, [pc, #284]	; (800379c <HAL_UART_MspInit+0x144>)
 800367e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003682:	6193      	str	r3, [r2, #24]
 8003684:	4b45      	ldr	r3, [pc, #276]	; (800379c <HAL_UART_MspInit+0x144>)
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003690:	4b42      	ldr	r3, [pc, #264]	; (800379c <HAL_UART_MspInit+0x144>)
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	4a41      	ldr	r2, [pc, #260]	; (800379c <HAL_UART_MspInit+0x144>)
 8003696:	f043 0304 	orr.w	r3, r3, #4
 800369a:	6193      	str	r3, [r2, #24]
 800369c:	4b3f      	ldr	r3, [pc, #252]	; (800379c <HAL_UART_MspInit+0x144>)
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	617b      	str	r3, [r7, #20]
 80036a6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80036a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ae:	2302      	movs	r3, #2
 80036b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036b2:	2303      	movs	r3, #3
 80036b4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036b6:	f107 031c 	add.w	r3, r7, #28
 80036ba:	4619      	mov	r1, r3
 80036bc:	4838      	ldr	r0, [pc, #224]	; (80037a0 <HAL_UART_MspInit+0x148>)
 80036be:	f000 fb95 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80036c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036c8:	2300      	movs	r3, #0
 80036ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036cc:	2300      	movs	r3, #0
 80036ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d0:	f107 031c 	add.w	r3, r7, #28
 80036d4:	4619      	mov	r1, r3
 80036d6:	4832      	ldr	r0, [pc, #200]	; (80037a0 <HAL_UART_MspInit+0x148>)
 80036d8:	f000 fb88 	bl	8003dec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80036dc:	2200      	movs	r2, #0
 80036de:	2100      	movs	r1, #0
 80036e0:	2025      	movs	r0, #37	; 0x25
 80036e2:	f000 fa44 	bl	8003b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80036e6:	2025      	movs	r0, #37	; 0x25
 80036e8:	f000 fa5d 	bl	8003ba6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80036ec:	e050      	b.n	8003790 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a2c      	ldr	r2, [pc, #176]	; (80037a4 <HAL_UART_MspInit+0x14c>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d14b      	bne.n	8003790 <HAL_UART_MspInit+0x138>
    __HAL_RCC_USART3_CLK_ENABLE();
 80036f8:	4b28      	ldr	r3, [pc, #160]	; (800379c <HAL_UART_MspInit+0x144>)
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	4a27      	ldr	r2, [pc, #156]	; (800379c <HAL_UART_MspInit+0x144>)
 80036fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003702:	61d3      	str	r3, [r2, #28]
 8003704:	4b25      	ldr	r3, [pc, #148]	; (800379c <HAL_UART_MspInit+0x144>)
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003710:	4b22      	ldr	r3, [pc, #136]	; (800379c <HAL_UART_MspInit+0x144>)
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	4a21      	ldr	r2, [pc, #132]	; (800379c <HAL_UART_MspInit+0x144>)
 8003716:	f043 0310 	orr.w	r3, r3, #16
 800371a:	6193      	str	r3, [r2, #24]
 800371c:	4b1f      	ldr	r3, [pc, #124]	; (800379c <HAL_UART_MspInit+0x144>)
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	f003 0310 	and.w	r3, r3, #16
 8003724:	60fb      	str	r3, [r7, #12]
 8003726:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003728:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800372c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800372e:	2302      	movs	r3, #2
 8003730:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003732:	2303      	movs	r3, #3
 8003734:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003736:	f107 031c 	add.w	r3, r7, #28
 800373a:	4619      	mov	r1, r3
 800373c:	481a      	ldr	r0, [pc, #104]	; (80037a8 <HAL_UART_MspInit+0x150>)
 800373e:	f000 fb55 	bl	8003dec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003742:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003746:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003748:	2300      	movs	r3, #0
 800374a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374c:	2300      	movs	r3, #0
 800374e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003750:	f107 031c 	add.w	r3, r7, #28
 8003754:	4619      	mov	r1, r3
 8003756:	4814      	ldr	r0, [pc, #80]	; (80037a8 <HAL_UART_MspInit+0x150>)
 8003758:	f000 fb48 	bl	8003dec <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800375c:	4b13      	ldr	r3, [pc, #76]	; (80037ac <HAL_UART_MspInit+0x154>)
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003764:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003768:	62fb      	str	r3, [r7, #44]	; 0x2c
 800376a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003770:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003774:	f043 0310 	orr.w	r3, r3, #16
 8003778:	62fb      	str	r3, [r7, #44]	; 0x2c
 800377a:	4a0c      	ldr	r2, [pc, #48]	; (80037ac <HAL_UART_MspInit+0x154>)
 800377c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800377e:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003780:	2200      	movs	r2, #0
 8003782:	2100      	movs	r1, #0
 8003784:	2027      	movs	r0, #39	; 0x27
 8003786:	f000 f9f2 	bl	8003b6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800378a:	2027      	movs	r0, #39	; 0x27
 800378c:	f000 fa0b 	bl	8003ba6 <HAL_NVIC_EnableIRQ>
}
 8003790:	bf00      	nop
 8003792:	3730      	adds	r7, #48	; 0x30
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40013800 	.word	0x40013800
 800379c:	40021000 	.word	0x40021000
 80037a0:	40010800 	.word	0x40010800
 80037a4:	40004800 	.word	0x40004800
 80037a8:	40011000 	.word	0x40011000
 80037ac:	40010000 	.word	0x40010000

080037b0 <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 1 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  HAL_UART_Transmit(&huart3, (uint8_t *)&rx_buffer, 1,0xFFFF);
 80037b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037bc:	2201      	movs	r2, #1
 80037be:	4929      	ldr	r1, [pc, #164]	; (8003864 <HAL_UART_RxCpltCallback+0xb4>)
 80037c0:	4829      	ldr	r0, [pc, #164]	; (8003868 <HAL_UART_RxCpltCallback+0xb8>)
 80037c2:	f001 f9ae 	bl	8004b22 <HAL_UART_Transmit>
  while(HAL_UART_GetState(&huart3) == HAL_UART_STATE_BUSY_TX);
 80037c6:	bf00      	nop
 80037c8:	4827      	ldr	r0, [pc, #156]	; (8003868 <HAL_UART_RxCpltCallback+0xb8>)
 80037ca:	f001 fba3 	bl	8004f14 <HAL_UART_GetState>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b21      	cmp	r3, #33	; 0x21
 80037d2:	d0f9      	beq.n	80037c8 <HAL_UART_RxCpltCallback+0x18>
  HAL_UART_Receive_IT(&huart3, (uint8_t *)&rx_buffer, 1);
 80037d4:	2201      	movs	r2, #1
 80037d6:	4923      	ldr	r1, [pc, #140]	; (8003864 <HAL_UART_RxCpltCallback+0xb4>)
 80037d8:	4823      	ldr	r0, [pc, #140]	; (8003868 <HAL_UART_RxCpltCallback+0xb8>)
 80037da:	f001 fa3b 	bl	8004c54 <HAL_UART_Receive_IT>
  //c means confrim face, s means start robot,b means begin solve ,e means end solve
  switch(rx_buffer)
 80037de:	4b21      	ldr	r3, [pc, #132]	; (8003864 <HAL_UART_RxCpltCallback+0xb4>)
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	3b62      	subs	r3, #98	; 0x62
 80037e6:	2b11      	cmp	r3, #17
 80037e8:	d836      	bhi.n	8003858 <HAL_UART_RxCpltCallback+0xa8>
 80037ea:	a201      	add	r2, pc, #4	; (adr r2, 80037f0 <HAL_UART_RxCpltCallback+0x40>)
 80037ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037f0:	08003849 	.word	0x08003849
 80037f4:	08003839 	.word	0x08003839
 80037f8:	08003859 	.word	0x08003859
 80037fc:	08003851 	.word	0x08003851
 8003800:	08003859 	.word	0x08003859
 8003804:	08003859 	.word	0x08003859
 8003808:	08003859 	.word	0x08003859
 800380c:	08003859 	.word	0x08003859
 8003810:	08003859 	.word	0x08003859
 8003814:	08003859 	.word	0x08003859
 8003818:	08003859 	.word	0x08003859
 800381c:	08003859 	.word	0x08003859
 8003820:	08003859 	.word	0x08003859
 8003824:	08003859 	.word	0x08003859
 8003828:	08003859 	.word	0x08003859
 800382c:	08003859 	.word	0x08003859
 8003830:	08003859 	.word	0x08003859
 8003834:	08003841 	.word	0x08003841
  {
    case 'c':
      bt_flags = 1;
 8003838:	4b0c      	ldr	r3, [pc, #48]	; (800386c <HAL_UART_RxCpltCallback+0xbc>)
 800383a:	2201      	movs	r2, #1
 800383c:	701a      	strb	r2, [r3, #0]
      break;
 800383e:	e00c      	b.n	800385a <HAL_UART_RxCpltCallback+0xaa>
    case 's':
      bt_flags = 2;
 8003840:	4b0a      	ldr	r3, [pc, #40]	; (800386c <HAL_UART_RxCpltCallback+0xbc>)
 8003842:	2202      	movs	r2, #2
 8003844:	701a      	strb	r2, [r3, #0]
      break;
 8003846:	e008      	b.n	800385a <HAL_UART_RxCpltCallback+0xaa>
    case 'b':
      bt_flags = 3;
 8003848:	4b08      	ldr	r3, [pc, #32]	; (800386c <HAL_UART_RxCpltCallback+0xbc>)
 800384a:	2203      	movs	r2, #3
 800384c:	701a      	strb	r2, [r3, #0]
      break;
 800384e:	e004      	b.n	800385a <HAL_UART_RxCpltCallback+0xaa>
    case 'e':
      bt_flags = 4;
 8003850:	4b06      	ldr	r3, [pc, #24]	; (800386c <HAL_UART_RxCpltCallback+0xbc>)
 8003852:	2204      	movs	r2, #4
 8003854:	701a      	strb	r2, [r3, #0]
      break;
 8003856:	e000      	b.n	800385a <HAL_UART_RxCpltCallback+0xaa>
    default:
      break;
 8003858:	bf00      	nop
  }
}
 800385a:	bf00      	nop
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	20002039 	.word	0x20002039
 8003868:	20002088 	.word	0x20002088
 800386c:	20002044 	.word	0x20002044

08003870 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003870:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003872:	e003      	b.n	800387c <LoopCopyDataInit>

08003874 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003874:	4b0b      	ldr	r3, [pc, #44]	; (80038a4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003876:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003878:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800387a:	3104      	adds	r1, #4

0800387c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800387c:	480a      	ldr	r0, [pc, #40]	; (80038a8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800387e:	4b0b      	ldr	r3, [pc, #44]	; (80038ac <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003880:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003882:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003884:	d3f6      	bcc.n	8003874 <CopyDataInit>
  ldr r2, =_sbss
 8003886:	4a0a      	ldr	r2, [pc, #40]	; (80038b0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003888:	e002      	b.n	8003890 <LoopFillZerobss>

0800388a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800388a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800388c:	f842 3b04 	str.w	r3, [r2], #4

08003890 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003890:	4b08      	ldr	r3, [pc, #32]	; (80038b4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003892:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003894:	d3f9      	bcc.n	800388a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003896:	f7ff fe85 	bl	80035a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800389a:	f001 fecb 	bl	8005634 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800389e:	f7fe fa97 	bl	8001dd0 <main>
  bx lr
 80038a2:	4770      	bx	lr
  ldr r3, =_sidata
 80038a4:	08007998 	.word	0x08007998
  ldr r0, =_sdata
 80038a8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80038ac:	200001b8 	.word	0x200001b8
  ldr r2, =_sbss
 80038b0:	200001b8 	.word	0x200001b8
  ldr r3, = _ebss
 80038b4:	200020dc 	.word	0x200020dc

080038b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038b8:	e7fe      	b.n	80038b8 <ADC1_2_IRQHandler>
	...

080038bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038c0:	4b08      	ldr	r3, [pc, #32]	; (80038e4 <HAL_Init+0x28>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a07      	ldr	r2, [pc, #28]	; (80038e4 <HAL_Init+0x28>)
 80038c6:	f043 0310 	orr.w	r3, r3, #16
 80038ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038cc:	2003      	movs	r0, #3
 80038ce:	f000 f943 	bl	8003b58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038d2:	2000      	movs	r0, #0
 80038d4:	f000 f808 	bl	80038e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038d8:	f7ff fce4 	bl	80032a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	40022000 	.word	0x40022000

080038e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038f0:	4b12      	ldr	r3, [pc, #72]	; (800393c <HAL_InitTick+0x54>)
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	4b12      	ldr	r3, [pc, #72]	; (8003940 <HAL_InitTick+0x58>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	4619      	mov	r1, r3
 80038fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003902:	fbb2 f3f3 	udiv	r3, r2, r3
 8003906:	4618      	mov	r0, r3
 8003908:	f000 f95b 	bl	8003bc2 <HAL_SYSTICK_Config>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e00e      	b.n	8003934 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2b0f      	cmp	r3, #15
 800391a:	d80a      	bhi.n	8003932 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800391c:	2200      	movs	r2, #0
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	f04f 30ff 	mov.w	r0, #4294967295
 8003924:	f000 f923 	bl	8003b6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003928:	4a06      	ldr	r2, [pc, #24]	; (8003944 <HAL_InitTick+0x5c>)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	e000      	b.n	8003934 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
}
 8003934:	4618      	mov	r0, r3
 8003936:	3708      	adds	r7, #8
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	20000148 	.word	0x20000148
 8003940:	20000150 	.word	0x20000150
 8003944:	2000014c 	.word	0x2000014c

08003948 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800394c:	4b05      	ldr	r3, [pc, #20]	; (8003964 <HAL_IncTick+0x1c>)
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	461a      	mov	r2, r3
 8003952:	4b05      	ldr	r3, [pc, #20]	; (8003968 <HAL_IncTick+0x20>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4413      	add	r3, r2
 8003958:	4a03      	ldr	r2, [pc, #12]	; (8003968 <HAL_IncTick+0x20>)
 800395a:	6013      	str	r3, [r2, #0]
}
 800395c:	bf00      	nop
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr
 8003964:	20000150 	.word	0x20000150
 8003968:	200020c8 	.word	0x200020c8

0800396c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  return uwTick;
 8003970:	4b02      	ldr	r3, [pc, #8]	; (800397c <HAL_GetTick+0x10>)
 8003972:	681b      	ldr	r3, [r3, #0]
}
 8003974:	4618      	mov	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr
 800397c:	200020c8 	.word	0x200020c8

08003980 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003988:	f7ff fff0 	bl	800396c <HAL_GetTick>
 800398c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003998:	d005      	beq.n	80039a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800399a:	4b0a      	ldr	r3, [pc, #40]	; (80039c4 <HAL_Delay+0x44>)
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4413      	add	r3, r2
 80039a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039a6:	bf00      	nop
 80039a8:	f7ff ffe0 	bl	800396c <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d8f7      	bhi.n	80039a8 <HAL_Delay+0x28>
  {
  }
}
 80039b8:	bf00      	nop
 80039ba:	bf00      	nop
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	20000150 	.word	0x20000150

080039c8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039d8:	4b0c      	ldr	r3, [pc, #48]	; (8003a0c <NVIC_SetPriorityGrouping+0x44>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039e4:	4013      	ands	r3, r2
 80039e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039fa:	4a04      	ldr	r2, [pc, #16]	; (8003a0c <NVIC_SetPriorityGrouping+0x44>)
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	60d3      	str	r3, [r2, #12]
}
 8003a00:	bf00      	nop
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bc80      	pop	{r7}
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	e000ed00 	.word	0xe000ed00

08003a10 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003a10:	b480      	push	{r7}
 8003a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a14:	4b04      	ldr	r3, [pc, #16]	; (8003a28 <NVIC_GetPriorityGrouping+0x18>)
 8003a16:	68db      	ldr	r3, [r3, #12]
 8003a18:	0a1b      	lsrs	r3, r3, #8
 8003a1a:	f003 0307 	and.w	r3, r3, #7
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	e000ed00 	.word	0xe000ed00

08003a2c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	4603      	mov	r3, r0
 8003a34:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003a36:	79fb      	ldrb	r3, [r7, #7]
 8003a38:	f003 021f 	and.w	r2, r3, #31
 8003a3c:	4906      	ldr	r1, [pc, #24]	; (8003a58 <NVIC_EnableIRQ+0x2c>)
 8003a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a42:	095b      	lsrs	r3, r3, #5
 8003a44:	2001      	movs	r0, #1
 8003a46:	fa00 f202 	lsl.w	r2, r0, r2
 8003a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bc80      	pop	{r7}
 8003a56:	4770      	bx	lr
 8003a58:	e000e100 	.word	0xe000e100

08003a5c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	6039      	str	r1, [r7, #0]
 8003a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	da0b      	bge.n	8003a88 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	b2da      	uxtb	r2, r3
 8003a74:	490c      	ldr	r1, [pc, #48]	; (8003aa8 <NVIC_SetPriority+0x4c>)
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	f003 030f 	and.w	r3, r3, #15
 8003a7c:	3b04      	subs	r3, #4
 8003a7e:	0112      	lsls	r2, r2, #4
 8003a80:	b2d2      	uxtb	r2, r2
 8003a82:	440b      	add	r3, r1
 8003a84:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a86:	e009      	b.n	8003a9c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	4907      	ldr	r1, [pc, #28]	; (8003aac <NVIC_SetPriority+0x50>)
 8003a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a92:	0112      	lsls	r2, r2, #4
 8003a94:	b2d2      	uxtb	r2, r2
 8003a96:	440b      	add	r3, r1
 8003a98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bc80      	pop	{r7}
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	e000ed00 	.word	0xe000ed00
 8003aac:	e000e100 	.word	0xe000e100

08003ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b089      	sub	sp, #36	; 0x24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 0307 	and.w	r3, r3, #7
 8003ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f1c3 0307 	rsb	r3, r3, #7
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	bf28      	it	cs
 8003ace:	2304      	movcs	r3, #4
 8003ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	2b06      	cmp	r3, #6
 8003ad8:	d902      	bls.n	8003ae0 <NVIC_EncodePriority+0x30>
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3b03      	subs	r3, #3
 8003ade:	e000      	b.n	8003ae2 <NVIC_EncodePriority+0x32>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	fa02 f303 	lsl.w	r3, r2, r3
 8003aee:	43da      	mvns	r2, r3
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	401a      	ands	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003af8:	f04f 31ff 	mov.w	r1, #4294967295
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	fa01 f303 	lsl.w	r3, r1, r3
 8003b02:	43d9      	mvns	r1, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b08:	4313      	orrs	r3, r2
         );
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3724      	adds	r7, #36	; 0x24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bc80      	pop	{r7}
 8003b12:	4770      	bx	lr

08003b14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b24:	d301      	bcc.n	8003b2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b26:	2301      	movs	r3, #1
 8003b28:	e00f      	b.n	8003b4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b2a:	4a0a      	ldr	r2, [pc, #40]	; (8003b54 <SysTick_Config+0x40>)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b32:	210f      	movs	r1, #15
 8003b34:	f04f 30ff 	mov.w	r0, #4294967295
 8003b38:	f7ff ff90 	bl	8003a5c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b3c:	4b05      	ldr	r3, [pc, #20]	; (8003b54 <SysTick_Config+0x40>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b42:	4b04      	ldr	r3, [pc, #16]	; (8003b54 <SysTick_Config+0x40>)
 8003b44:	2207      	movs	r2, #7
 8003b46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	e000e010 	.word	0xe000e010

08003b58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7ff ff31 	bl	80039c8 <NVIC_SetPriorityGrouping>
}
 8003b66:	bf00      	nop
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b086      	sub	sp, #24
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	4603      	mov	r3, r0
 8003b76:	60b9      	str	r1, [r7, #8]
 8003b78:	607a      	str	r2, [r7, #4]
 8003b7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b80:	f7ff ff46 	bl	8003a10 <NVIC_GetPriorityGrouping>
 8003b84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	68b9      	ldr	r1, [r7, #8]
 8003b8a:	6978      	ldr	r0, [r7, #20]
 8003b8c:	f7ff ff90 	bl	8003ab0 <NVIC_EncodePriority>
 8003b90:	4602      	mov	r2, r0
 8003b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b96:	4611      	mov	r1, r2
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff ff5f 	bl	8003a5c <NVIC_SetPriority>
}
 8003b9e:	bf00      	nop
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b082      	sub	sp, #8
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	4603      	mov	r3, r0
 8003bae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7ff ff39 	bl	8003a2c <NVIC_EnableIRQ>
}
 8003bba:	bf00      	nop
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b082      	sub	sp, #8
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7ff ffa2 	bl	8003b14 <SysTick_Config>
 8003bd0:	4603      	mov	r3, r0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
	...

08003bdc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003be4:	2300      	movs	r3, #0
 8003be6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d005      	beq.n	8003bfe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2204      	movs	r2, #4
 8003bf6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
 8003bfc:	e0d6      	b.n	8003dac <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 020e 	bic.w	r2, r2, #14
 8003c0c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0201 	bic.w	r2, r2, #1
 8003c1c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	461a      	mov	r2, r3
 8003c24:	4b64      	ldr	r3, [pc, #400]	; (8003db8 <HAL_DMA_Abort_IT+0x1dc>)
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d958      	bls.n	8003cdc <HAL_DMA_Abort_IT+0x100>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a63      	ldr	r2, [pc, #396]	; (8003dbc <HAL_DMA_Abort_IT+0x1e0>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d04f      	beq.n	8003cd4 <HAL_DMA_Abort_IT+0xf8>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a61      	ldr	r2, [pc, #388]	; (8003dc0 <HAL_DMA_Abort_IT+0x1e4>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d048      	beq.n	8003cd0 <HAL_DMA_Abort_IT+0xf4>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a60      	ldr	r2, [pc, #384]	; (8003dc4 <HAL_DMA_Abort_IT+0x1e8>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d040      	beq.n	8003cca <HAL_DMA_Abort_IT+0xee>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a5e      	ldr	r2, [pc, #376]	; (8003dc8 <HAL_DMA_Abort_IT+0x1ec>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d038      	beq.n	8003cc4 <HAL_DMA_Abort_IT+0xe8>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a5d      	ldr	r2, [pc, #372]	; (8003dcc <HAL_DMA_Abort_IT+0x1f0>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d030      	beq.n	8003cbe <HAL_DMA_Abort_IT+0xe2>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a5b      	ldr	r2, [pc, #364]	; (8003dd0 <HAL_DMA_Abort_IT+0x1f4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d028      	beq.n	8003cb8 <HAL_DMA_Abort_IT+0xdc>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a53      	ldr	r2, [pc, #332]	; (8003db8 <HAL_DMA_Abort_IT+0x1dc>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d020      	beq.n	8003cb2 <HAL_DMA_Abort_IT+0xd6>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a57      	ldr	r2, [pc, #348]	; (8003dd4 <HAL_DMA_Abort_IT+0x1f8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d019      	beq.n	8003cae <HAL_DMA_Abort_IT+0xd2>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a56      	ldr	r2, [pc, #344]	; (8003dd8 <HAL_DMA_Abort_IT+0x1fc>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d012      	beq.n	8003caa <HAL_DMA_Abort_IT+0xce>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a54      	ldr	r2, [pc, #336]	; (8003ddc <HAL_DMA_Abort_IT+0x200>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d00a      	beq.n	8003ca4 <HAL_DMA_Abort_IT+0xc8>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a53      	ldr	r2, [pc, #332]	; (8003de0 <HAL_DMA_Abort_IT+0x204>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d102      	bne.n	8003c9e <HAL_DMA_Abort_IT+0xc2>
 8003c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c9c:	e01b      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003c9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ca2:	e018      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003ca4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ca8:	e015      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003caa:	2310      	movs	r3, #16
 8003cac:	e013      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e011      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cb2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003cb6:	e00e      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cb8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003cbc:	e00b      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cbe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003cc2:	e008      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cc8:	e005      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cce:	e002      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	e000      	b.n	8003cd6 <HAL_DMA_Abort_IT+0xfa>
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	4a43      	ldr	r2, [pc, #268]	; (8003de4 <HAL_DMA_Abort_IT+0x208>)
 8003cd8:	6053      	str	r3, [r2, #4]
 8003cda:	e057      	b.n	8003d8c <HAL_DMA_Abort_IT+0x1b0>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a36      	ldr	r2, [pc, #216]	; (8003dbc <HAL_DMA_Abort_IT+0x1e0>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d04f      	beq.n	8003d86 <HAL_DMA_Abort_IT+0x1aa>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a35      	ldr	r2, [pc, #212]	; (8003dc0 <HAL_DMA_Abort_IT+0x1e4>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d048      	beq.n	8003d82 <HAL_DMA_Abort_IT+0x1a6>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a33      	ldr	r2, [pc, #204]	; (8003dc4 <HAL_DMA_Abort_IT+0x1e8>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d040      	beq.n	8003d7c <HAL_DMA_Abort_IT+0x1a0>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a32      	ldr	r2, [pc, #200]	; (8003dc8 <HAL_DMA_Abort_IT+0x1ec>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d038      	beq.n	8003d76 <HAL_DMA_Abort_IT+0x19a>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a30      	ldr	r2, [pc, #192]	; (8003dcc <HAL_DMA_Abort_IT+0x1f0>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d030      	beq.n	8003d70 <HAL_DMA_Abort_IT+0x194>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a2f      	ldr	r2, [pc, #188]	; (8003dd0 <HAL_DMA_Abort_IT+0x1f4>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d028      	beq.n	8003d6a <HAL_DMA_Abort_IT+0x18e>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a26      	ldr	r2, [pc, #152]	; (8003db8 <HAL_DMA_Abort_IT+0x1dc>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d020      	beq.n	8003d64 <HAL_DMA_Abort_IT+0x188>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a2b      	ldr	r2, [pc, #172]	; (8003dd4 <HAL_DMA_Abort_IT+0x1f8>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d019      	beq.n	8003d60 <HAL_DMA_Abort_IT+0x184>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a29      	ldr	r2, [pc, #164]	; (8003dd8 <HAL_DMA_Abort_IT+0x1fc>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d012      	beq.n	8003d5c <HAL_DMA_Abort_IT+0x180>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a28      	ldr	r2, [pc, #160]	; (8003ddc <HAL_DMA_Abort_IT+0x200>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d00a      	beq.n	8003d56 <HAL_DMA_Abort_IT+0x17a>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a26      	ldr	r2, [pc, #152]	; (8003de0 <HAL_DMA_Abort_IT+0x204>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d102      	bne.n	8003d50 <HAL_DMA_Abort_IT+0x174>
 8003d4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d4e:	e01b      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d54:	e018      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d5a:	e015      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d5c:	2310      	movs	r3, #16
 8003d5e:	e013      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d60:	2301      	movs	r3, #1
 8003d62:	e011      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d68:	e00e      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d6a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003d6e:	e00b      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d74:	e008      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d7a:	e005      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d80:	e002      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d82:	2310      	movs	r3, #16
 8003d84:	e000      	b.n	8003d88 <HAL_DMA_Abort_IT+0x1ac>
 8003d86:	2301      	movs	r3, #1
 8003d88:	4a17      	ldr	r2, [pc, #92]	; (8003de8 <HAL_DMA_Abort_IT+0x20c>)
 8003d8a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	4798      	blx	r3
    } 
  }
  return status;
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	40020080 	.word	0x40020080
 8003dbc:	40020008 	.word	0x40020008
 8003dc0:	4002001c 	.word	0x4002001c
 8003dc4:	40020030 	.word	0x40020030
 8003dc8:	40020044 	.word	0x40020044
 8003dcc:	40020058 	.word	0x40020058
 8003dd0:	4002006c 	.word	0x4002006c
 8003dd4:	40020408 	.word	0x40020408
 8003dd8:	4002041c 	.word	0x4002041c
 8003ddc:	40020430 	.word	0x40020430
 8003de0:	40020444 	.word	0x40020444
 8003de4:	40020400 	.word	0x40020400
 8003de8:	40020000 	.word	0x40020000

08003dec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b08b      	sub	sp, #44	; 0x2c
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e0e:	e179      	b.n	8004104 <HAL_GPIO_Init+0x318>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8003e10:	2201      	movs	r2, #1
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	fa02 f303 	lsl.w	r3, r2, r3
 8003e18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	69fa      	ldr	r2, [r7, #28]
 8003e20:	4013      	ands	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003e24:	69ba      	ldr	r2, [r7, #24]
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	f040 8168 	bne.w	80040fe <HAL_GPIO_Init+0x312>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4a96      	ldr	r2, [pc, #600]	; (800408c <HAL_GPIO_Init+0x2a0>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d05e      	beq.n	8003ef6 <HAL_GPIO_Init+0x10a>
 8003e38:	4a94      	ldr	r2, [pc, #592]	; (800408c <HAL_GPIO_Init+0x2a0>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d875      	bhi.n	8003f2a <HAL_GPIO_Init+0x13e>
 8003e3e:	4a94      	ldr	r2, [pc, #592]	; (8004090 <HAL_GPIO_Init+0x2a4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d058      	beq.n	8003ef6 <HAL_GPIO_Init+0x10a>
 8003e44:	4a92      	ldr	r2, [pc, #584]	; (8004090 <HAL_GPIO_Init+0x2a4>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d86f      	bhi.n	8003f2a <HAL_GPIO_Init+0x13e>
 8003e4a:	4a92      	ldr	r2, [pc, #584]	; (8004094 <HAL_GPIO_Init+0x2a8>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d052      	beq.n	8003ef6 <HAL_GPIO_Init+0x10a>
 8003e50:	4a90      	ldr	r2, [pc, #576]	; (8004094 <HAL_GPIO_Init+0x2a8>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d869      	bhi.n	8003f2a <HAL_GPIO_Init+0x13e>
 8003e56:	4a90      	ldr	r2, [pc, #576]	; (8004098 <HAL_GPIO_Init+0x2ac>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d04c      	beq.n	8003ef6 <HAL_GPIO_Init+0x10a>
 8003e5c:	4a8e      	ldr	r2, [pc, #568]	; (8004098 <HAL_GPIO_Init+0x2ac>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d863      	bhi.n	8003f2a <HAL_GPIO_Init+0x13e>
 8003e62:	4a8e      	ldr	r2, [pc, #568]	; (800409c <HAL_GPIO_Init+0x2b0>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d046      	beq.n	8003ef6 <HAL_GPIO_Init+0x10a>
 8003e68:	4a8c      	ldr	r2, [pc, #560]	; (800409c <HAL_GPIO_Init+0x2b0>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d85d      	bhi.n	8003f2a <HAL_GPIO_Init+0x13e>
 8003e6e:	2b12      	cmp	r3, #18
 8003e70:	d82a      	bhi.n	8003ec8 <HAL_GPIO_Init+0xdc>
 8003e72:	2b12      	cmp	r3, #18
 8003e74:	d859      	bhi.n	8003f2a <HAL_GPIO_Init+0x13e>
 8003e76:	a201      	add	r2, pc, #4	; (adr r2, 8003e7c <HAL_GPIO_Init+0x90>)
 8003e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e7c:	08003ef7 	.word	0x08003ef7
 8003e80:	08003ed1 	.word	0x08003ed1
 8003e84:	08003ee3 	.word	0x08003ee3
 8003e88:	08003f25 	.word	0x08003f25
 8003e8c:	08003f2b 	.word	0x08003f2b
 8003e90:	08003f2b 	.word	0x08003f2b
 8003e94:	08003f2b 	.word	0x08003f2b
 8003e98:	08003f2b 	.word	0x08003f2b
 8003e9c:	08003f2b 	.word	0x08003f2b
 8003ea0:	08003f2b 	.word	0x08003f2b
 8003ea4:	08003f2b 	.word	0x08003f2b
 8003ea8:	08003f2b 	.word	0x08003f2b
 8003eac:	08003f2b 	.word	0x08003f2b
 8003eb0:	08003f2b 	.word	0x08003f2b
 8003eb4:	08003f2b 	.word	0x08003f2b
 8003eb8:	08003f2b 	.word	0x08003f2b
 8003ebc:	08003f2b 	.word	0x08003f2b
 8003ec0:	08003ed9 	.word	0x08003ed9
 8003ec4:	08003eed 	.word	0x08003eed
 8003ec8:	4a75      	ldr	r2, [pc, #468]	; (80040a0 <HAL_GPIO_Init+0x2b4>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d013      	beq.n	8003ef6 <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003ece:	e02c      	b.n	8003f2a <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	623b      	str	r3, [r7, #32]
          break;
 8003ed6:	e029      	b.n	8003f2c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	3304      	adds	r3, #4
 8003ede:	623b      	str	r3, [r7, #32]
          break;
 8003ee0:	e024      	b.n	8003f2c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	3308      	adds	r3, #8
 8003ee8:	623b      	str	r3, [r7, #32]
          break;
 8003eea:	e01f      	b.n	8003f2c <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	330c      	adds	r3, #12
 8003ef2:	623b      	str	r3, [r7, #32]
          break;
 8003ef4:	e01a      	b.n	8003f2c <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d102      	bne.n	8003f04 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003efe:	2304      	movs	r3, #4
 8003f00:	623b      	str	r3, [r7, #32]
          break;
 8003f02:	e013      	b.n	8003f2c <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d105      	bne.n	8003f18 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f0c:	2308      	movs	r3, #8
 8003f0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	69fa      	ldr	r2, [r7, #28]
 8003f14:	611a      	str	r2, [r3, #16]
          break;
 8003f16:	e009      	b.n	8003f2c <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f18:	2308      	movs	r3, #8
 8003f1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	69fa      	ldr	r2, [r7, #28]
 8003f20:	615a      	str	r2, [r3, #20]
          break;
 8003f22:	e003      	b.n	8003f2c <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003f24:	2300      	movs	r3, #0
 8003f26:	623b      	str	r3, [r7, #32]
          break;
 8003f28:	e000      	b.n	8003f2c <HAL_GPIO_Init+0x140>
          break;
 8003f2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	2bff      	cmp	r3, #255	; 0xff
 8003f30:	d801      	bhi.n	8003f36 <HAL_GPIO_Init+0x14a>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	e001      	b.n	8003f3a <HAL_GPIO_Init+0x14e>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3304      	adds	r3, #4
 8003f3a:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	2bff      	cmp	r3, #255	; 0xff
 8003f40:	d802      	bhi.n	8003f48 <HAL_GPIO_Init+0x15c>
 8003f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	e002      	b.n	8003f4e <HAL_GPIO_Init+0x162>
 8003f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4a:	3b08      	subs	r3, #8
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	210f      	movs	r1, #15
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	401a      	ands	r2, r3
 8003f60:	6a39      	ldr	r1, [r7, #32]
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	fa01 f303 	lsl.w	r3, r1, r3
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 80c1 	beq.w	80040fe <HAL_GPIO_Init+0x312>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003f7c:	4b49      	ldr	r3, [pc, #292]	; (80040a4 <HAL_GPIO_Init+0x2b8>)
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	4a48      	ldr	r2, [pc, #288]	; (80040a4 <HAL_GPIO_Init+0x2b8>)
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	6193      	str	r3, [r2, #24]
 8003f88:	4b46      	ldr	r3, [pc, #280]	; (80040a4 <HAL_GPIO_Init+0x2b8>)
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	60bb      	str	r3, [r7, #8]
 8003f92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8003f94:	4a44      	ldr	r2, [pc, #272]	; (80040a8 <HAL_GPIO_Init+0x2bc>)
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	089b      	lsrs	r3, r3, #2
 8003f9a:	3302      	adds	r3, #2
 8003f9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa4:	f003 0303 	and.w	r3, r3, #3
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	220f      	movs	r2, #15
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	697a      	ldr	r2, [r7, #20]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	4a3c      	ldr	r2, [pc, #240]	; (80040ac <HAL_GPIO_Init+0x2c0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d01f      	beq.n	8004000 <HAL_GPIO_Init+0x214>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a3b      	ldr	r2, [pc, #236]	; (80040b0 <HAL_GPIO_Init+0x2c4>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d019      	beq.n	8003ffc <HAL_GPIO_Init+0x210>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a3a      	ldr	r2, [pc, #232]	; (80040b4 <HAL_GPIO_Init+0x2c8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d013      	beq.n	8003ff8 <HAL_GPIO_Init+0x20c>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a39      	ldr	r2, [pc, #228]	; (80040b8 <HAL_GPIO_Init+0x2cc>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d00d      	beq.n	8003ff4 <HAL_GPIO_Init+0x208>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a38      	ldr	r2, [pc, #224]	; (80040bc <HAL_GPIO_Init+0x2d0>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d007      	beq.n	8003ff0 <HAL_GPIO_Init+0x204>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a37      	ldr	r2, [pc, #220]	; (80040c0 <HAL_GPIO_Init+0x2d4>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d101      	bne.n	8003fec <HAL_GPIO_Init+0x200>
 8003fe8:	2305      	movs	r3, #5
 8003fea:	e00a      	b.n	8004002 <HAL_GPIO_Init+0x216>
 8003fec:	2306      	movs	r3, #6
 8003fee:	e008      	b.n	8004002 <HAL_GPIO_Init+0x216>
 8003ff0:	2304      	movs	r3, #4
 8003ff2:	e006      	b.n	8004002 <HAL_GPIO_Init+0x216>
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e004      	b.n	8004002 <HAL_GPIO_Init+0x216>
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	e002      	b.n	8004002 <HAL_GPIO_Init+0x216>
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e000      	b.n	8004002 <HAL_GPIO_Init+0x216>
 8004000:	2300      	movs	r3, #0
 8004002:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004004:	f002 0203 	and.w	r2, r2, #3
 8004008:	0092      	lsls	r2, r2, #2
 800400a:	4093      	lsls	r3, r2
 800400c:	697a      	ldr	r2, [r7, #20]
 800400e:	4313      	orrs	r3, r2
 8004010:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8004012:	4925      	ldr	r1, [pc, #148]	; (80040a8 <HAL_GPIO_Init+0x2bc>)
 8004014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004016:	089b      	lsrs	r3, r3, #2
 8004018:	3302      	adds	r3, #2
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d006      	beq.n	800403a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800402c:	4b25      	ldr	r3, [pc, #148]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	4924      	ldr	r1, [pc, #144]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	4313      	orrs	r3, r2
 8004036:	600b      	str	r3, [r1, #0]
 8004038:	e006      	b.n	8004048 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800403a:	4b22      	ldr	r3, [pc, #136]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	43db      	mvns	r3, r3
 8004042:	4920      	ldr	r1, [pc, #128]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 8004044:	4013      	ands	r3, r2
 8004046:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d006      	beq.n	8004062 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004054:	4b1b      	ldr	r3, [pc, #108]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	491a      	ldr	r1, [pc, #104]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	4313      	orrs	r3, r2
 800405e:	604b      	str	r3, [r1, #4]
 8004060:	e006      	b.n	8004070 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004062:	4b18      	ldr	r3, [pc, #96]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 8004064:	685a      	ldr	r2, [r3, #4]
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	43db      	mvns	r3, r3
 800406a:	4916      	ldr	r1, [pc, #88]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 800406c:	4013      	ands	r3, r2
 800406e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d025      	beq.n	80040c8 <HAL_GPIO_Init+0x2dc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800407c:	4b11      	ldr	r3, [pc, #68]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 800407e:	689a      	ldr	r2, [r3, #8]
 8004080:	4910      	ldr	r1, [pc, #64]	; (80040c4 <HAL_GPIO_Init+0x2d8>)
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	4313      	orrs	r3, r2
 8004086:	608b      	str	r3, [r1, #8]
 8004088:	e025      	b.n	80040d6 <HAL_GPIO_Init+0x2ea>
 800408a:	bf00      	nop
 800408c:	10320000 	.word	0x10320000
 8004090:	10310000 	.word	0x10310000
 8004094:	10220000 	.word	0x10220000
 8004098:	10210000 	.word	0x10210000
 800409c:	10120000 	.word	0x10120000
 80040a0:	10110000 	.word	0x10110000
 80040a4:	40021000 	.word	0x40021000
 80040a8:	40010000 	.word	0x40010000
 80040ac:	40010800 	.word	0x40010800
 80040b0:	40010c00 	.word	0x40010c00
 80040b4:	40011000 	.word	0x40011000
 80040b8:	40011400 	.word	0x40011400
 80040bc:	40011800 	.word	0x40011800
 80040c0:	40011c00 	.word	0x40011c00
 80040c4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80040c8:	4b13      	ldr	r3, [pc, #76]	; (8004118 <HAL_GPIO_Init+0x32c>)
 80040ca:	689a      	ldr	r2, [r3, #8]
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	43db      	mvns	r3, r3
 80040d0:	4911      	ldr	r1, [pc, #68]	; (8004118 <HAL_GPIO_Init+0x32c>)
 80040d2:	4013      	ands	r3, r2
 80040d4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d006      	beq.n	80040f0 <HAL_GPIO_Init+0x304>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80040e2:	4b0d      	ldr	r3, [pc, #52]	; (8004118 <HAL_GPIO_Init+0x32c>)
 80040e4:	68da      	ldr	r2, [r3, #12]
 80040e6:	490c      	ldr	r1, [pc, #48]	; (8004118 <HAL_GPIO_Init+0x32c>)
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60cb      	str	r3, [r1, #12]
 80040ee:	e006      	b.n	80040fe <HAL_GPIO_Init+0x312>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80040f0:	4b09      	ldr	r3, [pc, #36]	; (8004118 <HAL_GPIO_Init+0x32c>)
 80040f2:	68da      	ldr	r2, [r3, #12]
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	43db      	mvns	r3, r3
 80040f8:	4907      	ldr	r1, [pc, #28]	; (8004118 <HAL_GPIO_Init+0x32c>)
 80040fa:	4013      	ands	r3, r2
 80040fc:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	3301      	adds	r3, #1
 8004102:	627b      	str	r3, [r7, #36]	; 0x24
 8004104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004106:	2b0f      	cmp	r3, #15
 8004108:	f67f ae82 	bls.w	8003e10 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	372c      	adds	r7, #44	; 0x2c
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr
 8004118:	40010400 	.word	0x40010400

0800411c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689a      	ldr	r2, [r3, #8]
 800412c:	887b      	ldrh	r3, [r7, #2]
 800412e:	4013      	ands	r3, r2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004134:	2301      	movs	r3, #1
 8004136:	73fb      	strb	r3, [r7, #15]
 8004138:	e001      	b.n	800413e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800413a:	2300      	movs	r3, #0
 800413c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004140:	4618      	mov	r0, r3
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	bc80      	pop	{r7}
 8004148:	4770      	bx	lr

0800414a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800414a:	b480      	push	{r7}
 800414c:	b083      	sub	sp, #12
 800414e:	af00      	add	r7, sp, #0
 8004150:	6078      	str	r0, [r7, #4]
 8004152:	460b      	mov	r3, r1
 8004154:	807b      	strh	r3, [r7, #2]
 8004156:	4613      	mov	r3, r2
 8004158:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800415a:	787b      	ldrb	r3, [r7, #1]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004160:	887a      	ldrh	r2, [r7, #2]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004166:	e003      	b.n	8004170 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004168:	887b      	ldrh	r3, [r7, #2]
 800416a:	041a      	lsls	r2, r3, #16
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	611a      	str	r2, [r3, #16]
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	bc80      	pop	{r7}
 8004178:	4770      	bx	lr
	...

0800417c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b082      	sub	sp, #8
 8004180:	af00      	add	r7, sp, #0
 8004182:	4603      	mov	r3, r0
 8004184:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004186:	4b08      	ldr	r3, [pc, #32]	; (80041a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004188:	695a      	ldr	r2, [r3, #20]
 800418a:	88fb      	ldrh	r3, [r7, #6]
 800418c:	4013      	ands	r3, r2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d006      	beq.n	80041a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004192:	4a05      	ldr	r2, [pc, #20]	; (80041a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004194:	88fb      	ldrh	r3, [r7, #6]
 8004196:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004198:	88fb      	ldrh	r3, [r7, #6]
 800419a:	4618      	mov	r0, r3
 800419c:	f000 f806 	bl	80041ac <HAL_GPIO_EXTI_Callback>
  }
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	40010400 	.word	0x40010400

080041ac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bc80      	pop	{r7}
 80041be:	4770      	bx	lr

080041c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80041c8:	2300      	movs	r3, #0
 80041ca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 8087 	beq.w	80042e8 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80041da:	4b92      	ldr	r3, [pc, #584]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f003 030c 	and.w	r3, r3, #12
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d00c      	beq.n	8004200 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041e6:	4b8f      	ldr	r3, [pc, #572]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f003 030c 	and.w	r3, r3, #12
 80041ee:	2b08      	cmp	r3, #8
 80041f0:	d112      	bne.n	8004218 <HAL_RCC_OscConfig+0x58>
 80041f2:	4b8c      	ldr	r3, [pc, #560]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041fe:	d10b      	bne.n	8004218 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004200:	4b88      	ldr	r3, [pc, #544]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d06c      	beq.n	80042e6 <HAL_RCC_OscConfig+0x126>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d168      	bne.n	80042e6 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e22d      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004220:	d106      	bne.n	8004230 <HAL_RCC_OscConfig+0x70>
 8004222:	4b80      	ldr	r3, [pc, #512]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a7f      	ldr	r2, [pc, #508]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800422c:	6013      	str	r3, [r2, #0]
 800422e:	e02e      	b.n	800428e <HAL_RCC_OscConfig+0xce>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10c      	bne.n	8004252 <HAL_RCC_OscConfig+0x92>
 8004238:	4b7a      	ldr	r3, [pc, #488]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a79      	ldr	r2, [pc, #484]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800423e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004242:	6013      	str	r3, [r2, #0]
 8004244:	4b77      	ldr	r3, [pc, #476]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a76      	ldr	r2, [pc, #472]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800424a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800424e:	6013      	str	r3, [r2, #0]
 8004250:	e01d      	b.n	800428e <HAL_RCC_OscConfig+0xce>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800425a:	d10c      	bne.n	8004276 <HAL_RCC_OscConfig+0xb6>
 800425c:	4b71      	ldr	r3, [pc, #452]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a70      	ldr	r2, [pc, #448]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004262:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004266:	6013      	str	r3, [r2, #0]
 8004268:	4b6e      	ldr	r3, [pc, #440]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a6d      	ldr	r2, [pc, #436]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800426e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004272:	6013      	str	r3, [r2, #0]
 8004274:	e00b      	b.n	800428e <HAL_RCC_OscConfig+0xce>
 8004276:	4b6b      	ldr	r3, [pc, #428]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a6a      	ldr	r2, [pc, #424]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800427c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	4b68      	ldr	r3, [pc, #416]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a67      	ldr	r2, [pc, #412]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004288:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800428c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d013      	beq.n	80042be <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004296:	f7ff fb69 	bl	800396c <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800429e:	f7ff fb65 	bl	800396c <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b64      	cmp	r3, #100	; 0x64
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e1e1      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042b0:	4b5c      	ldr	r3, [pc, #368]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0f0      	beq.n	800429e <HAL_RCC_OscConfig+0xde>
 80042bc:	e014      	b.n	80042e8 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042be:	f7ff fb55 	bl	800396c <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042c6:	f7ff fb51 	bl	800396c <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b64      	cmp	r3, #100	; 0x64
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e1cd      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042d8:	4b52      	ldr	r3, [pc, #328]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1f0      	bne.n	80042c6 <HAL_RCC_OscConfig+0x106>
 80042e4:	e000      	b.n	80042e8 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d063      	beq.n	80043bc <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80042f4:	4b4b      	ldr	r3, [pc, #300]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f003 030c 	and.w	r3, r3, #12
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00b      	beq.n	8004318 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004300:	4b48      	ldr	r3, [pc, #288]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f003 030c 	and.w	r3, r3, #12
 8004308:	2b08      	cmp	r3, #8
 800430a:	d11c      	bne.n	8004346 <HAL_RCC_OscConfig+0x186>
 800430c:	4b45      	ldr	r3, [pc, #276]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d116      	bne.n	8004346 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004318:	4b42      	ldr	r3, [pc, #264]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d005      	beq.n	8004330 <HAL_RCC_OscConfig+0x170>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d001      	beq.n	8004330 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e1a1      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004330:	4b3c      	ldr	r3, [pc, #240]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	695b      	ldr	r3, [r3, #20]
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	4939      	ldr	r1, [pc, #228]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004340:	4313      	orrs	r3, r2
 8004342:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004344:	e03a      	b.n	80043bc <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d020      	beq.n	8004390 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800434e:	4b36      	ldr	r3, [pc, #216]	; (8004428 <HAL_RCC_OscConfig+0x268>)
 8004350:	2201      	movs	r2, #1
 8004352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7ff fb0a 	bl	800396c <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800435c:	f7ff fb06 	bl	800396c <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e182      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800436e:	4b2d      	ldr	r3, [pc, #180]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0f0      	beq.n	800435c <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800437a:	4b2a      	ldr	r3, [pc, #168]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	4926      	ldr	r1, [pc, #152]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 800438a:	4313      	orrs	r3, r2
 800438c:	600b      	str	r3, [r1, #0]
 800438e:	e015      	b.n	80043bc <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004390:	4b25      	ldr	r3, [pc, #148]	; (8004428 <HAL_RCC_OscConfig+0x268>)
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004396:	f7ff fae9 	bl	800396c <HAL_GetTick>
 800439a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800439c:	e008      	b.n	80043b0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800439e:	f7ff fae5 	bl	800396c <HAL_GetTick>
 80043a2:	4602      	mov	r2, r0
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	1ad3      	subs	r3, r2, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d901      	bls.n	80043b0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e161      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043b0:	4b1c      	ldr	r3, [pc, #112]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0302 	and.w	r3, r3, #2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1f0      	bne.n	800439e <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0308 	and.w	r3, r3, #8
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d039      	beq.n	800443c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d019      	beq.n	8004404 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043d0:	4b16      	ldr	r3, [pc, #88]	; (800442c <HAL_RCC_OscConfig+0x26c>)
 80043d2:	2201      	movs	r2, #1
 80043d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043d6:	f7ff fac9 	bl	800396c <HAL_GetTick>
 80043da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043de:	f7ff fac5 	bl	800396c <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e141      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043f0:	4b0c      	ldr	r3, [pc, #48]	; (8004424 <HAL_RCC_OscConfig+0x264>)
 80043f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d0f0      	beq.n	80043de <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80043fc:	2001      	movs	r0, #1
 80043fe:	f000 fadf 	bl	80049c0 <RCC_Delay>
 8004402:	e01b      	b.n	800443c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004404:	4b09      	ldr	r3, [pc, #36]	; (800442c <HAL_RCC_OscConfig+0x26c>)
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800440a:	f7ff faaf 	bl	800396c <HAL_GetTick>
 800440e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004410:	e00e      	b.n	8004430 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004412:	f7ff faab 	bl	800396c <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	2b02      	cmp	r3, #2
 800441e:	d907      	bls.n	8004430 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e127      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
 8004424:	40021000 	.word	0x40021000
 8004428:	42420000 	.word	0x42420000
 800442c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004430:	4b92      	ldr	r3, [pc, #584]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1ea      	bne.n	8004412 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0304 	and.w	r3, r3, #4
 8004444:	2b00      	cmp	r3, #0
 8004446:	f000 80a6 	beq.w	8004596 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800444a:	2300      	movs	r3, #0
 800444c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800444e:	4b8b      	ldr	r3, [pc, #556]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10d      	bne.n	8004476 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800445a:	4b88      	ldr	r3, [pc, #544]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	4a87      	ldr	r2, [pc, #540]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004464:	61d3      	str	r3, [r2, #28]
 8004466:	4b85      	ldr	r3, [pc, #532]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004468:	69db      	ldr	r3, [r3, #28]
 800446a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004472:	2301      	movs	r3, #1
 8004474:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004476:	4b82      	ldr	r3, [pc, #520]	; (8004680 <HAL_RCC_OscConfig+0x4c0>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800447e:	2b00      	cmp	r3, #0
 8004480:	d118      	bne.n	80044b4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004482:	4b7f      	ldr	r3, [pc, #508]	; (8004680 <HAL_RCC_OscConfig+0x4c0>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a7e      	ldr	r2, [pc, #504]	; (8004680 <HAL_RCC_OscConfig+0x4c0>)
 8004488:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800448c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800448e:	f7ff fa6d 	bl	800396c <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004494:	e008      	b.n	80044a8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004496:	f7ff fa69 	bl	800396c <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b64      	cmp	r3, #100	; 0x64
 80044a2:	d901      	bls.n	80044a8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e0e5      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044a8:	4b75      	ldr	r3, [pc, #468]	; (8004680 <HAL_RCC_OscConfig+0x4c0>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0f0      	beq.n	8004496 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d106      	bne.n	80044ca <HAL_RCC_OscConfig+0x30a>
 80044bc:	4b6f      	ldr	r3, [pc, #444]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	4a6e      	ldr	r2, [pc, #440]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	6213      	str	r3, [r2, #32]
 80044c8:	e02d      	b.n	8004526 <HAL_RCC_OscConfig+0x366>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10c      	bne.n	80044ec <HAL_RCC_OscConfig+0x32c>
 80044d2:	4b6a      	ldr	r3, [pc, #424]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	4a69      	ldr	r2, [pc, #420]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044d8:	f023 0301 	bic.w	r3, r3, #1
 80044dc:	6213      	str	r3, [r2, #32]
 80044de:	4b67      	ldr	r3, [pc, #412]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	4a66      	ldr	r2, [pc, #408]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044e4:	f023 0304 	bic.w	r3, r3, #4
 80044e8:	6213      	str	r3, [r2, #32]
 80044ea:	e01c      	b.n	8004526 <HAL_RCC_OscConfig+0x366>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	2b05      	cmp	r3, #5
 80044f2:	d10c      	bne.n	800450e <HAL_RCC_OscConfig+0x34e>
 80044f4:	4b61      	ldr	r3, [pc, #388]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	4a60      	ldr	r2, [pc, #384]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80044fa:	f043 0304 	orr.w	r3, r3, #4
 80044fe:	6213      	str	r3, [r2, #32]
 8004500:	4b5e      	ldr	r3, [pc, #376]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	4a5d      	ldr	r2, [pc, #372]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	6213      	str	r3, [r2, #32]
 800450c:	e00b      	b.n	8004526 <HAL_RCC_OscConfig+0x366>
 800450e:	4b5b      	ldr	r3, [pc, #364]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	4a5a      	ldr	r2, [pc, #360]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004514:	f023 0301 	bic.w	r3, r3, #1
 8004518:	6213      	str	r3, [r2, #32]
 800451a:	4b58      	ldr	r3, [pc, #352]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	4a57      	ldr	r2, [pc, #348]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004520:	f023 0304 	bic.w	r3, r3, #4
 8004524:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d015      	beq.n	800455a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800452e:	f7ff fa1d 	bl	800396c <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004534:	e00a      	b.n	800454c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004536:	f7ff fa19 	bl	800396c <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	f241 3288 	movw	r2, #5000	; 0x1388
 8004544:	4293      	cmp	r3, r2
 8004546:	d901      	bls.n	800454c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e093      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800454c:	4b4b      	ldr	r3, [pc, #300]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0ee      	beq.n	8004536 <HAL_RCC_OscConfig+0x376>
 8004558:	e014      	b.n	8004584 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800455a:	f7ff fa07 	bl	800396c <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004560:	e00a      	b.n	8004578 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004562:	f7ff fa03 	bl	800396c <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004570:	4293      	cmp	r3, r2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e07d      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004578:	4b40      	ldr	r3, [pc, #256]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 800457a:	6a1b      	ldr	r3, [r3, #32]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1ee      	bne.n	8004562 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004584:	7dfb      	ldrb	r3, [r7, #23]
 8004586:	2b01      	cmp	r3, #1
 8004588:	d105      	bne.n	8004596 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800458a:	4b3c      	ldr	r3, [pc, #240]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	4a3b      	ldr	r2, [pc, #236]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004594:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d069      	beq.n	8004672 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800459e:	4b37      	ldr	r3, [pc, #220]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f003 030c 	and.w	r3, r3, #12
 80045a6:	2b08      	cmp	r3, #8
 80045a8:	d061      	beq.n	800466e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	2b02      	cmp	r3, #2
 80045b0:	d146      	bne.n	8004640 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045b2:	4b34      	ldr	r3, [pc, #208]	; (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b8:	f7ff f9d8 	bl	800396c <HAL_GetTick>
 80045bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045be:	e008      	b.n	80045d2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045c0:	f7ff f9d4 	bl	800396c <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d901      	bls.n	80045d2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e050      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045d2:	4b2a      	ldr	r3, [pc, #168]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d1f0      	bne.n	80045c0 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a1b      	ldr	r3, [r3, #32]
 80045e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045e6:	d108      	bne.n	80045fa <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045e8:	4b24      	ldr	r3, [pc, #144]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	4921      	ldr	r1, [pc, #132]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045fa:	4b20      	ldr	r3, [pc, #128]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a19      	ldr	r1, [r3, #32]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460a:	430b      	orrs	r3, r1
 800460c:	491b      	ldr	r1, [pc, #108]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 800460e:	4313      	orrs	r3, r2
 8004610:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004612:	4b1c      	ldr	r3, [pc, #112]	; (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004614:	2201      	movs	r2, #1
 8004616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004618:	f7ff f9a8 	bl	800396c <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800461e:	e008      	b.n	8004632 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004620:	f7ff f9a4 	bl	800396c <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b02      	cmp	r3, #2
 800462c:	d901      	bls.n	8004632 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e020      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004632:	4b12      	ldr	r3, [pc, #72]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0f0      	beq.n	8004620 <HAL_RCC_OscConfig+0x460>
 800463e:	e018      	b.n	8004672 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004640:	4b10      	ldr	r3, [pc, #64]	; (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004646:	f7ff f991 	bl	800396c <HAL_GetTick>
 800464a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800464c:	e008      	b.n	8004660 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800464e:	f7ff f98d 	bl	800396c <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d901      	bls.n	8004660 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e009      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004660:	4b06      	ldr	r3, [pc, #24]	; (800467c <HAL_RCC_OscConfig+0x4bc>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1f0      	bne.n	800464e <HAL_RCC_OscConfig+0x48e>
 800466c:	e001      	b.n	8004672 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40021000 	.word	0x40021000
 8004680:	40007000 	.word	0x40007000
 8004684:	42420060 	.word	0x42420060

08004688 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004696:	4b7e      	ldr	r3, [pc, #504]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0307 	and.w	r3, r3, #7
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d910      	bls.n	80046c6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046a4:	4b7a      	ldr	r3, [pc, #488]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f023 0207 	bic.w	r2, r3, #7
 80046ac:	4978      	ldr	r1, [pc, #480]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046b4:	4b76      	ldr	r3, [pc, #472]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d001      	beq.n	80046c6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e0e0      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0302 	and.w	r3, r3, #2
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d020      	beq.n	8004714 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0304 	and.w	r3, r3, #4
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046de:	4b6d      	ldr	r3, [pc, #436]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	4a6c      	ldr	r2, [pc, #432]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 80046e4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80046e8:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d005      	beq.n	8004702 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046f6:	4b67      	ldr	r3, [pc, #412]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	4a66      	ldr	r2, [pc, #408]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 80046fc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004700:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004702:	4b64      	ldr	r3, [pc, #400]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	4961      	ldr	r1, [pc, #388]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004710:	4313      	orrs	r3, r2
 8004712:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b00      	cmp	r3, #0
 800471e:	d06a      	beq.n	80047f6 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b01      	cmp	r3, #1
 8004726:	d107      	bne.n	8004738 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004728:	4b5a      	ldr	r3, [pc, #360]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d115      	bne.n	8004760 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e0a7      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	2b02      	cmp	r3, #2
 800473e:	d107      	bne.n	8004750 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004740:	4b54      	ldr	r3, [pc, #336]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d109      	bne.n	8004760 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e09b      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004750:	4b50      	ldr	r3, [pc, #320]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d101      	bne.n	8004760 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e093      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004760:	4b4c      	ldr	r3, [pc, #304]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f023 0203 	bic.w	r2, r3, #3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	4949      	ldr	r1, [pc, #292]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 800476e:	4313      	orrs	r3, r2
 8004770:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004772:	f7ff f8fb 	bl	800396c <HAL_GetTick>
 8004776:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d112      	bne.n	80047a6 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004780:	e00a      	b.n	8004798 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004782:	f7ff f8f3 	bl	800396c <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004790:	4293      	cmp	r3, r2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e077      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004798:	4b3e      	ldr	r3, [pc, #248]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 030c 	and.w	r3, r3, #12
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	d1ee      	bne.n	8004782 <HAL_RCC_ClockConfig+0xfa>
 80047a4:	e027      	b.n	80047f6 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d11d      	bne.n	80047ea <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047ae:	e00a      	b.n	80047c6 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047b0:	f7ff f8dc 	bl	800396c <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80047be:	4293      	cmp	r3, r2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e060      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047c6:	4b33      	ldr	r3, [pc, #204]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f003 030c 	and.w	r3, r3, #12
 80047ce:	2b08      	cmp	r3, #8
 80047d0:	d1ee      	bne.n	80047b0 <HAL_RCC_ClockConfig+0x128>
 80047d2:	e010      	b.n	80047f6 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047d4:	f7ff f8ca 	bl	800396c <HAL_GetTick>
 80047d8:	4602      	mov	r2, r0
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	f241 3288 	movw	r2, #5000	; 0x1388
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e04e      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80047ea:	4b2a      	ldr	r3, [pc, #168]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1ee      	bne.n	80047d4 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80047f6:	4b26      	ldr	r3, [pc, #152]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0307 	and.w	r3, r3, #7
 80047fe:	683a      	ldr	r2, [r7, #0]
 8004800:	429a      	cmp	r2, r3
 8004802:	d210      	bcs.n	8004826 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004804:	4b22      	ldr	r3, [pc, #136]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f023 0207 	bic.w	r2, r3, #7
 800480c:	4920      	ldr	r1, [pc, #128]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	4313      	orrs	r3, r2
 8004812:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004814:	4b1e      	ldr	r3, [pc, #120]	; (8004890 <HAL_RCC_ClockConfig+0x208>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	429a      	cmp	r2, r3
 8004820:	d001      	beq.n	8004826 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e030      	b.n	8004888 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b00      	cmp	r3, #0
 8004830:	d008      	beq.n	8004844 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004832:	4b18      	ldr	r3, [pc, #96]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	4915      	ldr	r1, [pc, #84]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004840:	4313      	orrs	r3, r2
 8004842:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0308 	and.w	r3, r3, #8
 800484c:	2b00      	cmp	r3, #0
 800484e:	d009      	beq.n	8004864 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004850:	4b10      	ldr	r3, [pc, #64]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	490d      	ldr	r1, [pc, #52]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 8004860:	4313      	orrs	r3, r2
 8004862:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004864:	f000 f81c 	bl	80048a0 <HAL_RCC_GetSysClockFreq>
 8004868:	4602      	mov	r2, r0
 800486a:	4b0a      	ldr	r3, [pc, #40]	; (8004894 <HAL_RCC_ClockConfig+0x20c>)
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	091b      	lsrs	r3, r3, #4
 8004870:	f003 030f 	and.w	r3, r3, #15
 8004874:	4908      	ldr	r1, [pc, #32]	; (8004898 <HAL_RCC_ClockConfig+0x210>)
 8004876:	5ccb      	ldrb	r3, [r1, r3]
 8004878:	fa22 f303 	lsr.w	r3, r2, r3
 800487c:	4a07      	ldr	r2, [pc, #28]	; (800489c <HAL_RCC_ClockConfig+0x214>)
 800487e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004880:	2000      	movs	r0, #0
 8004882:	f7ff f831 	bl	80038e8 <HAL_InitTick>
  
  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3710      	adds	r7, #16
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40022000 	.word	0x40022000
 8004894:	40021000 	.word	0x40021000
 8004898:	080078e4 	.word	0x080078e4
 800489c:	20000148 	.word	0x20000148

080048a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048a0:	b490      	push	{r4, r7}
 80048a2:	b08a      	sub	sp, #40	; 0x28
 80048a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80048a6:	4b29      	ldr	r3, [pc, #164]	; (800494c <HAL_RCC_GetSysClockFreq+0xac>)
 80048a8:	1d3c      	adds	r4, r7, #4
 80048aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80048ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80048b0:	f240 2301 	movw	r3, #513	; 0x201
 80048b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80048b6:	2300      	movs	r3, #0
 80048b8:	61fb      	str	r3, [r7, #28]
 80048ba:	2300      	movs	r3, #0
 80048bc:	61bb      	str	r3, [r7, #24]
 80048be:	2300      	movs	r3, #0
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24
 80048c2:	2300      	movs	r3, #0
 80048c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048ca:	4b21      	ldr	r3, [pc, #132]	; (8004950 <HAL_RCC_GetSysClockFreq+0xb0>)
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048d0:	69fb      	ldr	r3, [r7, #28]
 80048d2:	f003 030c 	and.w	r3, r3, #12
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	d002      	beq.n	80048e0 <HAL_RCC_GetSysClockFreq+0x40>
 80048da:	2b08      	cmp	r3, #8
 80048dc:	d003      	beq.n	80048e6 <HAL_RCC_GetSysClockFreq+0x46>
 80048de:	e02b      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048e0:	4b1c      	ldr	r3, [pc, #112]	; (8004954 <HAL_RCC_GetSysClockFreq+0xb4>)
 80048e2:	623b      	str	r3, [r7, #32]
      break;
 80048e4:	e02b      	b.n	800493e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	0c9b      	lsrs	r3, r3, #18
 80048ea:	f003 030f 	and.w	r3, r3, #15
 80048ee:	3328      	adds	r3, #40	; 0x28
 80048f0:	443b      	add	r3, r7
 80048f2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80048f6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d012      	beq.n	8004928 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004902:	4b13      	ldr	r3, [pc, #76]	; (8004950 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	0c5b      	lsrs	r3, r3, #17
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	3328      	adds	r3, #40	; 0x28
 800490e:	443b      	add	r3, r7
 8004910:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004914:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	4a0e      	ldr	r2, [pc, #56]	; (8004954 <HAL_RCC_GetSysClockFreq+0xb4>)
 800491a:	fb03 f202 	mul.w	r2, r3, r2
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	fbb2 f3f3 	udiv	r3, r2, r3
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
 8004926:	e004      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	4a0b      	ldr	r2, [pc, #44]	; (8004958 <HAL_RCC_GetSysClockFreq+0xb8>)
 800492c:	fb02 f303 	mul.w	r3, r2, r3
 8004930:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004934:	623b      	str	r3, [r7, #32]
      break;
 8004936:	e002      	b.n	800493e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004938:	4b06      	ldr	r3, [pc, #24]	; (8004954 <HAL_RCC_GetSysClockFreq+0xb4>)
 800493a:	623b      	str	r3, [r7, #32]
      break;
 800493c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800493e:	6a3b      	ldr	r3, [r7, #32]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3728      	adds	r7, #40	; 0x28
 8004944:	46bd      	mov	sp, r7
 8004946:	bc90      	pop	{r4, r7}
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	08006ee0 	.word	0x08006ee0
 8004950:	40021000 	.word	0x40021000
 8004954:	007a1200 	.word	0x007a1200
 8004958:	003d0900 	.word	0x003d0900

0800495c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004960:	4b02      	ldr	r3, [pc, #8]	; (800496c <HAL_RCC_GetHCLKFreq+0x10>)
 8004962:	681b      	ldr	r3, [r3, #0]
}
 8004964:	4618      	mov	r0, r3
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr
 800496c:	20000148 	.word	0x20000148

08004970 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004974:	f7ff fff2 	bl	800495c <HAL_RCC_GetHCLKFreq>
 8004978:	4602      	mov	r2, r0
 800497a:	4b05      	ldr	r3, [pc, #20]	; (8004990 <HAL_RCC_GetPCLK1Freq+0x20>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	0a1b      	lsrs	r3, r3, #8
 8004980:	f003 0307 	and.w	r3, r3, #7
 8004984:	4903      	ldr	r1, [pc, #12]	; (8004994 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004986:	5ccb      	ldrb	r3, [r1, r3]
 8004988:	fa22 f303 	lsr.w	r3, r2, r3
}    
 800498c:	4618      	mov	r0, r3
 800498e:	bd80      	pop	{r7, pc}
 8004990:	40021000 	.word	0x40021000
 8004994:	080078f4 	.word	0x080078f4

08004998 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800499c:	f7ff ffde 	bl	800495c <HAL_RCC_GetHCLKFreq>
 80049a0:	4602      	mov	r2, r0
 80049a2:	4b05      	ldr	r3, [pc, #20]	; (80049b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	0adb      	lsrs	r3, r3, #11
 80049a8:	f003 0307 	and.w	r3, r3, #7
 80049ac:	4903      	ldr	r1, [pc, #12]	; (80049bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ae:	5ccb      	ldrb	r3, [r1, r3]
 80049b0:	fa22 f303 	lsr.w	r3, r2, r3
} 
 80049b4:	4618      	mov	r0, r3
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40021000 	.word	0x40021000
 80049bc:	080078f4 	.word	0x080078f4

080049c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80049c8:	4b0b      	ldr	r3, [pc, #44]	; (80049f8 <RCC_Delay+0x38>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a0b      	ldr	r2, [pc, #44]	; (80049fc <RCC_Delay+0x3c>)
 80049ce:	fba2 2303 	umull	r2, r3, r2, r3
 80049d2:	0a5b      	lsrs	r3, r3, #9
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	fb02 f303 	mul.w	r3, r2, r3
 80049da:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80049dc:	bf00      	nop
}
 80049de:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	1e5a      	subs	r2, r3, #1
 80049e4:	60fa      	str	r2, [r7, #12]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1f8      	bne.n	80049dc <RCC_Delay+0x1c>
}
 80049ea:	bf00      	nop
 80049ec:	bf00      	nop
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bc80      	pop	{r7}
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	20000148 	.word	0x20000148
 80049fc:	10624dd3 	.word	0x10624dd3

08004a00 <HAL_SRAM_Init>:
  * @param  Timing: Pointer to SRAM control timing structure 
  * @param  ExtTiming: Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e034      	b.n	8004a80 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d106      	bne.n	8004a30 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f7fc fbfc 	bl	8001228 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	3308      	adds	r3, #8
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	f000 fd08 	bl	8005450 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6818      	ldr	r0, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	461a      	mov	r2, r3
 8004a4a:	68b9      	ldr	r1, [r7, #8]
 8004a4c:	f000 fd80 	bl	8005550 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6858      	ldr	r0, [r3, #4]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5c:	6879      	ldr	r1, [r7, #4]
 8004a5e:	f000 fdab 	bl	80055b8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	6892      	ldr	r2, [r2, #8]
 8004a6a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	6892      	ldr	r2, [r2, #8]
 8004a76:	f041 0101 	orr.w	r1, r1, #1
 8004a7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3710      	adds	r7, #16
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e03f      	b.n	8004b1a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d106      	bne.n	8004ab4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fe fdd2 	bl	8003658 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2224      	movs	r2, #36	; 0x24
 8004ab8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aca:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fba7 	bl	8005220 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695a      	ldr	r2, [r3, #20]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004af0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b00:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b088      	sub	sp, #32
 8004b26:	af02      	add	r7, sp, #8
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	603b      	str	r3, [r7, #0]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	f040 8083 	bne.w	8004c4a <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d002      	beq.n	8004b50 <HAL_UART_Transmit+0x2e>
 8004b4a:	88fb      	ldrh	r3, [r7, #6]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d101      	bne.n	8004b54 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e07b      	b.n	8004c4c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d101      	bne.n	8004b62 <HAL_UART_Transmit+0x40>
 8004b5e:	2302      	movs	r3, #2
 8004b60:	e074      	b.n	8004c4c <HAL_UART_Transmit+0x12a>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2221      	movs	r2, #33	; 0x21
 8004b74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004b78:	f7fe fef8 	bl	800396c <HAL_GetTick>
 8004b7c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	88fa      	ldrh	r2, [r7, #6]
 8004b82:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	88fa      	ldrh	r2, [r7, #6]
 8004b88:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8004b8a:	e042      	b.n	8004c12 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	3b01      	subs	r3, #1
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ba2:	d122      	bne.n	8004bea <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	2200      	movs	r2, #0
 8004bac:	2180      	movs	r1, #128	; 0x80
 8004bae:	68f8      	ldr	r0, [r7, #12]
 8004bb0:	f000 f9cd 	bl	8004f4e <UART_WaitOnFlagUntilTimeout>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e046      	b.n	8004c4c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	881b      	ldrh	r3, [r3, #0]
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bd0:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d103      	bne.n	8004be2 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	3302      	adds	r3, #2
 8004bde:	60bb      	str	r3, [r7, #8]
 8004be0:	e017      	b.n	8004c12 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	3301      	adds	r3, #1
 8004be6:	60bb      	str	r3, [r7, #8]
 8004be8:	e013      	b.n	8004c12 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	2180      	movs	r1, #128	; 0x80
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 f9aa 	bl	8004f4e <UART_WaitOnFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e023      	b.n	8004c4c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	1c5a      	adds	r2, r3, #1
 8004c08:	60ba      	str	r2, [r7, #8]
 8004c0a:	781a      	ldrb	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d1b7      	bne.n	8004b8c <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	9300      	str	r3, [sp, #0]
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	2200      	movs	r2, #0
 8004c24:	2140      	movs	r1, #64	; 0x40
 8004c26:	68f8      	ldr	r0, [r7, #12]
 8004c28:	f000 f991 	bl	8004f4e <UART_WaitOnFlagUntilTimeout>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e00a      	b.n	8004c4c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004c46:	2300      	movs	r3, #0
 8004c48:	e000      	b.n	8004c4c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004c4a:	2302      	movs	r3, #2
  }
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3718      	adds	r7, #24
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b20      	cmp	r3, #32
 8004c6c:	d140      	bne.n	8004cf0 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004c6e:	68bb      	ldr	r3, [r7, #8]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d002      	beq.n	8004c7a <HAL_UART_Receive_IT+0x26>
 8004c74:	88fb      	ldrh	r3, [r7, #6]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e039      	b.n	8004cf2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_UART_Receive_IT+0x38>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e032      	b.n	8004cf2 <HAL_UART_Receive_IT+0x9e>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	68ba      	ldr	r2, [r7, #8]
 8004c98:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	88fa      	ldrh	r2, [r7, #6]
 8004c9e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	88fa      	ldrh	r2, [r7, #6]
 8004ca4:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2222      	movs	r2, #34	; 0x22
 8004cb0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68da      	ldr	r2, [r3, #12]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cca:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	695a      	ldr	r2, [r3, #20]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f042 0201 	orr.w	r2, r2, #1
 8004cda:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f042 0220 	orr.w	r2, r2, #32
 8004cea:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004cec:	2300      	movs	r3, #0
 8004cee:	e000      	b.n	8004cf2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004cf0:	2302      	movs	r3, #2
  }
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bc80      	pop	{r7}
 8004cfa:	4770      	bx	lr

08004cfc <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b088      	sub	sp, #32
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	f003 030f 	and.w	r3, r3, #15
 8004d2a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10d      	bne.n	8004d4e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	f003 0320 	and.w	r3, r3, #32
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d008      	beq.n	8004d4e <HAL_UART_IRQHandler+0x52>
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	f003 0320 	and.w	r3, r3, #32
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 f9e9 	bl	800511e <UART_Receive_IT>
      return;
 8004d4c:	e0cb      	b.n	8004ee6 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f000 80ab 	beq.w	8004eac <HAL_UART_IRQHandler+0x1b0>
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d105      	bne.n	8004d6c <HAL_UART_IRQHandler+0x70>
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f000 80a0 	beq.w	8004eac <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00a      	beq.n	8004d8c <HAL_UART_IRQHandler+0x90>
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d005      	beq.n	8004d8c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d84:	f043 0201 	orr.w	r2, r3, #1
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	f003 0304 	and.w	r3, r3, #4
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00a      	beq.n	8004dac <HAL_UART_IRQHandler+0xb0>
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d005      	beq.n	8004dac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da4:	f043 0202 	orr.w	r2, r3, #2
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	f003 0302 	and.w	r3, r3, #2
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <HAL_UART_IRQHandler+0xd0>
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc4:	f043 0204 	orr.w	r2, r3, #4
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d00a      	beq.n	8004dec <HAL_UART_IRQHandler+0xf0>
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f003 0301 	and.w	r3, r3, #1
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004de4:	f043 0208 	orr.w	r2, r3, #8
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d077      	beq.n	8004ee4 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	f003 0320 	and.w	r3, r3, #32
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d007      	beq.n	8004e0e <HAL_UART_IRQHandler+0x112>
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f003 0320 	and.w	r3, r3, #32
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 f988 	bl	800511e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	bf14      	ite	ne
 8004e1c:	2301      	movne	r3, #1
 8004e1e:	2300      	moveq	r3, #0
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d102      	bne.n	8004e36 <HAL_UART_IRQHandler+0x13a>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d031      	beq.n	8004e9a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f8d3 	bl	8004fe2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d023      	beq.n	8004e92 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	695a      	ldr	r2, [r3, #20]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e58:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d013      	beq.n	8004e8a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e66:	4a21      	ldr	r2, [pc, #132]	; (8004eec <HAL_UART_IRQHandler+0x1f0>)
 8004e68:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7fe feb4 	bl	8003bdc <HAL_DMA_Abort_IT>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d016      	beq.n	8004ea8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e84:	4610      	mov	r0, r2
 8004e86:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e88:	e00e      	b.n	8004ea8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f839 	bl	8004f02 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e90:	e00a      	b.n	8004ea8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 f835 	bl	8004f02 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e98:	e006      	b.n	8004ea8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f831 	bl	8004f02 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004ea6:	e01d      	b.n	8004ee4 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea8:	bf00      	nop
    return;
 8004eaa:	e01b      	b.n	8004ee4 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d008      	beq.n	8004ec8 <HAL_UART_IRQHandler+0x1cc>
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d003      	beq.n	8004ec8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f8bf 	bl	8005044 <UART_Transmit_IT>
    return;
 8004ec6:	e00e      	b.n	8004ee6 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d009      	beq.n	8004ee6 <HAL_UART_IRQHandler+0x1ea>
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d004      	beq.n	8004ee6 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f906 	bl	80050ee <UART_EndTransmit_IT>
    return;
 8004ee2:	e000      	b.n	8004ee6 <HAL_UART_IRQHandler+0x1ea>
    return;
 8004ee4:	bf00      	nop
  }
}
 8004ee6:	3720      	adds	r7, #32
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	0800501d 	.word	0x0800501d

08004ef0 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004ef8:	bf00      	nop
 8004efa:	370c      	adds	r7, #12
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bc80      	pop	{r7}
 8004f00:	4770      	bx	lr

08004f02 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f02:	b480      	push	{r7}
 8004f04:	b083      	sub	sp, #12
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8004f0a:	bf00      	nop
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bc80      	pop	{r7}
 8004f12:	4770      	bx	lr

08004f14 <HAL_UART_GetState>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b085      	sub	sp, #20
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t temp1= 0x00U, temp2 = 0x00U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	60fb      	str	r3, [r7, #12]
 8004f20:	2300      	movs	r3, #0
 8004f22:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	60bb      	str	r3, [r7, #8]
  
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	4313      	orrs	r3, r2
 8004f42:	b2db      	uxtb	r3, r3
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bc80      	pop	{r7}
 8004f4c:	4770      	bx	lr

08004f4e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004f4e:	b580      	push	{r7, lr}
 8004f50:	b084      	sub	sp, #16
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	60f8      	str	r0, [r7, #12]
 8004f56:	60b9      	str	r1, [r7, #8]
 8004f58:	603b      	str	r3, [r7, #0]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004f5e:	e02c      	b.n	8004fba <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f66:	d028      	beq.n	8004fba <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d007      	beq.n	8004f7e <UART_WaitOnFlagUntilTimeout+0x30>
 8004f6e:	f7fe fcfd 	bl	800396c <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d21d      	bcs.n	8004fba <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004f8c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	695a      	ldr	r2, [r3, #20]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 0201 	bic.w	r2, r2, #1
 8004f9c:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2220      	movs	r2, #32
 8004faa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e00f      	b.n	8004fda <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	68ba      	ldr	r2, [r7, #8]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	bf0c      	ite	eq
 8004fca:	2301      	moveq	r3, #1
 8004fcc:	2300      	movne	r3, #0
 8004fce:	b2db      	uxtb	r3, r3
 8004fd0:	461a      	mov	r2, r3
 8004fd2:	79fb      	ldrb	r3, [r7, #7]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d0c3      	beq.n	8004f60 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004fd8:	2300      	movs	r3, #0
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}

08004fe2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b083      	sub	sp, #12
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68da      	ldr	r2, [r3, #12]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004ff8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695a      	ldr	r2, [r3, #20]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0201 	bic.w	r2, r2, #1
 8005008:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	bc80      	pop	{r7}
 800501a:	4770      	bx	lr

0800501c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005028:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff ff63 	bl	8004f02 <HAL_UART_ErrorCallback>
}
 800503c:	bf00      	nop
 800503e:	3710      	adds	r7, #16
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2b21      	cmp	r3, #33	; 0x21
 8005056:	d144      	bne.n	80050e2 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005060:	d11a      	bne.n	8005098 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a1b      	ldr	r3, [r3, #32]
 8005066:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	881b      	ldrh	r3, [r3, #0]
 800506c:	461a      	mov	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005076:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d105      	bne.n	800508c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a1b      	ldr	r3, [r3, #32]
 8005084:	1c9a      	adds	r2, r3, #2
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	621a      	str	r2, [r3, #32]
 800508a:	e00e      	b.n	80050aa <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a1b      	ldr	r3, [r3, #32]
 8005090:	1c5a      	adds	r2, r3, #1
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	621a      	str	r2, [r3, #32]
 8005096:	e008      	b.n	80050aa <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	1c59      	adds	r1, r3, #1
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	6211      	str	r1, [r2, #32]
 80050a2:	781a      	ldrb	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	687a      	ldr	r2, [r7, #4]
 80050b6:	4619      	mov	r1, r3
 80050b8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10f      	bne.n	80050de <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050cc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050dc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	e000      	b.n	80050e4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80050e2:	2302      	movs	r3, #2
  }
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3714      	adds	r7, #20
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bc80      	pop	{r7}
 80050ec:	4770      	bx	lr

080050ee <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b082      	sub	sp, #8
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68da      	ldr	r2, [r3, #12]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005104:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2220      	movs	r2, #32
 800510a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7ff feee 	bl	8004ef0 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b084      	sub	sp, #16
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800512c:	b2db      	uxtb	r3, r3
 800512e:	2b22      	cmp	r3, #34	; 0x22
 8005130:	d171      	bne.n	8005216 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800513a:	d123      	bne.n	8005184 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005140:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10e      	bne.n	8005168 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	b29b      	uxth	r3, r3
 8005152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005156:	b29a      	uxth	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005160:	1c9a      	adds	r2, r3, #2
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	629a      	str	r2, [r3, #40]	; 0x28
 8005166:	e029      	b.n	80051bc <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	b29b      	uxth	r3, r3
 8005170:	b2db      	uxtb	r3, r3
 8005172:	b29a      	uxth	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800517c:	1c5a      	adds	r2, r3, #1
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	629a      	str	r2, [r3, #40]	; 0x28
 8005182:	e01b      	b.n	80051bc <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10a      	bne.n	80051a2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	6858      	ldr	r0, [r3, #4]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005196:	1c59      	adds	r1, r3, #1
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6291      	str	r1, [r2, #40]	; 0x28
 800519c:	b2c2      	uxtb	r2, r0
 800519e:	701a      	strb	r2, [r3, #0]
 80051a0:	e00c      	b.n	80051bc <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ae:	1c58      	adds	r0, r3, #1
 80051b0:	6879      	ldr	r1, [r7, #4]
 80051b2:	6288      	str	r0, [r1, #40]	; 0x28
 80051b4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80051b8:	b2d2      	uxtb	r2, r2
 80051ba:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	4619      	mov	r1, r3
 80051ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d120      	bne.n	8005212 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68da      	ldr	r2, [r3, #12]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f022 0220 	bic.w	r2, r2, #32
 80051de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68da      	ldr	r2, [r3, #12]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80051ee:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695a      	ldr	r2, [r3, #20]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0201 	bic.w	r2, r2, #1
 80051fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2220      	movs	r2, #32
 8005204:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f7fe fad1 	bl	80037b0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800520e:	2300      	movs	r3, #0
 8005210:	e002      	b.n	8005218 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005212:	2300      	movs	r3, #0
 8005214:	e000      	b.n	8005218 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005216:	2302      	movs	r3, #2
  }
}
 8005218:	4618      	mov	r0, r3
 800521a:	3710      	adds	r7, #16
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}

08005220 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005220:	b5b0      	push	{r4, r5, r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005228:	2300      	movs	r3, #0
 800522a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	430a      	orrs	r2, r1
 8005240:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	4313      	orrs	r3, r2
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	4313      	orrs	r3, r2
 8005256:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005262:	f023 030c 	bic.w	r3, r3, #12
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6812      	ldr	r2, [r2, #0]
 800526a:	68f9      	ldr	r1, [r7, #12]
 800526c:	430b      	orrs	r3, r1
 800526e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	699a      	ldr	r2, [r3, #24]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	430a      	orrs	r2, r1
 8005284:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a6f      	ldr	r2, [pc, #444]	; (8005448 <UART_SetConfig+0x228>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d16b      	bne.n	8005368 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005290:	f7ff fb82 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 8005294:	4602      	mov	r2, r0
 8005296:	4613      	mov	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	009a      	lsls	r2, r3, #2
 800529e:	441a      	add	r2, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052aa:	4a68      	ldr	r2, [pc, #416]	; (800544c <UART_SetConfig+0x22c>)
 80052ac:	fba2 2303 	umull	r2, r3, r2, r3
 80052b0:	095b      	lsrs	r3, r3, #5
 80052b2:	011c      	lsls	r4, r3, #4
 80052b4:	f7ff fb70 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 80052b8:	4602      	mov	r2, r0
 80052ba:	4613      	mov	r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	4413      	add	r3, r2
 80052c0:	009a      	lsls	r2, r3, #2
 80052c2:	441a      	add	r2, r3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	fbb2 f5f3 	udiv	r5, r2, r3
 80052ce:	f7ff fb63 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 80052d2:	4602      	mov	r2, r0
 80052d4:	4613      	mov	r3, r2
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	009a      	lsls	r2, r3, #2
 80052dc:	441a      	add	r2, r3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e8:	4a58      	ldr	r2, [pc, #352]	; (800544c <UART_SetConfig+0x22c>)
 80052ea:	fba2 2303 	umull	r2, r3, r2, r3
 80052ee:	095b      	lsrs	r3, r3, #5
 80052f0:	2264      	movs	r2, #100	; 0x64
 80052f2:	fb02 f303 	mul.w	r3, r2, r3
 80052f6:	1aeb      	subs	r3, r5, r3
 80052f8:	011b      	lsls	r3, r3, #4
 80052fa:	3332      	adds	r3, #50	; 0x32
 80052fc:	4a53      	ldr	r2, [pc, #332]	; (800544c <UART_SetConfig+0x22c>)
 80052fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005302:	095b      	lsrs	r3, r3, #5
 8005304:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005308:	441c      	add	r4, r3
 800530a:	f7ff fb45 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 800530e:	4602      	mov	r2, r0
 8005310:	4613      	mov	r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	4413      	add	r3, r2
 8005316:	009a      	lsls	r2, r3, #2
 8005318:	441a      	add	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	fbb2 f5f3 	udiv	r5, r2, r3
 8005324:	f7ff fb38 	bl	8004998 <HAL_RCC_GetPCLK2Freq>
 8005328:	4602      	mov	r2, r0
 800532a:	4613      	mov	r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	4413      	add	r3, r2
 8005330:	009a      	lsls	r2, r3, #2
 8005332:	441a      	add	r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	fbb2 f3f3 	udiv	r3, r2, r3
 800533e:	4a43      	ldr	r2, [pc, #268]	; (800544c <UART_SetConfig+0x22c>)
 8005340:	fba2 2303 	umull	r2, r3, r2, r3
 8005344:	095b      	lsrs	r3, r3, #5
 8005346:	2264      	movs	r2, #100	; 0x64
 8005348:	fb02 f303 	mul.w	r3, r2, r3
 800534c:	1aeb      	subs	r3, r5, r3
 800534e:	011b      	lsls	r3, r3, #4
 8005350:	3332      	adds	r3, #50	; 0x32
 8005352:	4a3e      	ldr	r2, [pc, #248]	; (800544c <UART_SetConfig+0x22c>)
 8005354:	fba2 2303 	umull	r2, r3, r2, r3
 8005358:	095b      	lsrs	r3, r3, #5
 800535a:	f003 020f 	and.w	r2, r3, #15
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4422      	add	r2, r4
 8005364:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005366:	e06a      	b.n	800543e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005368:	f7ff fb02 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 800536c:	4602      	mov	r2, r0
 800536e:	4613      	mov	r3, r2
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	009a      	lsls	r2, r3, #2
 8005376:	441a      	add	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005382:	4a32      	ldr	r2, [pc, #200]	; (800544c <UART_SetConfig+0x22c>)
 8005384:	fba2 2303 	umull	r2, r3, r2, r3
 8005388:	095b      	lsrs	r3, r3, #5
 800538a:	011c      	lsls	r4, r3, #4
 800538c:	f7ff faf0 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 8005390:	4602      	mov	r2, r0
 8005392:	4613      	mov	r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	4413      	add	r3, r2
 8005398:	009a      	lsls	r2, r3, #2
 800539a:	441a      	add	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	fbb2 f5f3 	udiv	r5, r2, r3
 80053a6:	f7ff fae3 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 80053aa:	4602      	mov	r2, r0
 80053ac:	4613      	mov	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4413      	add	r3, r2
 80053b2:	009a      	lsls	r2, r3, #2
 80053b4:	441a      	add	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c0:	4a22      	ldr	r2, [pc, #136]	; (800544c <UART_SetConfig+0x22c>)
 80053c2:	fba2 2303 	umull	r2, r3, r2, r3
 80053c6:	095b      	lsrs	r3, r3, #5
 80053c8:	2264      	movs	r2, #100	; 0x64
 80053ca:	fb02 f303 	mul.w	r3, r2, r3
 80053ce:	1aeb      	subs	r3, r5, r3
 80053d0:	011b      	lsls	r3, r3, #4
 80053d2:	3332      	adds	r3, #50	; 0x32
 80053d4:	4a1d      	ldr	r2, [pc, #116]	; (800544c <UART_SetConfig+0x22c>)
 80053d6:	fba2 2303 	umull	r2, r3, r2, r3
 80053da:	095b      	lsrs	r3, r3, #5
 80053dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053e0:	441c      	add	r4, r3
 80053e2:	f7ff fac5 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 80053e6:	4602      	mov	r2, r0
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	009a      	lsls	r2, r3, #2
 80053f0:	441a      	add	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	fbb2 f5f3 	udiv	r5, r2, r3
 80053fc:	f7ff fab8 	bl	8004970 <HAL_RCC_GetPCLK1Freq>
 8005400:	4602      	mov	r2, r0
 8005402:	4613      	mov	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4413      	add	r3, r2
 8005408:	009a      	lsls	r2, r3, #2
 800540a:	441a      	add	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	009b      	lsls	r3, r3, #2
 8005412:	fbb2 f3f3 	udiv	r3, r2, r3
 8005416:	4a0d      	ldr	r2, [pc, #52]	; (800544c <UART_SetConfig+0x22c>)
 8005418:	fba2 2303 	umull	r2, r3, r2, r3
 800541c:	095b      	lsrs	r3, r3, #5
 800541e:	2264      	movs	r2, #100	; 0x64
 8005420:	fb02 f303 	mul.w	r3, r2, r3
 8005424:	1aeb      	subs	r3, r5, r3
 8005426:	011b      	lsls	r3, r3, #4
 8005428:	3332      	adds	r3, #50	; 0x32
 800542a:	4a08      	ldr	r2, [pc, #32]	; (800544c <UART_SetConfig+0x22c>)
 800542c:	fba2 2303 	umull	r2, r3, r2, r3
 8005430:	095b      	lsrs	r3, r3, #5
 8005432:	f003 020f 	and.w	r2, r3, #15
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4422      	add	r2, r4
 800543c:	609a      	str	r2, [r3, #8]
}
 800543e:	bf00      	nop
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bdb0      	pop	{r4, r5, r7, pc}
 8005446:	bf00      	nop
 8005448:	40013800 	.word	0x40013800
 800544c:	51eb851f 	.word	0x51eb851f

08005450 <FSMC_NORSRAM_Init>:
  * @param  Device: Pointer to NORSRAM device instance
  * @param  Init: Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef *Init)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_EXTENDED_MODE(Init->ExtendedMode));
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	6812      	ldr	r2, [r2, #0]
 8005468:	f023 0101 	bic.w	r1, r3, #1
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	2b08      	cmp	r3, #8
 8005478:	d132      	bne.n	80054e0 <FSMC_NORSRAM_Init+0x90>
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_ENABLE
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005484:	4b31      	ldr	r3, [pc, #196]	; (800554c <FSMC_NORSRAM_Init+0xfc>)
 8005486:	4013      	ands	r3, r2
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	6851      	ldr	r1, [r2, #4]
 800548c:	683a      	ldr	r2, [r7, #0]
 800548e:	6892      	ldr	r2, [r2, #8]
 8005490:	4311      	orrs	r1, r2
 8005492:	683a      	ldr	r2, [r7, #0]
 8005494:	68d2      	ldr	r2, [r2, #12]
 8005496:	4311      	orrs	r1, r2
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	6912      	ldr	r2, [r2, #16]
 800549c:	4311      	orrs	r1, r2
 800549e:	683a      	ldr	r2, [r7, #0]
 80054a0:	6952      	ldr	r2, [r2, #20]
 80054a2:	4311      	orrs	r1, r2
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	6992      	ldr	r2, [r2, #24]
 80054a8:	4311      	orrs	r1, r2
 80054aa:	683a      	ldr	r2, [r7, #0]
 80054ac:	69d2      	ldr	r2, [r2, #28]
 80054ae:	4311      	orrs	r1, r2
 80054b0:	683a      	ldr	r2, [r7, #0]
 80054b2:	6a12      	ldr	r2, [r2, #32]
 80054b4:	4311      	orrs	r1, r2
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054ba:	4311      	orrs	r1, r2
 80054bc:	683a      	ldr	r2, [r7, #0]
 80054be:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80054c0:	4311      	orrs	r1, r2
 80054c2:	683a      	ldr	r2, [r7, #0]
 80054c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80054c6:	4311      	orrs	r1, r2
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80054cc:	430a      	orrs	r2, r1
 80054ce:	4313      	orrs	r3, r2
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	6812      	ldr	r2, [r2, #0]
 80054d4:	f043 0140 	orr.w	r1, r3, #64	; 0x40
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80054de:	e02f      	b.n	8005540 <FSMC_NORSRAM_Init+0xf0>
                                                                     )
              );
  }
  else
  {
    MODIFY_REG(Device->BTCR[Init->NSBank], BCR_CLEAR_MASK, (uint32_t)(FSMC_NORSRAM_FLASH_ACCESS_DISABLE
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80054ea:	4b18      	ldr	r3, [pc, #96]	; (800554c <FSMC_NORSRAM_Init+0xfc>)
 80054ec:	4013      	ands	r3, r2
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	6851      	ldr	r1, [r2, #4]
 80054f2:	683a      	ldr	r2, [r7, #0]
 80054f4:	6892      	ldr	r2, [r2, #8]
 80054f6:	4311      	orrs	r1, r2
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	68d2      	ldr	r2, [r2, #12]
 80054fc:	4311      	orrs	r1, r2
 80054fe:	683a      	ldr	r2, [r7, #0]
 8005500:	6912      	ldr	r2, [r2, #16]
 8005502:	4311      	orrs	r1, r2
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	6952      	ldr	r2, [r2, #20]
 8005508:	4311      	orrs	r1, r2
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	6992      	ldr	r2, [r2, #24]
 800550e:	4311      	orrs	r1, r2
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	69d2      	ldr	r2, [r2, #28]
 8005514:	4311      	orrs	r1, r2
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	6a12      	ldr	r2, [r2, #32]
 800551a:	4311      	orrs	r1, r2
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005520:	4311      	orrs	r1, r2
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005526:	4311      	orrs	r1, r2
 8005528:	683a      	ldr	r2, [r7, #0]
 800552a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800552c:	4311      	orrs	r1, r2
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005532:	4311      	orrs	r1, r2
 8005534:	683a      	ldr	r2, [r7, #0]
 8005536:	6812      	ldr	r2, [r2, #0]
 8005538:	4319      	orrs	r1, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
               | Init->WriteBurst
                                                                     )
              );
  }

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	370c      	adds	r7, #12
 8005546:	46bd      	mov	sp, r7
 8005548:	bc80      	pop	{r7}
 800554a:	4770      	bx	lr
 800554c:	fff70081 	.word	0xfff70081

08005550 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing: Pointer to NORSRAM Timing structure
  * @param  Bank: NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U],                                                        \
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005566:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	011b      	lsls	r3, r3, #4
 8005574:	431a      	orrs	r2, r3
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	021b      	lsls	r3, r3, #8
 800557c:	431a      	orrs	r2, r3
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	041b      	lsls	r3, r3, #16
 8005584:	431a      	orrs	r2, r3
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	3b01      	subs	r3, #1
 800558c:	051b      	lsls	r3, r3, #20
 800558e:	431a      	orrs	r2, r3
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	3b02      	subs	r3, #2
 8005596:	061b      	lsls	r3, r3, #24
 8005598:	431a      	orrs	r2, r3
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	4313      	orrs	r3, r2
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	3201      	adds	r2, #1
 80055a4:	4319      	orrs	r1, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                        ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos)       | \
                        (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)        | \
                        (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)        | \
                        (Timing->AccessMode)));

  return HAL_OK;
 80055ac:	2300      	movs	r3, #0
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3714      	adds	r7, #20
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bc80      	pop	{r7}
 80055b6:	4770      	bx	lr

080055b8 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_DISABLE
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
 80055c4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055cc:	d11d      	bne.n	800560a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank],                                                      \
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	687a      	ldr	r2, [r7, #4]
 80055d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80055d6:	4b13      	ldr	r3, [pc, #76]	; (8005624 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80055d8:	4013      	ands	r3, r2
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	6811      	ldr	r1, [r2, #0]
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	6852      	ldr	r2, [r2, #4]
 80055e2:	0112      	lsls	r2, r2, #4
 80055e4:	4311      	orrs	r1, r2
 80055e6:	68ba      	ldr	r2, [r7, #8]
 80055e8:	6892      	ldr	r2, [r2, #8]
 80055ea:	0212      	lsls	r2, r2, #8
 80055ec:	4311      	orrs	r1, r2
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	6992      	ldr	r2, [r2, #24]
 80055f2:	4311      	orrs	r1, r2
 80055f4:	68ba      	ldr	r2, [r7, #8]
 80055f6:	68d2      	ldr	r2, [r2, #12]
 80055f8:	0412      	lsls	r2, r2, #16
 80055fa:	430a      	orrs	r2, r1
 80055fc:	ea43 0102 	orr.w	r1, r3, r2
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005608:	e005      	b.n	8005616 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                          (((Timing->DataLatency) - 2U)  << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005612:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	bc80      	pop	{r7}
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	cff00000 	.word	0xcff00000

08005628 <__errno>:
 8005628:	4b01      	ldr	r3, [pc, #4]	; (8005630 <__errno+0x8>)
 800562a:	6818      	ldr	r0, [r3, #0]
 800562c:	4770      	bx	lr
 800562e:	bf00      	nop
 8005630:	20000154 	.word	0x20000154

08005634 <__libc_init_array>:
 8005634:	b570      	push	{r4, r5, r6, lr}
 8005636:	2600      	movs	r6, #0
 8005638:	4d0c      	ldr	r5, [pc, #48]	; (800566c <__libc_init_array+0x38>)
 800563a:	4c0d      	ldr	r4, [pc, #52]	; (8005670 <__libc_init_array+0x3c>)
 800563c:	1b64      	subs	r4, r4, r5
 800563e:	10a4      	asrs	r4, r4, #2
 8005640:	42a6      	cmp	r6, r4
 8005642:	d109      	bne.n	8005658 <__libc_init_array+0x24>
 8005644:	f001 fc1e 	bl	8006e84 <_init>
 8005648:	2600      	movs	r6, #0
 800564a:	4d0a      	ldr	r5, [pc, #40]	; (8005674 <__libc_init_array+0x40>)
 800564c:	4c0a      	ldr	r4, [pc, #40]	; (8005678 <__libc_init_array+0x44>)
 800564e:	1b64      	subs	r4, r4, r5
 8005650:	10a4      	asrs	r4, r4, #2
 8005652:	42a6      	cmp	r6, r4
 8005654:	d105      	bne.n	8005662 <__libc_init_array+0x2e>
 8005656:	bd70      	pop	{r4, r5, r6, pc}
 8005658:	f855 3b04 	ldr.w	r3, [r5], #4
 800565c:	4798      	blx	r3
 800565e:	3601      	adds	r6, #1
 8005660:	e7ee      	b.n	8005640 <__libc_init_array+0xc>
 8005662:	f855 3b04 	ldr.w	r3, [r5], #4
 8005666:	4798      	blx	r3
 8005668:	3601      	adds	r6, #1
 800566a:	e7f2      	b.n	8005652 <__libc_init_array+0x1e>
 800566c:	08007990 	.word	0x08007990
 8005670:	08007990 	.word	0x08007990
 8005674:	08007990 	.word	0x08007990
 8005678:	08007994 	.word	0x08007994

0800567c <memset>:
 800567c:	4603      	mov	r3, r0
 800567e:	4402      	add	r2, r0
 8005680:	4293      	cmp	r3, r2
 8005682:	d100      	bne.n	8005686 <memset+0xa>
 8005684:	4770      	bx	lr
 8005686:	f803 1b01 	strb.w	r1, [r3], #1
 800568a:	e7f9      	b.n	8005680 <memset+0x4>

0800568c <_puts_r>:
 800568c:	b570      	push	{r4, r5, r6, lr}
 800568e:	460e      	mov	r6, r1
 8005690:	4605      	mov	r5, r0
 8005692:	b118      	cbz	r0, 800569c <_puts_r+0x10>
 8005694:	6983      	ldr	r3, [r0, #24]
 8005696:	b90b      	cbnz	r3, 800569c <_puts_r+0x10>
 8005698:	f000 fa44 	bl	8005b24 <__sinit>
 800569c:	69ab      	ldr	r3, [r5, #24]
 800569e:	68ac      	ldr	r4, [r5, #8]
 80056a0:	b913      	cbnz	r3, 80056a8 <_puts_r+0x1c>
 80056a2:	4628      	mov	r0, r5
 80056a4:	f000 fa3e 	bl	8005b24 <__sinit>
 80056a8:	4b2c      	ldr	r3, [pc, #176]	; (800575c <_puts_r+0xd0>)
 80056aa:	429c      	cmp	r4, r3
 80056ac:	d120      	bne.n	80056f0 <_puts_r+0x64>
 80056ae:	686c      	ldr	r4, [r5, #4]
 80056b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056b2:	07db      	lsls	r3, r3, #31
 80056b4:	d405      	bmi.n	80056c2 <_puts_r+0x36>
 80056b6:	89a3      	ldrh	r3, [r4, #12]
 80056b8:	0598      	lsls	r0, r3, #22
 80056ba:	d402      	bmi.n	80056c2 <_puts_r+0x36>
 80056bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056be:	f000 facf 	bl	8005c60 <__retarget_lock_acquire_recursive>
 80056c2:	89a3      	ldrh	r3, [r4, #12]
 80056c4:	0719      	lsls	r1, r3, #28
 80056c6:	d51d      	bpl.n	8005704 <_puts_r+0x78>
 80056c8:	6923      	ldr	r3, [r4, #16]
 80056ca:	b1db      	cbz	r3, 8005704 <_puts_r+0x78>
 80056cc:	3e01      	subs	r6, #1
 80056ce:	68a3      	ldr	r3, [r4, #8]
 80056d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80056d4:	3b01      	subs	r3, #1
 80056d6:	60a3      	str	r3, [r4, #8]
 80056d8:	bb39      	cbnz	r1, 800572a <_puts_r+0x9e>
 80056da:	2b00      	cmp	r3, #0
 80056dc:	da38      	bge.n	8005750 <_puts_r+0xc4>
 80056de:	4622      	mov	r2, r4
 80056e0:	210a      	movs	r1, #10
 80056e2:	4628      	mov	r0, r5
 80056e4:	f000 f848 	bl	8005778 <__swbuf_r>
 80056e8:	3001      	adds	r0, #1
 80056ea:	d011      	beq.n	8005710 <_puts_r+0x84>
 80056ec:	250a      	movs	r5, #10
 80056ee:	e011      	b.n	8005714 <_puts_r+0x88>
 80056f0:	4b1b      	ldr	r3, [pc, #108]	; (8005760 <_puts_r+0xd4>)
 80056f2:	429c      	cmp	r4, r3
 80056f4:	d101      	bne.n	80056fa <_puts_r+0x6e>
 80056f6:	68ac      	ldr	r4, [r5, #8]
 80056f8:	e7da      	b.n	80056b0 <_puts_r+0x24>
 80056fa:	4b1a      	ldr	r3, [pc, #104]	; (8005764 <_puts_r+0xd8>)
 80056fc:	429c      	cmp	r4, r3
 80056fe:	bf08      	it	eq
 8005700:	68ec      	ldreq	r4, [r5, #12]
 8005702:	e7d5      	b.n	80056b0 <_puts_r+0x24>
 8005704:	4621      	mov	r1, r4
 8005706:	4628      	mov	r0, r5
 8005708:	f000 f888 	bl	800581c <__swsetup_r>
 800570c:	2800      	cmp	r0, #0
 800570e:	d0dd      	beq.n	80056cc <_puts_r+0x40>
 8005710:	f04f 35ff 	mov.w	r5, #4294967295
 8005714:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005716:	07da      	lsls	r2, r3, #31
 8005718:	d405      	bmi.n	8005726 <_puts_r+0x9a>
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	059b      	lsls	r3, r3, #22
 800571e:	d402      	bmi.n	8005726 <_puts_r+0x9a>
 8005720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005722:	f000 fa9e 	bl	8005c62 <__retarget_lock_release_recursive>
 8005726:	4628      	mov	r0, r5
 8005728:	bd70      	pop	{r4, r5, r6, pc}
 800572a:	2b00      	cmp	r3, #0
 800572c:	da04      	bge.n	8005738 <_puts_r+0xac>
 800572e:	69a2      	ldr	r2, [r4, #24]
 8005730:	429a      	cmp	r2, r3
 8005732:	dc06      	bgt.n	8005742 <_puts_r+0xb6>
 8005734:	290a      	cmp	r1, #10
 8005736:	d004      	beq.n	8005742 <_puts_r+0xb6>
 8005738:	6823      	ldr	r3, [r4, #0]
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	6022      	str	r2, [r4, #0]
 800573e:	7019      	strb	r1, [r3, #0]
 8005740:	e7c5      	b.n	80056ce <_puts_r+0x42>
 8005742:	4622      	mov	r2, r4
 8005744:	4628      	mov	r0, r5
 8005746:	f000 f817 	bl	8005778 <__swbuf_r>
 800574a:	3001      	adds	r0, #1
 800574c:	d1bf      	bne.n	80056ce <_puts_r+0x42>
 800574e:	e7df      	b.n	8005710 <_puts_r+0x84>
 8005750:	250a      	movs	r5, #10
 8005752:	6823      	ldr	r3, [r4, #0]
 8005754:	1c5a      	adds	r2, r3, #1
 8005756:	6022      	str	r2, [r4, #0]
 8005758:	701d      	strb	r5, [r3, #0]
 800575a:	e7db      	b.n	8005714 <_puts_r+0x88>
 800575c:	08007920 	.word	0x08007920
 8005760:	08007940 	.word	0x08007940
 8005764:	08007900 	.word	0x08007900

08005768 <puts>:
 8005768:	4b02      	ldr	r3, [pc, #8]	; (8005774 <puts+0xc>)
 800576a:	4601      	mov	r1, r0
 800576c:	6818      	ldr	r0, [r3, #0]
 800576e:	f7ff bf8d 	b.w	800568c <_puts_r>
 8005772:	bf00      	nop
 8005774:	20000154 	.word	0x20000154

08005778 <__swbuf_r>:
 8005778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800577a:	460e      	mov	r6, r1
 800577c:	4614      	mov	r4, r2
 800577e:	4605      	mov	r5, r0
 8005780:	b118      	cbz	r0, 800578a <__swbuf_r+0x12>
 8005782:	6983      	ldr	r3, [r0, #24]
 8005784:	b90b      	cbnz	r3, 800578a <__swbuf_r+0x12>
 8005786:	f000 f9cd 	bl	8005b24 <__sinit>
 800578a:	4b21      	ldr	r3, [pc, #132]	; (8005810 <__swbuf_r+0x98>)
 800578c:	429c      	cmp	r4, r3
 800578e:	d12b      	bne.n	80057e8 <__swbuf_r+0x70>
 8005790:	686c      	ldr	r4, [r5, #4]
 8005792:	69a3      	ldr	r3, [r4, #24]
 8005794:	60a3      	str	r3, [r4, #8]
 8005796:	89a3      	ldrh	r3, [r4, #12]
 8005798:	071a      	lsls	r2, r3, #28
 800579a:	d52f      	bpl.n	80057fc <__swbuf_r+0x84>
 800579c:	6923      	ldr	r3, [r4, #16]
 800579e:	b36b      	cbz	r3, 80057fc <__swbuf_r+0x84>
 80057a0:	6923      	ldr	r3, [r4, #16]
 80057a2:	6820      	ldr	r0, [r4, #0]
 80057a4:	b2f6      	uxtb	r6, r6
 80057a6:	1ac0      	subs	r0, r0, r3
 80057a8:	6963      	ldr	r3, [r4, #20]
 80057aa:	4637      	mov	r7, r6
 80057ac:	4283      	cmp	r3, r0
 80057ae:	dc04      	bgt.n	80057ba <__swbuf_r+0x42>
 80057b0:	4621      	mov	r1, r4
 80057b2:	4628      	mov	r0, r5
 80057b4:	f000 f922 	bl	80059fc <_fflush_r>
 80057b8:	bb30      	cbnz	r0, 8005808 <__swbuf_r+0x90>
 80057ba:	68a3      	ldr	r3, [r4, #8]
 80057bc:	3001      	adds	r0, #1
 80057be:	3b01      	subs	r3, #1
 80057c0:	60a3      	str	r3, [r4, #8]
 80057c2:	6823      	ldr	r3, [r4, #0]
 80057c4:	1c5a      	adds	r2, r3, #1
 80057c6:	6022      	str	r2, [r4, #0]
 80057c8:	701e      	strb	r6, [r3, #0]
 80057ca:	6963      	ldr	r3, [r4, #20]
 80057cc:	4283      	cmp	r3, r0
 80057ce:	d004      	beq.n	80057da <__swbuf_r+0x62>
 80057d0:	89a3      	ldrh	r3, [r4, #12]
 80057d2:	07db      	lsls	r3, r3, #31
 80057d4:	d506      	bpl.n	80057e4 <__swbuf_r+0x6c>
 80057d6:	2e0a      	cmp	r6, #10
 80057d8:	d104      	bne.n	80057e4 <__swbuf_r+0x6c>
 80057da:	4621      	mov	r1, r4
 80057dc:	4628      	mov	r0, r5
 80057de:	f000 f90d 	bl	80059fc <_fflush_r>
 80057e2:	b988      	cbnz	r0, 8005808 <__swbuf_r+0x90>
 80057e4:	4638      	mov	r0, r7
 80057e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057e8:	4b0a      	ldr	r3, [pc, #40]	; (8005814 <__swbuf_r+0x9c>)
 80057ea:	429c      	cmp	r4, r3
 80057ec:	d101      	bne.n	80057f2 <__swbuf_r+0x7a>
 80057ee:	68ac      	ldr	r4, [r5, #8]
 80057f0:	e7cf      	b.n	8005792 <__swbuf_r+0x1a>
 80057f2:	4b09      	ldr	r3, [pc, #36]	; (8005818 <__swbuf_r+0xa0>)
 80057f4:	429c      	cmp	r4, r3
 80057f6:	bf08      	it	eq
 80057f8:	68ec      	ldreq	r4, [r5, #12]
 80057fa:	e7ca      	b.n	8005792 <__swbuf_r+0x1a>
 80057fc:	4621      	mov	r1, r4
 80057fe:	4628      	mov	r0, r5
 8005800:	f000 f80c 	bl	800581c <__swsetup_r>
 8005804:	2800      	cmp	r0, #0
 8005806:	d0cb      	beq.n	80057a0 <__swbuf_r+0x28>
 8005808:	f04f 37ff 	mov.w	r7, #4294967295
 800580c:	e7ea      	b.n	80057e4 <__swbuf_r+0x6c>
 800580e:	bf00      	nop
 8005810:	08007920 	.word	0x08007920
 8005814:	08007940 	.word	0x08007940
 8005818:	08007900 	.word	0x08007900

0800581c <__swsetup_r>:
 800581c:	4b32      	ldr	r3, [pc, #200]	; (80058e8 <__swsetup_r+0xcc>)
 800581e:	b570      	push	{r4, r5, r6, lr}
 8005820:	681d      	ldr	r5, [r3, #0]
 8005822:	4606      	mov	r6, r0
 8005824:	460c      	mov	r4, r1
 8005826:	b125      	cbz	r5, 8005832 <__swsetup_r+0x16>
 8005828:	69ab      	ldr	r3, [r5, #24]
 800582a:	b913      	cbnz	r3, 8005832 <__swsetup_r+0x16>
 800582c:	4628      	mov	r0, r5
 800582e:	f000 f979 	bl	8005b24 <__sinit>
 8005832:	4b2e      	ldr	r3, [pc, #184]	; (80058ec <__swsetup_r+0xd0>)
 8005834:	429c      	cmp	r4, r3
 8005836:	d10f      	bne.n	8005858 <__swsetup_r+0x3c>
 8005838:	686c      	ldr	r4, [r5, #4]
 800583a:	89a3      	ldrh	r3, [r4, #12]
 800583c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005840:	0719      	lsls	r1, r3, #28
 8005842:	d42c      	bmi.n	800589e <__swsetup_r+0x82>
 8005844:	06dd      	lsls	r5, r3, #27
 8005846:	d411      	bmi.n	800586c <__swsetup_r+0x50>
 8005848:	2309      	movs	r3, #9
 800584a:	6033      	str	r3, [r6, #0]
 800584c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005850:	f04f 30ff 	mov.w	r0, #4294967295
 8005854:	81a3      	strh	r3, [r4, #12]
 8005856:	e03e      	b.n	80058d6 <__swsetup_r+0xba>
 8005858:	4b25      	ldr	r3, [pc, #148]	; (80058f0 <__swsetup_r+0xd4>)
 800585a:	429c      	cmp	r4, r3
 800585c:	d101      	bne.n	8005862 <__swsetup_r+0x46>
 800585e:	68ac      	ldr	r4, [r5, #8]
 8005860:	e7eb      	b.n	800583a <__swsetup_r+0x1e>
 8005862:	4b24      	ldr	r3, [pc, #144]	; (80058f4 <__swsetup_r+0xd8>)
 8005864:	429c      	cmp	r4, r3
 8005866:	bf08      	it	eq
 8005868:	68ec      	ldreq	r4, [r5, #12]
 800586a:	e7e6      	b.n	800583a <__swsetup_r+0x1e>
 800586c:	0758      	lsls	r0, r3, #29
 800586e:	d512      	bpl.n	8005896 <__swsetup_r+0x7a>
 8005870:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005872:	b141      	cbz	r1, 8005886 <__swsetup_r+0x6a>
 8005874:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005878:	4299      	cmp	r1, r3
 800587a:	d002      	beq.n	8005882 <__swsetup_r+0x66>
 800587c:	4630      	mov	r0, r6
 800587e:	f000 fa57 	bl	8005d30 <_free_r>
 8005882:	2300      	movs	r3, #0
 8005884:	6363      	str	r3, [r4, #52]	; 0x34
 8005886:	89a3      	ldrh	r3, [r4, #12]
 8005888:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800588c:	81a3      	strh	r3, [r4, #12]
 800588e:	2300      	movs	r3, #0
 8005890:	6063      	str	r3, [r4, #4]
 8005892:	6923      	ldr	r3, [r4, #16]
 8005894:	6023      	str	r3, [r4, #0]
 8005896:	89a3      	ldrh	r3, [r4, #12]
 8005898:	f043 0308 	orr.w	r3, r3, #8
 800589c:	81a3      	strh	r3, [r4, #12]
 800589e:	6923      	ldr	r3, [r4, #16]
 80058a0:	b94b      	cbnz	r3, 80058b6 <__swsetup_r+0x9a>
 80058a2:	89a3      	ldrh	r3, [r4, #12]
 80058a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80058a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058ac:	d003      	beq.n	80058b6 <__swsetup_r+0x9a>
 80058ae:	4621      	mov	r1, r4
 80058b0:	4630      	mov	r0, r6
 80058b2:	f000 f9fd 	bl	8005cb0 <__smakebuf_r>
 80058b6:	89a0      	ldrh	r0, [r4, #12]
 80058b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058bc:	f010 0301 	ands.w	r3, r0, #1
 80058c0:	d00a      	beq.n	80058d8 <__swsetup_r+0xbc>
 80058c2:	2300      	movs	r3, #0
 80058c4:	60a3      	str	r3, [r4, #8]
 80058c6:	6963      	ldr	r3, [r4, #20]
 80058c8:	425b      	negs	r3, r3
 80058ca:	61a3      	str	r3, [r4, #24]
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	b943      	cbnz	r3, 80058e2 <__swsetup_r+0xc6>
 80058d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80058d4:	d1ba      	bne.n	800584c <__swsetup_r+0x30>
 80058d6:	bd70      	pop	{r4, r5, r6, pc}
 80058d8:	0781      	lsls	r1, r0, #30
 80058da:	bf58      	it	pl
 80058dc:	6963      	ldrpl	r3, [r4, #20]
 80058de:	60a3      	str	r3, [r4, #8]
 80058e0:	e7f4      	b.n	80058cc <__swsetup_r+0xb0>
 80058e2:	2000      	movs	r0, #0
 80058e4:	e7f7      	b.n	80058d6 <__swsetup_r+0xba>
 80058e6:	bf00      	nop
 80058e8:	20000154 	.word	0x20000154
 80058ec:	08007920 	.word	0x08007920
 80058f0:	08007940 	.word	0x08007940
 80058f4:	08007900 	.word	0x08007900

080058f8 <__sflush_r>:
 80058f8:	898a      	ldrh	r2, [r1, #12]
 80058fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fc:	4605      	mov	r5, r0
 80058fe:	0710      	lsls	r0, r2, #28
 8005900:	460c      	mov	r4, r1
 8005902:	d457      	bmi.n	80059b4 <__sflush_r+0xbc>
 8005904:	684b      	ldr	r3, [r1, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	dc04      	bgt.n	8005914 <__sflush_r+0x1c>
 800590a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800590c:	2b00      	cmp	r3, #0
 800590e:	dc01      	bgt.n	8005914 <__sflush_r+0x1c>
 8005910:	2000      	movs	r0, #0
 8005912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005914:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005916:	2e00      	cmp	r6, #0
 8005918:	d0fa      	beq.n	8005910 <__sflush_r+0x18>
 800591a:	2300      	movs	r3, #0
 800591c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005920:	682f      	ldr	r7, [r5, #0]
 8005922:	602b      	str	r3, [r5, #0]
 8005924:	d032      	beq.n	800598c <__sflush_r+0x94>
 8005926:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005928:	89a3      	ldrh	r3, [r4, #12]
 800592a:	075a      	lsls	r2, r3, #29
 800592c:	d505      	bpl.n	800593a <__sflush_r+0x42>
 800592e:	6863      	ldr	r3, [r4, #4]
 8005930:	1ac0      	subs	r0, r0, r3
 8005932:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005934:	b10b      	cbz	r3, 800593a <__sflush_r+0x42>
 8005936:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005938:	1ac0      	subs	r0, r0, r3
 800593a:	2300      	movs	r3, #0
 800593c:	4602      	mov	r2, r0
 800593e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005940:	4628      	mov	r0, r5
 8005942:	6a21      	ldr	r1, [r4, #32]
 8005944:	47b0      	blx	r6
 8005946:	1c43      	adds	r3, r0, #1
 8005948:	89a3      	ldrh	r3, [r4, #12]
 800594a:	d106      	bne.n	800595a <__sflush_r+0x62>
 800594c:	6829      	ldr	r1, [r5, #0]
 800594e:	291d      	cmp	r1, #29
 8005950:	d82c      	bhi.n	80059ac <__sflush_r+0xb4>
 8005952:	4a29      	ldr	r2, [pc, #164]	; (80059f8 <__sflush_r+0x100>)
 8005954:	40ca      	lsrs	r2, r1
 8005956:	07d6      	lsls	r6, r2, #31
 8005958:	d528      	bpl.n	80059ac <__sflush_r+0xb4>
 800595a:	2200      	movs	r2, #0
 800595c:	6062      	str	r2, [r4, #4]
 800595e:	6922      	ldr	r2, [r4, #16]
 8005960:	04d9      	lsls	r1, r3, #19
 8005962:	6022      	str	r2, [r4, #0]
 8005964:	d504      	bpl.n	8005970 <__sflush_r+0x78>
 8005966:	1c42      	adds	r2, r0, #1
 8005968:	d101      	bne.n	800596e <__sflush_r+0x76>
 800596a:	682b      	ldr	r3, [r5, #0]
 800596c:	b903      	cbnz	r3, 8005970 <__sflush_r+0x78>
 800596e:	6560      	str	r0, [r4, #84]	; 0x54
 8005970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005972:	602f      	str	r7, [r5, #0]
 8005974:	2900      	cmp	r1, #0
 8005976:	d0cb      	beq.n	8005910 <__sflush_r+0x18>
 8005978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800597c:	4299      	cmp	r1, r3
 800597e:	d002      	beq.n	8005986 <__sflush_r+0x8e>
 8005980:	4628      	mov	r0, r5
 8005982:	f000 f9d5 	bl	8005d30 <_free_r>
 8005986:	2000      	movs	r0, #0
 8005988:	6360      	str	r0, [r4, #52]	; 0x34
 800598a:	e7c2      	b.n	8005912 <__sflush_r+0x1a>
 800598c:	6a21      	ldr	r1, [r4, #32]
 800598e:	2301      	movs	r3, #1
 8005990:	4628      	mov	r0, r5
 8005992:	47b0      	blx	r6
 8005994:	1c41      	adds	r1, r0, #1
 8005996:	d1c7      	bne.n	8005928 <__sflush_r+0x30>
 8005998:	682b      	ldr	r3, [r5, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0c4      	beq.n	8005928 <__sflush_r+0x30>
 800599e:	2b1d      	cmp	r3, #29
 80059a0:	d001      	beq.n	80059a6 <__sflush_r+0xae>
 80059a2:	2b16      	cmp	r3, #22
 80059a4:	d101      	bne.n	80059aa <__sflush_r+0xb2>
 80059a6:	602f      	str	r7, [r5, #0]
 80059a8:	e7b2      	b.n	8005910 <__sflush_r+0x18>
 80059aa:	89a3      	ldrh	r3, [r4, #12]
 80059ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059b0:	81a3      	strh	r3, [r4, #12]
 80059b2:	e7ae      	b.n	8005912 <__sflush_r+0x1a>
 80059b4:	690f      	ldr	r7, [r1, #16]
 80059b6:	2f00      	cmp	r7, #0
 80059b8:	d0aa      	beq.n	8005910 <__sflush_r+0x18>
 80059ba:	0793      	lsls	r3, r2, #30
 80059bc:	bf18      	it	ne
 80059be:	2300      	movne	r3, #0
 80059c0:	680e      	ldr	r6, [r1, #0]
 80059c2:	bf08      	it	eq
 80059c4:	694b      	ldreq	r3, [r1, #20]
 80059c6:	1bf6      	subs	r6, r6, r7
 80059c8:	600f      	str	r7, [r1, #0]
 80059ca:	608b      	str	r3, [r1, #8]
 80059cc:	2e00      	cmp	r6, #0
 80059ce:	dd9f      	ble.n	8005910 <__sflush_r+0x18>
 80059d0:	4633      	mov	r3, r6
 80059d2:	463a      	mov	r2, r7
 80059d4:	4628      	mov	r0, r5
 80059d6:	6a21      	ldr	r1, [r4, #32]
 80059d8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80059dc:	47e0      	blx	ip
 80059de:	2800      	cmp	r0, #0
 80059e0:	dc06      	bgt.n	80059f0 <__sflush_r+0xf8>
 80059e2:	89a3      	ldrh	r3, [r4, #12]
 80059e4:	f04f 30ff 	mov.w	r0, #4294967295
 80059e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059ec:	81a3      	strh	r3, [r4, #12]
 80059ee:	e790      	b.n	8005912 <__sflush_r+0x1a>
 80059f0:	4407      	add	r7, r0
 80059f2:	1a36      	subs	r6, r6, r0
 80059f4:	e7ea      	b.n	80059cc <__sflush_r+0xd4>
 80059f6:	bf00      	nop
 80059f8:	20400001 	.word	0x20400001

080059fc <_fflush_r>:
 80059fc:	b538      	push	{r3, r4, r5, lr}
 80059fe:	690b      	ldr	r3, [r1, #16]
 8005a00:	4605      	mov	r5, r0
 8005a02:	460c      	mov	r4, r1
 8005a04:	b913      	cbnz	r3, 8005a0c <_fflush_r+0x10>
 8005a06:	2500      	movs	r5, #0
 8005a08:	4628      	mov	r0, r5
 8005a0a:	bd38      	pop	{r3, r4, r5, pc}
 8005a0c:	b118      	cbz	r0, 8005a16 <_fflush_r+0x1a>
 8005a0e:	6983      	ldr	r3, [r0, #24]
 8005a10:	b90b      	cbnz	r3, 8005a16 <_fflush_r+0x1a>
 8005a12:	f000 f887 	bl	8005b24 <__sinit>
 8005a16:	4b14      	ldr	r3, [pc, #80]	; (8005a68 <_fflush_r+0x6c>)
 8005a18:	429c      	cmp	r4, r3
 8005a1a:	d11b      	bne.n	8005a54 <_fflush_r+0x58>
 8005a1c:	686c      	ldr	r4, [r5, #4]
 8005a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d0ef      	beq.n	8005a06 <_fflush_r+0xa>
 8005a26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a28:	07d0      	lsls	r0, r2, #31
 8005a2a:	d404      	bmi.n	8005a36 <_fflush_r+0x3a>
 8005a2c:	0599      	lsls	r1, r3, #22
 8005a2e:	d402      	bmi.n	8005a36 <_fflush_r+0x3a>
 8005a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a32:	f000 f915 	bl	8005c60 <__retarget_lock_acquire_recursive>
 8005a36:	4628      	mov	r0, r5
 8005a38:	4621      	mov	r1, r4
 8005a3a:	f7ff ff5d 	bl	80058f8 <__sflush_r>
 8005a3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a40:	4605      	mov	r5, r0
 8005a42:	07da      	lsls	r2, r3, #31
 8005a44:	d4e0      	bmi.n	8005a08 <_fflush_r+0xc>
 8005a46:	89a3      	ldrh	r3, [r4, #12]
 8005a48:	059b      	lsls	r3, r3, #22
 8005a4a:	d4dd      	bmi.n	8005a08 <_fflush_r+0xc>
 8005a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a4e:	f000 f908 	bl	8005c62 <__retarget_lock_release_recursive>
 8005a52:	e7d9      	b.n	8005a08 <_fflush_r+0xc>
 8005a54:	4b05      	ldr	r3, [pc, #20]	; (8005a6c <_fflush_r+0x70>)
 8005a56:	429c      	cmp	r4, r3
 8005a58:	d101      	bne.n	8005a5e <_fflush_r+0x62>
 8005a5a:	68ac      	ldr	r4, [r5, #8]
 8005a5c:	e7df      	b.n	8005a1e <_fflush_r+0x22>
 8005a5e:	4b04      	ldr	r3, [pc, #16]	; (8005a70 <_fflush_r+0x74>)
 8005a60:	429c      	cmp	r4, r3
 8005a62:	bf08      	it	eq
 8005a64:	68ec      	ldreq	r4, [r5, #12]
 8005a66:	e7da      	b.n	8005a1e <_fflush_r+0x22>
 8005a68:	08007920 	.word	0x08007920
 8005a6c:	08007940 	.word	0x08007940
 8005a70:	08007900 	.word	0x08007900

08005a74 <std>:
 8005a74:	2300      	movs	r3, #0
 8005a76:	b510      	push	{r4, lr}
 8005a78:	4604      	mov	r4, r0
 8005a7a:	e9c0 3300 	strd	r3, r3, [r0]
 8005a7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a82:	6083      	str	r3, [r0, #8]
 8005a84:	8181      	strh	r1, [r0, #12]
 8005a86:	6643      	str	r3, [r0, #100]	; 0x64
 8005a88:	81c2      	strh	r2, [r0, #14]
 8005a8a:	6183      	str	r3, [r0, #24]
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	2208      	movs	r2, #8
 8005a90:	305c      	adds	r0, #92	; 0x5c
 8005a92:	f7ff fdf3 	bl	800567c <memset>
 8005a96:	4b05      	ldr	r3, [pc, #20]	; (8005aac <std+0x38>)
 8005a98:	6224      	str	r4, [r4, #32]
 8005a9a:	6263      	str	r3, [r4, #36]	; 0x24
 8005a9c:	4b04      	ldr	r3, [pc, #16]	; (8005ab0 <std+0x3c>)
 8005a9e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005aa0:	4b04      	ldr	r3, [pc, #16]	; (8005ab4 <std+0x40>)
 8005aa2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005aa4:	4b04      	ldr	r3, [pc, #16]	; (8005ab8 <std+0x44>)
 8005aa6:	6323      	str	r3, [r4, #48]	; 0x30
 8005aa8:	bd10      	pop	{r4, pc}
 8005aaa:	bf00      	nop
 8005aac:	08005f09 	.word	0x08005f09
 8005ab0:	08005f2b 	.word	0x08005f2b
 8005ab4:	08005f63 	.word	0x08005f63
 8005ab8:	08005f87 	.word	0x08005f87

08005abc <_cleanup_r>:
 8005abc:	4901      	ldr	r1, [pc, #4]	; (8005ac4 <_cleanup_r+0x8>)
 8005abe:	f000 b8af 	b.w	8005c20 <_fwalk_reent>
 8005ac2:	bf00      	nop
 8005ac4:	080059fd 	.word	0x080059fd

08005ac8 <__sfmoreglue>:
 8005ac8:	2268      	movs	r2, #104	; 0x68
 8005aca:	b570      	push	{r4, r5, r6, lr}
 8005acc:	1e4d      	subs	r5, r1, #1
 8005ace:	4355      	muls	r5, r2
 8005ad0:	460e      	mov	r6, r1
 8005ad2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005ad6:	f000 f993 	bl	8005e00 <_malloc_r>
 8005ada:	4604      	mov	r4, r0
 8005adc:	b140      	cbz	r0, 8005af0 <__sfmoreglue+0x28>
 8005ade:	2100      	movs	r1, #0
 8005ae0:	e9c0 1600 	strd	r1, r6, [r0]
 8005ae4:	300c      	adds	r0, #12
 8005ae6:	60a0      	str	r0, [r4, #8]
 8005ae8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005aec:	f7ff fdc6 	bl	800567c <memset>
 8005af0:	4620      	mov	r0, r4
 8005af2:	bd70      	pop	{r4, r5, r6, pc}

08005af4 <__sfp_lock_acquire>:
 8005af4:	4801      	ldr	r0, [pc, #4]	; (8005afc <__sfp_lock_acquire+0x8>)
 8005af6:	f000 b8b3 	b.w	8005c60 <__retarget_lock_acquire_recursive>
 8005afa:	bf00      	nop
 8005afc:	200020cd 	.word	0x200020cd

08005b00 <__sfp_lock_release>:
 8005b00:	4801      	ldr	r0, [pc, #4]	; (8005b08 <__sfp_lock_release+0x8>)
 8005b02:	f000 b8ae 	b.w	8005c62 <__retarget_lock_release_recursive>
 8005b06:	bf00      	nop
 8005b08:	200020cd 	.word	0x200020cd

08005b0c <__sinit_lock_acquire>:
 8005b0c:	4801      	ldr	r0, [pc, #4]	; (8005b14 <__sinit_lock_acquire+0x8>)
 8005b0e:	f000 b8a7 	b.w	8005c60 <__retarget_lock_acquire_recursive>
 8005b12:	bf00      	nop
 8005b14:	200020ce 	.word	0x200020ce

08005b18 <__sinit_lock_release>:
 8005b18:	4801      	ldr	r0, [pc, #4]	; (8005b20 <__sinit_lock_release+0x8>)
 8005b1a:	f000 b8a2 	b.w	8005c62 <__retarget_lock_release_recursive>
 8005b1e:	bf00      	nop
 8005b20:	200020ce 	.word	0x200020ce

08005b24 <__sinit>:
 8005b24:	b510      	push	{r4, lr}
 8005b26:	4604      	mov	r4, r0
 8005b28:	f7ff fff0 	bl	8005b0c <__sinit_lock_acquire>
 8005b2c:	69a3      	ldr	r3, [r4, #24]
 8005b2e:	b11b      	cbz	r3, 8005b38 <__sinit+0x14>
 8005b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b34:	f7ff bff0 	b.w	8005b18 <__sinit_lock_release>
 8005b38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005b3c:	6523      	str	r3, [r4, #80]	; 0x50
 8005b3e:	4b13      	ldr	r3, [pc, #76]	; (8005b8c <__sinit+0x68>)
 8005b40:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <__sinit+0x6c>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	62a2      	str	r2, [r4, #40]	; 0x28
 8005b46:	42a3      	cmp	r3, r4
 8005b48:	bf08      	it	eq
 8005b4a:	2301      	moveq	r3, #1
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	bf08      	it	eq
 8005b50:	61a3      	streq	r3, [r4, #24]
 8005b52:	f000 f81f 	bl	8005b94 <__sfp>
 8005b56:	6060      	str	r0, [r4, #4]
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f000 f81b 	bl	8005b94 <__sfp>
 8005b5e:	60a0      	str	r0, [r4, #8]
 8005b60:	4620      	mov	r0, r4
 8005b62:	f000 f817 	bl	8005b94 <__sfp>
 8005b66:	2200      	movs	r2, #0
 8005b68:	2104      	movs	r1, #4
 8005b6a:	60e0      	str	r0, [r4, #12]
 8005b6c:	6860      	ldr	r0, [r4, #4]
 8005b6e:	f7ff ff81 	bl	8005a74 <std>
 8005b72:	2201      	movs	r2, #1
 8005b74:	2109      	movs	r1, #9
 8005b76:	68a0      	ldr	r0, [r4, #8]
 8005b78:	f7ff ff7c 	bl	8005a74 <std>
 8005b7c:	2202      	movs	r2, #2
 8005b7e:	2112      	movs	r1, #18
 8005b80:	68e0      	ldr	r0, [r4, #12]
 8005b82:	f7ff ff77 	bl	8005a74 <std>
 8005b86:	2301      	movs	r3, #1
 8005b88:	61a3      	str	r3, [r4, #24]
 8005b8a:	e7d1      	b.n	8005b30 <__sinit+0xc>
 8005b8c:	080078fc 	.word	0x080078fc
 8005b90:	08005abd 	.word	0x08005abd

08005b94 <__sfp>:
 8005b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b96:	4607      	mov	r7, r0
 8005b98:	f7ff ffac 	bl	8005af4 <__sfp_lock_acquire>
 8005b9c:	4b1e      	ldr	r3, [pc, #120]	; (8005c18 <__sfp+0x84>)
 8005b9e:	681e      	ldr	r6, [r3, #0]
 8005ba0:	69b3      	ldr	r3, [r6, #24]
 8005ba2:	b913      	cbnz	r3, 8005baa <__sfp+0x16>
 8005ba4:	4630      	mov	r0, r6
 8005ba6:	f7ff ffbd 	bl	8005b24 <__sinit>
 8005baa:	3648      	adds	r6, #72	; 0x48
 8005bac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	d503      	bpl.n	8005bbc <__sfp+0x28>
 8005bb4:	6833      	ldr	r3, [r6, #0]
 8005bb6:	b30b      	cbz	r3, 8005bfc <__sfp+0x68>
 8005bb8:	6836      	ldr	r6, [r6, #0]
 8005bba:	e7f7      	b.n	8005bac <__sfp+0x18>
 8005bbc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005bc0:	b9d5      	cbnz	r5, 8005bf8 <__sfp+0x64>
 8005bc2:	4b16      	ldr	r3, [pc, #88]	; (8005c1c <__sfp+0x88>)
 8005bc4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005bc8:	60e3      	str	r3, [r4, #12]
 8005bca:	6665      	str	r5, [r4, #100]	; 0x64
 8005bcc:	f000 f847 	bl	8005c5e <__retarget_lock_init_recursive>
 8005bd0:	f7ff ff96 	bl	8005b00 <__sfp_lock_release>
 8005bd4:	2208      	movs	r2, #8
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005bdc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005be0:	6025      	str	r5, [r4, #0]
 8005be2:	61a5      	str	r5, [r4, #24]
 8005be4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005be8:	f7ff fd48 	bl	800567c <memset>
 8005bec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005bf0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bf8:	3468      	adds	r4, #104	; 0x68
 8005bfa:	e7d9      	b.n	8005bb0 <__sfp+0x1c>
 8005bfc:	2104      	movs	r1, #4
 8005bfe:	4638      	mov	r0, r7
 8005c00:	f7ff ff62 	bl	8005ac8 <__sfmoreglue>
 8005c04:	4604      	mov	r4, r0
 8005c06:	6030      	str	r0, [r6, #0]
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	d1d5      	bne.n	8005bb8 <__sfp+0x24>
 8005c0c:	f7ff ff78 	bl	8005b00 <__sfp_lock_release>
 8005c10:	230c      	movs	r3, #12
 8005c12:	603b      	str	r3, [r7, #0]
 8005c14:	e7ee      	b.n	8005bf4 <__sfp+0x60>
 8005c16:	bf00      	nop
 8005c18:	080078fc 	.word	0x080078fc
 8005c1c:	ffff0001 	.word	0xffff0001

08005c20 <_fwalk_reent>:
 8005c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c24:	4606      	mov	r6, r0
 8005c26:	4688      	mov	r8, r1
 8005c28:	2700      	movs	r7, #0
 8005c2a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c32:	f1b9 0901 	subs.w	r9, r9, #1
 8005c36:	d505      	bpl.n	8005c44 <_fwalk_reent+0x24>
 8005c38:	6824      	ldr	r4, [r4, #0]
 8005c3a:	2c00      	cmp	r4, #0
 8005c3c:	d1f7      	bne.n	8005c2e <_fwalk_reent+0xe>
 8005c3e:	4638      	mov	r0, r7
 8005c40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c44:	89ab      	ldrh	r3, [r5, #12]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d907      	bls.n	8005c5a <_fwalk_reent+0x3a>
 8005c4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	d003      	beq.n	8005c5a <_fwalk_reent+0x3a>
 8005c52:	4629      	mov	r1, r5
 8005c54:	4630      	mov	r0, r6
 8005c56:	47c0      	blx	r8
 8005c58:	4307      	orrs	r7, r0
 8005c5a:	3568      	adds	r5, #104	; 0x68
 8005c5c:	e7e9      	b.n	8005c32 <_fwalk_reent+0x12>

08005c5e <__retarget_lock_init_recursive>:
 8005c5e:	4770      	bx	lr

08005c60 <__retarget_lock_acquire_recursive>:
 8005c60:	4770      	bx	lr

08005c62 <__retarget_lock_release_recursive>:
 8005c62:	4770      	bx	lr

08005c64 <__swhatbuf_r>:
 8005c64:	b570      	push	{r4, r5, r6, lr}
 8005c66:	460e      	mov	r6, r1
 8005c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c6c:	4614      	mov	r4, r2
 8005c6e:	2900      	cmp	r1, #0
 8005c70:	461d      	mov	r5, r3
 8005c72:	b096      	sub	sp, #88	; 0x58
 8005c74:	da08      	bge.n	8005c88 <__swhatbuf_r+0x24>
 8005c76:	2200      	movs	r2, #0
 8005c78:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005c7c:	602a      	str	r2, [r5, #0]
 8005c7e:	061a      	lsls	r2, r3, #24
 8005c80:	d410      	bmi.n	8005ca4 <__swhatbuf_r+0x40>
 8005c82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c86:	e00e      	b.n	8005ca6 <__swhatbuf_r+0x42>
 8005c88:	466a      	mov	r2, sp
 8005c8a:	f000 f9a3 	bl	8005fd4 <_fstat_r>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	dbf1      	blt.n	8005c76 <__swhatbuf_r+0x12>
 8005c92:	9a01      	ldr	r2, [sp, #4]
 8005c94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005c9c:	425a      	negs	r2, r3
 8005c9e:	415a      	adcs	r2, r3
 8005ca0:	602a      	str	r2, [r5, #0]
 8005ca2:	e7ee      	b.n	8005c82 <__swhatbuf_r+0x1e>
 8005ca4:	2340      	movs	r3, #64	; 0x40
 8005ca6:	2000      	movs	r0, #0
 8005ca8:	6023      	str	r3, [r4, #0]
 8005caa:	b016      	add	sp, #88	; 0x58
 8005cac:	bd70      	pop	{r4, r5, r6, pc}
	...

08005cb0 <__smakebuf_r>:
 8005cb0:	898b      	ldrh	r3, [r1, #12]
 8005cb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cb4:	079d      	lsls	r5, r3, #30
 8005cb6:	4606      	mov	r6, r0
 8005cb8:	460c      	mov	r4, r1
 8005cba:	d507      	bpl.n	8005ccc <__smakebuf_r+0x1c>
 8005cbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005cc0:	6023      	str	r3, [r4, #0]
 8005cc2:	6123      	str	r3, [r4, #16]
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	6163      	str	r3, [r4, #20]
 8005cc8:	b002      	add	sp, #8
 8005cca:	bd70      	pop	{r4, r5, r6, pc}
 8005ccc:	466a      	mov	r2, sp
 8005cce:	ab01      	add	r3, sp, #4
 8005cd0:	f7ff ffc8 	bl	8005c64 <__swhatbuf_r>
 8005cd4:	9900      	ldr	r1, [sp, #0]
 8005cd6:	4605      	mov	r5, r0
 8005cd8:	4630      	mov	r0, r6
 8005cda:	f000 f891 	bl	8005e00 <_malloc_r>
 8005cde:	b948      	cbnz	r0, 8005cf4 <__smakebuf_r+0x44>
 8005ce0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ce4:	059a      	lsls	r2, r3, #22
 8005ce6:	d4ef      	bmi.n	8005cc8 <__smakebuf_r+0x18>
 8005ce8:	f023 0303 	bic.w	r3, r3, #3
 8005cec:	f043 0302 	orr.w	r3, r3, #2
 8005cf0:	81a3      	strh	r3, [r4, #12]
 8005cf2:	e7e3      	b.n	8005cbc <__smakebuf_r+0xc>
 8005cf4:	4b0d      	ldr	r3, [pc, #52]	; (8005d2c <__smakebuf_r+0x7c>)
 8005cf6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005cf8:	89a3      	ldrh	r3, [r4, #12]
 8005cfa:	6020      	str	r0, [r4, #0]
 8005cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d00:	81a3      	strh	r3, [r4, #12]
 8005d02:	9b00      	ldr	r3, [sp, #0]
 8005d04:	6120      	str	r0, [r4, #16]
 8005d06:	6163      	str	r3, [r4, #20]
 8005d08:	9b01      	ldr	r3, [sp, #4]
 8005d0a:	b15b      	cbz	r3, 8005d24 <__smakebuf_r+0x74>
 8005d0c:	4630      	mov	r0, r6
 8005d0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d12:	f000 f971 	bl	8005ff8 <_isatty_r>
 8005d16:	b128      	cbz	r0, 8005d24 <__smakebuf_r+0x74>
 8005d18:	89a3      	ldrh	r3, [r4, #12]
 8005d1a:	f023 0303 	bic.w	r3, r3, #3
 8005d1e:	f043 0301 	orr.w	r3, r3, #1
 8005d22:	81a3      	strh	r3, [r4, #12]
 8005d24:	89a0      	ldrh	r0, [r4, #12]
 8005d26:	4305      	orrs	r5, r0
 8005d28:	81a5      	strh	r5, [r4, #12]
 8005d2a:	e7cd      	b.n	8005cc8 <__smakebuf_r+0x18>
 8005d2c:	08005abd 	.word	0x08005abd

08005d30 <_free_r>:
 8005d30:	b538      	push	{r3, r4, r5, lr}
 8005d32:	4605      	mov	r5, r0
 8005d34:	2900      	cmp	r1, #0
 8005d36:	d040      	beq.n	8005dba <_free_r+0x8a>
 8005d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d3c:	1f0c      	subs	r4, r1, #4
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	bfb8      	it	lt
 8005d42:	18e4      	addlt	r4, r4, r3
 8005d44:	f000 f97a 	bl	800603c <__malloc_lock>
 8005d48:	4a1c      	ldr	r2, [pc, #112]	; (8005dbc <_free_r+0x8c>)
 8005d4a:	6813      	ldr	r3, [r2, #0]
 8005d4c:	b933      	cbnz	r3, 8005d5c <_free_r+0x2c>
 8005d4e:	6063      	str	r3, [r4, #4]
 8005d50:	6014      	str	r4, [r2, #0]
 8005d52:	4628      	mov	r0, r5
 8005d54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d58:	f000 b976 	b.w	8006048 <__malloc_unlock>
 8005d5c:	42a3      	cmp	r3, r4
 8005d5e:	d908      	bls.n	8005d72 <_free_r+0x42>
 8005d60:	6820      	ldr	r0, [r4, #0]
 8005d62:	1821      	adds	r1, r4, r0
 8005d64:	428b      	cmp	r3, r1
 8005d66:	bf01      	itttt	eq
 8005d68:	6819      	ldreq	r1, [r3, #0]
 8005d6a:	685b      	ldreq	r3, [r3, #4]
 8005d6c:	1809      	addeq	r1, r1, r0
 8005d6e:	6021      	streq	r1, [r4, #0]
 8005d70:	e7ed      	b.n	8005d4e <_free_r+0x1e>
 8005d72:	461a      	mov	r2, r3
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	b10b      	cbz	r3, 8005d7c <_free_r+0x4c>
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	d9fa      	bls.n	8005d72 <_free_r+0x42>
 8005d7c:	6811      	ldr	r1, [r2, #0]
 8005d7e:	1850      	adds	r0, r2, r1
 8005d80:	42a0      	cmp	r0, r4
 8005d82:	d10b      	bne.n	8005d9c <_free_r+0x6c>
 8005d84:	6820      	ldr	r0, [r4, #0]
 8005d86:	4401      	add	r1, r0
 8005d88:	1850      	adds	r0, r2, r1
 8005d8a:	4283      	cmp	r3, r0
 8005d8c:	6011      	str	r1, [r2, #0]
 8005d8e:	d1e0      	bne.n	8005d52 <_free_r+0x22>
 8005d90:	6818      	ldr	r0, [r3, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	4401      	add	r1, r0
 8005d96:	6011      	str	r1, [r2, #0]
 8005d98:	6053      	str	r3, [r2, #4]
 8005d9a:	e7da      	b.n	8005d52 <_free_r+0x22>
 8005d9c:	d902      	bls.n	8005da4 <_free_r+0x74>
 8005d9e:	230c      	movs	r3, #12
 8005da0:	602b      	str	r3, [r5, #0]
 8005da2:	e7d6      	b.n	8005d52 <_free_r+0x22>
 8005da4:	6820      	ldr	r0, [r4, #0]
 8005da6:	1821      	adds	r1, r4, r0
 8005da8:	428b      	cmp	r3, r1
 8005daa:	bf01      	itttt	eq
 8005dac:	6819      	ldreq	r1, [r3, #0]
 8005dae:	685b      	ldreq	r3, [r3, #4]
 8005db0:	1809      	addeq	r1, r1, r0
 8005db2:	6021      	streq	r1, [r4, #0]
 8005db4:	6063      	str	r3, [r4, #4]
 8005db6:	6054      	str	r4, [r2, #4]
 8005db8:	e7cb      	b.n	8005d52 <_free_r+0x22>
 8005dba:	bd38      	pop	{r3, r4, r5, pc}
 8005dbc:	200020d0 	.word	0x200020d0

08005dc0 <sbrk_aligned>:
 8005dc0:	b570      	push	{r4, r5, r6, lr}
 8005dc2:	4e0e      	ldr	r6, [pc, #56]	; (8005dfc <sbrk_aligned+0x3c>)
 8005dc4:	460c      	mov	r4, r1
 8005dc6:	6831      	ldr	r1, [r6, #0]
 8005dc8:	4605      	mov	r5, r0
 8005dca:	b911      	cbnz	r1, 8005dd2 <sbrk_aligned+0x12>
 8005dcc:	f000 f88c 	bl	8005ee8 <_sbrk_r>
 8005dd0:	6030      	str	r0, [r6, #0]
 8005dd2:	4621      	mov	r1, r4
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	f000 f887 	bl	8005ee8 <_sbrk_r>
 8005dda:	1c43      	adds	r3, r0, #1
 8005ddc:	d00a      	beq.n	8005df4 <sbrk_aligned+0x34>
 8005dde:	1cc4      	adds	r4, r0, #3
 8005de0:	f024 0403 	bic.w	r4, r4, #3
 8005de4:	42a0      	cmp	r0, r4
 8005de6:	d007      	beq.n	8005df8 <sbrk_aligned+0x38>
 8005de8:	1a21      	subs	r1, r4, r0
 8005dea:	4628      	mov	r0, r5
 8005dec:	f000 f87c 	bl	8005ee8 <_sbrk_r>
 8005df0:	3001      	adds	r0, #1
 8005df2:	d101      	bne.n	8005df8 <sbrk_aligned+0x38>
 8005df4:	f04f 34ff 	mov.w	r4, #4294967295
 8005df8:	4620      	mov	r0, r4
 8005dfa:	bd70      	pop	{r4, r5, r6, pc}
 8005dfc:	200020d4 	.word	0x200020d4

08005e00 <_malloc_r>:
 8005e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e04:	1ccd      	adds	r5, r1, #3
 8005e06:	f025 0503 	bic.w	r5, r5, #3
 8005e0a:	3508      	adds	r5, #8
 8005e0c:	2d0c      	cmp	r5, #12
 8005e0e:	bf38      	it	cc
 8005e10:	250c      	movcc	r5, #12
 8005e12:	2d00      	cmp	r5, #0
 8005e14:	4607      	mov	r7, r0
 8005e16:	db01      	blt.n	8005e1c <_malloc_r+0x1c>
 8005e18:	42a9      	cmp	r1, r5
 8005e1a:	d905      	bls.n	8005e28 <_malloc_r+0x28>
 8005e1c:	230c      	movs	r3, #12
 8005e1e:	2600      	movs	r6, #0
 8005e20:	603b      	str	r3, [r7, #0]
 8005e22:	4630      	mov	r0, r6
 8005e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e28:	4e2e      	ldr	r6, [pc, #184]	; (8005ee4 <_malloc_r+0xe4>)
 8005e2a:	f000 f907 	bl	800603c <__malloc_lock>
 8005e2e:	6833      	ldr	r3, [r6, #0]
 8005e30:	461c      	mov	r4, r3
 8005e32:	bb34      	cbnz	r4, 8005e82 <_malloc_r+0x82>
 8005e34:	4629      	mov	r1, r5
 8005e36:	4638      	mov	r0, r7
 8005e38:	f7ff ffc2 	bl	8005dc0 <sbrk_aligned>
 8005e3c:	1c43      	adds	r3, r0, #1
 8005e3e:	4604      	mov	r4, r0
 8005e40:	d14d      	bne.n	8005ede <_malloc_r+0xde>
 8005e42:	6834      	ldr	r4, [r6, #0]
 8005e44:	4626      	mov	r6, r4
 8005e46:	2e00      	cmp	r6, #0
 8005e48:	d140      	bne.n	8005ecc <_malloc_r+0xcc>
 8005e4a:	6823      	ldr	r3, [r4, #0]
 8005e4c:	4631      	mov	r1, r6
 8005e4e:	4638      	mov	r0, r7
 8005e50:	eb04 0803 	add.w	r8, r4, r3
 8005e54:	f000 f848 	bl	8005ee8 <_sbrk_r>
 8005e58:	4580      	cmp	r8, r0
 8005e5a:	d13a      	bne.n	8005ed2 <_malloc_r+0xd2>
 8005e5c:	6821      	ldr	r1, [r4, #0]
 8005e5e:	3503      	adds	r5, #3
 8005e60:	1a6d      	subs	r5, r5, r1
 8005e62:	f025 0503 	bic.w	r5, r5, #3
 8005e66:	3508      	adds	r5, #8
 8005e68:	2d0c      	cmp	r5, #12
 8005e6a:	bf38      	it	cc
 8005e6c:	250c      	movcc	r5, #12
 8005e6e:	4638      	mov	r0, r7
 8005e70:	4629      	mov	r1, r5
 8005e72:	f7ff ffa5 	bl	8005dc0 <sbrk_aligned>
 8005e76:	3001      	adds	r0, #1
 8005e78:	d02b      	beq.n	8005ed2 <_malloc_r+0xd2>
 8005e7a:	6823      	ldr	r3, [r4, #0]
 8005e7c:	442b      	add	r3, r5
 8005e7e:	6023      	str	r3, [r4, #0]
 8005e80:	e00e      	b.n	8005ea0 <_malloc_r+0xa0>
 8005e82:	6822      	ldr	r2, [r4, #0]
 8005e84:	1b52      	subs	r2, r2, r5
 8005e86:	d41e      	bmi.n	8005ec6 <_malloc_r+0xc6>
 8005e88:	2a0b      	cmp	r2, #11
 8005e8a:	d916      	bls.n	8005eba <_malloc_r+0xba>
 8005e8c:	1961      	adds	r1, r4, r5
 8005e8e:	42a3      	cmp	r3, r4
 8005e90:	6025      	str	r5, [r4, #0]
 8005e92:	bf18      	it	ne
 8005e94:	6059      	strne	r1, [r3, #4]
 8005e96:	6863      	ldr	r3, [r4, #4]
 8005e98:	bf08      	it	eq
 8005e9a:	6031      	streq	r1, [r6, #0]
 8005e9c:	5162      	str	r2, [r4, r5]
 8005e9e:	604b      	str	r3, [r1, #4]
 8005ea0:	4638      	mov	r0, r7
 8005ea2:	f104 060b 	add.w	r6, r4, #11
 8005ea6:	f000 f8cf 	bl	8006048 <__malloc_unlock>
 8005eaa:	f026 0607 	bic.w	r6, r6, #7
 8005eae:	1d23      	adds	r3, r4, #4
 8005eb0:	1af2      	subs	r2, r6, r3
 8005eb2:	d0b6      	beq.n	8005e22 <_malloc_r+0x22>
 8005eb4:	1b9b      	subs	r3, r3, r6
 8005eb6:	50a3      	str	r3, [r4, r2]
 8005eb8:	e7b3      	b.n	8005e22 <_malloc_r+0x22>
 8005eba:	6862      	ldr	r2, [r4, #4]
 8005ebc:	42a3      	cmp	r3, r4
 8005ebe:	bf0c      	ite	eq
 8005ec0:	6032      	streq	r2, [r6, #0]
 8005ec2:	605a      	strne	r2, [r3, #4]
 8005ec4:	e7ec      	b.n	8005ea0 <_malloc_r+0xa0>
 8005ec6:	4623      	mov	r3, r4
 8005ec8:	6864      	ldr	r4, [r4, #4]
 8005eca:	e7b2      	b.n	8005e32 <_malloc_r+0x32>
 8005ecc:	4634      	mov	r4, r6
 8005ece:	6876      	ldr	r6, [r6, #4]
 8005ed0:	e7b9      	b.n	8005e46 <_malloc_r+0x46>
 8005ed2:	230c      	movs	r3, #12
 8005ed4:	4638      	mov	r0, r7
 8005ed6:	603b      	str	r3, [r7, #0]
 8005ed8:	f000 f8b6 	bl	8006048 <__malloc_unlock>
 8005edc:	e7a1      	b.n	8005e22 <_malloc_r+0x22>
 8005ede:	6025      	str	r5, [r4, #0]
 8005ee0:	e7de      	b.n	8005ea0 <_malloc_r+0xa0>
 8005ee2:	bf00      	nop
 8005ee4:	200020d0 	.word	0x200020d0

08005ee8 <_sbrk_r>:
 8005ee8:	b538      	push	{r3, r4, r5, lr}
 8005eea:	2300      	movs	r3, #0
 8005eec:	4d05      	ldr	r5, [pc, #20]	; (8005f04 <_sbrk_r+0x1c>)
 8005eee:	4604      	mov	r4, r0
 8005ef0:	4608      	mov	r0, r1
 8005ef2:	602b      	str	r3, [r5, #0]
 8005ef4:	f7fd fb20 	bl	8003538 <_sbrk>
 8005ef8:	1c43      	adds	r3, r0, #1
 8005efa:	d102      	bne.n	8005f02 <_sbrk_r+0x1a>
 8005efc:	682b      	ldr	r3, [r5, #0]
 8005efe:	b103      	cbz	r3, 8005f02 <_sbrk_r+0x1a>
 8005f00:	6023      	str	r3, [r4, #0]
 8005f02:	bd38      	pop	{r3, r4, r5, pc}
 8005f04:	200020d8 	.word	0x200020d8

08005f08 <__sread>:
 8005f08:	b510      	push	{r4, lr}
 8005f0a:	460c      	mov	r4, r1
 8005f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f10:	f000 f8a0 	bl	8006054 <_read_r>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	bfab      	itete	ge
 8005f18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f1a:	89a3      	ldrhlt	r3, [r4, #12]
 8005f1c:	181b      	addge	r3, r3, r0
 8005f1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f22:	bfac      	ite	ge
 8005f24:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f26:	81a3      	strhlt	r3, [r4, #12]
 8005f28:	bd10      	pop	{r4, pc}

08005f2a <__swrite>:
 8005f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f2e:	461f      	mov	r7, r3
 8005f30:	898b      	ldrh	r3, [r1, #12]
 8005f32:	4605      	mov	r5, r0
 8005f34:	05db      	lsls	r3, r3, #23
 8005f36:	460c      	mov	r4, r1
 8005f38:	4616      	mov	r6, r2
 8005f3a:	d505      	bpl.n	8005f48 <__swrite+0x1e>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f44:	f000 f868 	bl	8006018 <_lseek_r>
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	4632      	mov	r2, r6
 8005f4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f50:	81a3      	strh	r3, [r4, #12]
 8005f52:	4628      	mov	r0, r5
 8005f54:	463b      	mov	r3, r7
 8005f56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f5e:	f000 b817 	b.w	8005f90 <_write_r>

08005f62 <__sseek>:
 8005f62:	b510      	push	{r4, lr}
 8005f64:	460c      	mov	r4, r1
 8005f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f6a:	f000 f855 	bl	8006018 <_lseek_r>
 8005f6e:	1c43      	adds	r3, r0, #1
 8005f70:	89a3      	ldrh	r3, [r4, #12]
 8005f72:	bf15      	itete	ne
 8005f74:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f7e:	81a3      	strheq	r3, [r4, #12]
 8005f80:	bf18      	it	ne
 8005f82:	81a3      	strhne	r3, [r4, #12]
 8005f84:	bd10      	pop	{r4, pc}

08005f86 <__sclose>:
 8005f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f8a:	f000 b813 	b.w	8005fb4 <_close_r>
	...

08005f90 <_write_r>:
 8005f90:	b538      	push	{r3, r4, r5, lr}
 8005f92:	4604      	mov	r4, r0
 8005f94:	4608      	mov	r0, r1
 8005f96:	4611      	mov	r1, r2
 8005f98:	2200      	movs	r2, #0
 8005f9a:	4d05      	ldr	r5, [pc, #20]	; (8005fb0 <_write_r+0x20>)
 8005f9c:	602a      	str	r2, [r5, #0]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	f7fd fa7d 	bl	800349e <_write>
 8005fa4:	1c43      	adds	r3, r0, #1
 8005fa6:	d102      	bne.n	8005fae <_write_r+0x1e>
 8005fa8:	682b      	ldr	r3, [r5, #0]
 8005faa:	b103      	cbz	r3, 8005fae <_write_r+0x1e>
 8005fac:	6023      	str	r3, [r4, #0]
 8005fae:	bd38      	pop	{r3, r4, r5, pc}
 8005fb0:	200020d8 	.word	0x200020d8

08005fb4 <_close_r>:
 8005fb4:	b538      	push	{r3, r4, r5, lr}
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	4d05      	ldr	r5, [pc, #20]	; (8005fd0 <_close_r+0x1c>)
 8005fba:	4604      	mov	r4, r0
 8005fbc:	4608      	mov	r0, r1
 8005fbe:	602b      	str	r3, [r5, #0]
 8005fc0:	f7fd fa89 	bl	80034d6 <_close>
 8005fc4:	1c43      	adds	r3, r0, #1
 8005fc6:	d102      	bne.n	8005fce <_close_r+0x1a>
 8005fc8:	682b      	ldr	r3, [r5, #0]
 8005fca:	b103      	cbz	r3, 8005fce <_close_r+0x1a>
 8005fcc:	6023      	str	r3, [r4, #0]
 8005fce:	bd38      	pop	{r3, r4, r5, pc}
 8005fd0:	200020d8 	.word	0x200020d8

08005fd4 <_fstat_r>:
 8005fd4:	b538      	push	{r3, r4, r5, lr}
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	4d06      	ldr	r5, [pc, #24]	; (8005ff4 <_fstat_r+0x20>)
 8005fda:	4604      	mov	r4, r0
 8005fdc:	4608      	mov	r0, r1
 8005fde:	4611      	mov	r1, r2
 8005fe0:	602b      	str	r3, [r5, #0]
 8005fe2:	f7fd fa83 	bl	80034ec <_fstat>
 8005fe6:	1c43      	adds	r3, r0, #1
 8005fe8:	d102      	bne.n	8005ff0 <_fstat_r+0x1c>
 8005fea:	682b      	ldr	r3, [r5, #0]
 8005fec:	b103      	cbz	r3, 8005ff0 <_fstat_r+0x1c>
 8005fee:	6023      	str	r3, [r4, #0]
 8005ff0:	bd38      	pop	{r3, r4, r5, pc}
 8005ff2:	bf00      	nop
 8005ff4:	200020d8 	.word	0x200020d8

08005ff8 <_isatty_r>:
 8005ff8:	b538      	push	{r3, r4, r5, lr}
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	4d05      	ldr	r5, [pc, #20]	; (8006014 <_isatty_r+0x1c>)
 8005ffe:	4604      	mov	r4, r0
 8006000:	4608      	mov	r0, r1
 8006002:	602b      	str	r3, [r5, #0]
 8006004:	f7fd fa81 	bl	800350a <_isatty>
 8006008:	1c43      	adds	r3, r0, #1
 800600a:	d102      	bne.n	8006012 <_isatty_r+0x1a>
 800600c:	682b      	ldr	r3, [r5, #0]
 800600e:	b103      	cbz	r3, 8006012 <_isatty_r+0x1a>
 8006010:	6023      	str	r3, [r4, #0]
 8006012:	bd38      	pop	{r3, r4, r5, pc}
 8006014:	200020d8 	.word	0x200020d8

08006018 <_lseek_r>:
 8006018:	b538      	push	{r3, r4, r5, lr}
 800601a:	4604      	mov	r4, r0
 800601c:	4608      	mov	r0, r1
 800601e:	4611      	mov	r1, r2
 8006020:	2200      	movs	r2, #0
 8006022:	4d05      	ldr	r5, [pc, #20]	; (8006038 <_lseek_r+0x20>)
 8006024:	602a      	str	r2, [r5, #0]
 8006026:	461a      	mov	r2, r3
 8006028:	f7fd fa79 	bl	800351e <_lseek>
 800602c:	1c43      	adds	r3, r0, #1
 800602e:	d102      	bne.n	8006036 <_lseek_r+0x1e>
 8006030:	682b      	ldr	r3, [r5, #0]
 8006032:	b103      	cbz	r3, 8006036 <_lseek_r+0x1e>
 8006034:	6023      	str	r3, [r4, #0]
 8006036:	bd38      	pop	{r3, r4, r5, pc}
 8006038:	200020d8 	.word	0x200020d8

0800603c <__malloc_lock>:
 800603c:	4801      	ldr	r0, [pc, #4]	; (8006044 <__malloc_lock+0x8>)
 800603e:	f7ff be0f 	b.w	8005c60 <__retarget_lock_acquire_recursive>
 8006042:	bf00      	nop
 8006044:	200020cc 	.word	0x200020cc

08006048 <__malloc_unlock>:
 8006048:	4801      	ldr	r0, [pc, #4]	; (8006050 <__malloc_unlock+0x8>)
 800604a:	f7ff be0a 	b.w	8005c62 <__retarget_lock_release_recursive>
 800604e:	bf00      	nop
 8006050:	200020cc 	.word	0x200020cc

08006054 <_read_r>:
 8006054:	b538      	push	{r3, r4, r5, lr}
 8006056:	4604      	mov	r4, r0
 8006058:	4608      	mov	r0, r1
 800605a:	4611      	mov	r1, r2
 800605c:	2200      	movs	r2, #0
 800605e:	4d05      	ldr	r5, [pc, #20]	; (8006074 <_read_r+0x20>)
 8006060:	602a      	str	r2, [r5, #0]
 8006062:	461a      	mov	r2, r3
 8006064:	f7fd f9fe 	bl	8003464 <_read>
 8006068:	1c43      	adds	r3, r0, #1
 800606a:	d102      	bne.n	8006072 <_read_r+0x1e>
 800606c:	682b      	ldr	r3, [r5, #0]
 800606e:	b103      	cbz	r3, 8006072 <_read_r+0x1e>
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	bd38      	pop	{r3, r4, r5, pc}
 8006074:	200020d8 	.word	0x200020d8

08006078 <pow>:
 8006078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800607c:	4614      	mov	r4, r2
 800607e:	461d      	mov	r5, r3
 8006080:	4680      	mov	r8, r0
 8006082:	4689      	mov	r9, r1
 8006084:	f000 f884 	bl	8006190 <__ieee754_pow>
 8006088:	4622      	mov	r2, r4
 800608a:	4606      	mov	r6, r0
 800608c:	460f      	mov	r7, r1
 800608e:	462b      	mov	r3, r5
 8006090:	4620      	mov	r0, r4
 8006092:	4629      	mov	r1, r5
 8006094:	f7fa fd1e 	bl	8000ad4 <__aeabi_dcmpun>
 8006098:	bbc8      	cbnz	r0, 800610e <pow+0x96>
 800609a:	2200      	movs	r2, #0
 800609c:	2300      	movs	r3, #0
 800609e:	4640      	mov	r0, r8
 80060a0:	4649      	mov	r1, r9
 80060a2:	f7fa fce5 	bl	8000a70 <__aeabi_dcmpeq>
 80060a6:	b1b8      	cbz	r0, 80060d8 <pow+0x60>
 80060a8:	2200      	movs	r2, #0
 80060aa:	2300      	movs	r3, #0
 80060ac:	4620      	mov	r0, r4
 80060ae:	4629      	mov	r1, r5
 80060b0:	f7fa fcde 	bl	8000a70 <__aeabi_dcmpeq>
 80060b4:	2800      	cmp	r0, #0
 80060b6:	d141      	bne.n	800613c <pow+0xc4>
 80060b8:	4620      	mov	r0, r4
 80060ba:	4629      	mov	r1, r5
 80060bc:	f000 fe5d 	bl	8006d7a <finite>
 80060c0:	b328      	cbz	r0, 800610e <pow+0x96>
 80060c2:	2200      	movs	r2, #0
 80060c4:	2300      	movs	r3, #0
 80060c6:	4620      	mov	r0, r4
 80060c8:	4629      	mov	r1, r5
 80060ca:	f7fa fcdb 	bl	8000a84 <__aeabi_dcmplt>
 80060ce:	b1f0      	cbz	r0, 800610e <pow+0x96>
 80060d0:	f7ff faaa 	bl	8005628 <__errno>
 80060d4:	2322      	movs	r3, #34	; 0x22
 80060d6:	e019      	b.n	800610c <pow+0x94>
 80060d8:	4630      	mov	r0, r6
 80060da:	4639      	mov	r1, r7
 80060dc:	f000 fe4d 	bl	8006d7a <finite>
 80060e0:	b9c8      	cbnz	r0, 8006116 <pow+0x9e>
 80060e2:	4640      	mov	r0, r8
 80060e4:	4649      	mov	r1, r9
 80060e6:	f000 fe48 	bl	8006d7a <finite>
 80060ea:	b1a0      	cbz	r0, 8006116 <pow+0x9e>
 80060ec:	4620      	mov	r0, r4
 80060ee:	4629      	mov	r1, r5
 80060f0:	f000 fe43 	bl	8006d7a <finite>
 80060f4:	b178      	cbz	r0, 8006116 <pow+0x9e>
 80060f6:	4632      	mov	r2, r6
 80060f8:	463b      	mov	r3, r7
 80060fa:	4630      	mov	r0, r6
 80060fc:	4639      	mov	r1, r7
 80060fe:	f7fa fce9 	bl	8000ad4 <__aeabi_dcmpun>
 8006102:	2800      	cmp	r0, #0
 8006104:	d0e4      	beq.n	80060d0 <pow+0x58>
 8006106:	f7ff fa8f 	bl	8005628 <__errno>
 800610a:	2321      	movs	r3, #33	; 0x21
 800610c:	6003      	str	r3, [r0, #0]
 800610e:	4630      	mov	r0, r6
 8006110:	4639      	mov	r1, r7
 8006112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006116:	2200      	movs	r2, #0
 8006118:	2300      	movs	r3, #0
 800611a:	4630      	mov	r0, r6
 800611c:	4639      	mov	r1, r7
 800611e:	f7fa fca7 	bl	8000a70 <__aeabi_dcmpeq>
 8006122:	2800      	cmp	r0, #0
 8006124:	d0f3      	beq.n	800610e <pow+0x96>
 8006126:	4640      	mov	r0, r8
 8006128:	4649      	mov	r1, r9
 800612a:	f000 fe26 	bl	8006d7a <finite>
 800612e:	2800      	cmp	r0, #0
 8006130:	d0ed      	beq.n	800610e <pow+0x96>
 8006132:	4620      	mov	r0, r4
 8006134:	4629      	mov	r1, r5
 8006136:	f000 fe20 	bl	8006d7a <finite>
 800613a:	e7c8      	b.n	80060ce <pow+0x56>
 800613c:	2600      	movs	r6, #0
 800613e:	4f01      	ldr	r7, [pc, #4]	; (8006144 <pow+0xcc>)
 8006140:	e7e5      	b.n	800610e <pow+0x96>
 8006142:	bf00      	nop
 8006144:	3ff00000 	.word	0x3ff00000

08006148 <sqrt>:
 8006148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800614a:	4606      	mov	r6, r0
 800614c:	460f      	mov	r7, r1
 800614e:	f000 fd35 	bl	8006bbc <__ieee754_sqrt>
 8006152:	4632      	mov	r2, r6
 8006154:	4604      	mov	r4, r0
 8006156:	460d      	mov	r5, r1
 8006158:	463b      	mov	r3, r7
 800615a:	4630      	mov	r0, r6
 800615c:	4639      	mov	r1, r7
 800615e:	f7fa fcb9 	bl	8000ad4 <__aeabi_dcmpun>
 8006162:	b990      	cbnz	r0, 800618a <sqrt+0x42>
 8006164:	2200      	movs	r2, #0
 8006166:	2300      	movs	r3, #0
 8006168:	4630      	mov	r0, r6
 800616a:	4639      	mov	r1, r7
 800616c:	f7fa fc8a 	bl	8000a84 <__aeabi_dcmplt>
 8006170:	b158      	cbz	r0, 800618a <sqrt+0x42>
 8006172:	f7ff fa59 	bl	8005628 <__errno>
 8006176:	2321      	movs	r3, #33	; 0x21
 8006178:	2200      	movs	r2, #0
 800617a:	6003      	str	r3, [r0, #0]
 800617c:	2300      	movs	r3, #0
 800617e:	4610      	mov	r0, r2
 8006180:	4619      	mov	r1, r3
 8006182:	f7fa fb37 	bl	80007f4 <__aeabi_ddiv>
 8006186:	4604      	mov	r4, r0
 8006188:	460d      	mov	r5, r1
 800618a:	4620      	mov	r0, r4
 800618c:	4629      	mov	r1, r5
 800618e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006190 <__ieee754_pow>:
 8006190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006194:	b093      	sub	sp, #76	; 0x4c
 8006196:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800619a:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 800619e:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80061a2:	4689      	mov	r9, r1
 80061a4:	ea56 0102 	orrs.w	r1, r6, r2
 80061a8:	4680      	mov	r8, r0
 80061aa:	d111      	bne.n	80061d0 <__ieee754_pow+0x40>
 80061ac:	1803      	adds	r3, r0, r0
 80061ae:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 80061b2:	4152      	adcs	r2, r2
 80061b4:	4299      	cmp	r1, r3
 80061b6:	4b82      	ldr	r3, [pc, #520]	; (80063c0 <__ieee754_pow+0x230>)
 80061b8:	4193      	sbcs	r3, r2
 80061ba:	f080 84b9 	bcs.w	8006b30 <__ieee754_pow+0x9a0>
 80061be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061c2:	4640      	mov	r0, r8
 80061c4:	4649      	mov	r1, r9
 80061c6:	f7fa f835 	bl	8000234 <__adddf3>
 80061ca:	4683      	mov	fp, r0
 80061cc:	468c      	mov	ip, r1
 80061ce:	e06f      	b.n	80062b0 <__ieee754_pow+0x120>
 80061d0:	4b7c      	ldr	r3, [pc, #496]	; (80063c4 <__ieee754_pow+0x234>)
 80061d2:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 80061d6:	429c      	cmp	r4, r3
 80061d8:	464d      	mov	r5, r9
 80061da:	4682      	mov	sl, r0
 80061dc:	dc06      	bgt.n	80061ec <__ieee754_pow+0x5c>
 80061de:	d101      	bne.n	80061e4 <__ieee754_pow+0x54>
 80061e0:	2800      	cmp	r0, #0
 80061e2:	d1ec      	bne.n	80061be <__ieee754_pow+0x2e>
 80061e4:	429e      	cmp	r6, r3
 80061e6:	dc01      	bgt.n	80061ec <__ieee754_pow+0x5c>
 80061e8:	d10f      	bne.n	800620a <__ieee754_pow+0x7a>
 80061ea:	b172      	cbz	r2, 800620a <__ieee754_pow+0x7a>
 80061ec:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80061f0:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80061f4:	ea55 050a 	orrs.w	r5, r5, sl
 80061f8:	d1e1      	bne.n	80061be <__ieee754_pow+0x2e>
 80061fa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80061fe:	18db      	adds	r3, r3, r3
 8006200:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8006204:	4152      	adcs	r2, r2
 8006206:	429d      	cmp	r5, r3
 8006208:	e7d5      	b.n	80061b6 <__ieee754_pow+0x26>
 800620a:	2d00      	cmp	r5, #0
 800620c:	da39      	bge.n	8006282 <__ieee754_pow+0xf2>
 800620e:	4b6e      	ldr	r3, [pc, #440]	; (80063c8 <__ieee754_pow+0x238>)
 8006210:	429e      	cmp	r6, r3
 8006212:	dc52      	bgt.n	80062ba <__ieee754_pow+0x12a>
 8006214:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006218:	429e      	cmp	r6, r3
 800621a:	f340 849c 	ble.w	8006b56 <__ieee754_pow+0x9c6>
 800621e:	1533      	asrs	r3, r6, #20
 8006220:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006224:	2b14      	cmp	r3, #20
 8006226:	dd0f      	ble.n	8006248 <__ieee754_pow+0xb8>
 8006228:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800622c:	fa22 f103 	lsr.w	r1, r2, r3
 8006230:	fa01 f303 	lsl.w	r3, r1, r3
 8006234:	4293      	cmp	r3, r2
 8006236:	f040 848e 	bne.w	8006b56 <__ieee754_pow+0x9c6>
 800623a:	f001 0101 	and.w	r1, r1, #1
 800623e:	f1c1 0302 	rsb	r3, r1, #2
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	b182      	cbz	r2, 8006268 <__ieee754_pow+0xd8>
 8006246:	e05d      	b.n	8006304 <__ieee754_pow+0x174>
 8006248:	2a00      	cmp	r2, #0
 800624a:	d159      	bne.n	8006300 <__ieee754_pow+0x170>
 800624c:	f1c3 0314 	rsb	r3, r3, #20
 8006250:	fa46 f103 	asr.w	r1, r6, r3
 8006254:	fa01 f303 	lsl.w	r3, r1, r3
 8006258:	42b3      	cmp	r3, r6
 800625a:	f040 8479 	bne.w	8006b50 <__ieee754_pow+0x9c0>
 800625e:	f001 0101 	and.w	r1, r1, #1
 8006262:	f1c1 0302 	rsb	r3, r1, #2
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	4b58      	ldr	r3, [pc, #352]	; (80063cc <__ieee754_pow+0x23c>)
 800626a:	429e      	cmp	r6, r3
 800626c:	d132      	bne.n	80062d4 <__ieee754_pow+0x144>
 800626e:	2f00      	cmp	r7, #0
 8006270:	f280 846a 	bge.w	8006b48 <__ieee754_pow+0x9b8>
 8006274:	4642      	mov	r2, r8
 8006276:	464b      	mov	r3, r9
 8006278:	2000      	movs	r0, #0
 800627a:	4954      	ldr	r1, [pc, #336]	; (80063cc <__ieee754_pow+0x23c>)
 800627c:	f7fa faba 	bl	80007f4 <__aeabi_ddiv>
 8006280:	e7a3      	b.n	80061ca <__ieee754_pow+0x3a>
 8006282:	2300      	movs	r3, #0
 8006284:	9300      	str	r3, [sp, #0]
 8006286:	2a00      	cmp	r2, #0
 8006288:	d13c      	bne.n	8006304 <__ieee754_pow+0x174>
 800628a:	4b4e      	ldr	r3, [pc, #312]	; (80063c4 <__ieee754_pow+0x234>)
 800628c:	429e      	cmp	r6, r3
 800628e:	d1eb      	bne.n	8006268 <__ieee754_pow+0xd8>
 8006290:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006294:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006298:	ea53 030a 	orrs.w	r3, r3, sl
 800629c:	f000 8448 	beq.w	8006b30 <__ieee754_pow+0x9a0>
 80062a0:	4b4b      	ldr	r3, [pc, #300]	; (80063d0 <__ieee754_pow+0x240>)
 80062a2:	429c      	cmp	r4, r3
 80062a4:	dd0b      	ble.n	80062be <__ieee754_pow+0x12e>
 80062a6:	2f00      	cmp	r7, #0
 80062a8:	f2c0 8448 	blt.w	8006b3c <__ieee754_pow+0x9ac>
 80062ac:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80062b0:	4658      	mov	r0, fp
 80062b2:	4661      	mov	r1, ip
 80062b4:	b013      	add	sp, #76	; 0x4c
 80062b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ba:	2302      	movs	r3, #2
 80062bc:	e7e2      	b.n	8006284 <__ieee754_pow+0xf4>
 80062be:	2f00      	cmp	r7, #0
 80062c0:	f04f 0b00 	mov.w	fp, #0
 80062c4:	f04f 0c00 	mov.w	ip, #0
 80062c8:	daf2      	bge.n	80062b0 <__ieee754_pow+0x120>
 80062ca:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80062ce:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 80062d2:	e7ed      	b.n	80062b0 <__ieee754_pow+0x120>
 80062d4:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80062d8:	d106      	bne.n	80062e8 <__ieee754_pow+0x158>
 80062da:	4642      	mov	r2, r8
 80062dc:	464b      	mov	r3, r9
 80062de:	4640      	mov	r0, r8
 80062e0:	4649      	mov	r1, r9
 80062e2:	f7fa f95d 	bl	80005a0 <__aeabi_dmul>
 80062e6:	e770      	b.n	80061ca <__ieee754_pow+0x3a>
 80062e8:	4b3a      	ldr	r3, [pc, #232]	; (80063d4 <__ieee754_pow+0x244>)
 80062ea:	429f      	cmp	r7, r3
 80062ec:	d10a      	bne.n	8006304 <__ieee754_pow+0x174>
 80062ee:	2d00      	cmp	r5, #0
 80062f0:	db08      	blt.n	8006304 <__ieee754_pow+0x174>
 80062f2:	4640      	mov	r0, r8
 80062f4:	4649      	mov	r1, r9
 80062f6:	b013      	add	sp, #76	; 0x4c
 80062f8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062fc:	f000 bc5e 	b.w	8006bbc <__ieee754_sqrt>
 8006300:	2300      	movs	r3, #0
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	4640      	mov	r0, r8
 8006306:	4649      	mov	r1, r9
 8006308:	f000 fd34 	bl	8006d74 <fabs>
 800630c:	4683      	mov	fp, r0
 800630e:	468c      	mov	ip, r1
 8006310:	f1ba 0f00 	cmp.w	sl, #0
 8006314:	d128      	bne.n	8006368 <__ieee754_pow+0x1d8>
 8006316:	b124      	cbz	r4, 8006322 <__ieee754_pow+0x192>
 8006318:	4b2c      	ldr	r3, [pc, #176]	; (80063cc <__ieee754_pow+0x23c>)
 800631a:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800631e:	429a      	cmp	r2, r3
 8006320:	d122      	bne.n	8006368 <__ieee754_pow+0x1d8>
 8006322:	2f00      	cmp	r7, #0
 8006324:	da07      	bge.n	8006336 <__ieee754_pow+0x1a6>
 8006326:	465a      	mov	r2, fp
 8006328:	4663      	mov	r3, ip
 800632a:	2000      	movs	r0, #0
 800632c:	4927      	ldr	r1, [pc, #156]	; (80063cc <__ieee754_pow+0x23c>)
 800632e:	f7fa fa61 	bl	80007f4 <__aeabi_ddiv>
 8006332:	4683      	mov	fp, r0
 8006334:	468c      	mov	ip, r1
 8006336:	2d00      	cmp	r5, #0
 8006338:	daba      	bge.n	80062b0 <__ieee754_pow+0x120>
 800633a:	9b00      	ldr	r3, [sp, #0]
 800633c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006340:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006344:	4323      	orrs	r3, r4
 8006346:	d108      	bne.n	800635a <__ieee754_pow+0x1ca>
 8006348:	465a      	mov	r2, fp
 800634a:	4663      	mov	r3, ip
 800634c:	4658      	mov	r0, fp
 800634e:	4661      	mov	r1, ip
 8006350:	f7f9 ff6e 	bl	8000230 <__aeabi_dsub>
 8006354:	4602      	mov	r2, r0
 8006356:	460b      	mov	r3, r1
 8006358:	e790      	b.n	800627c <__ieee754_pow+0xec>
 800635a:	9b00      	ldr	r3, [sp, #0]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d1a7      	bne.n	80062b0 <__ieee754_pow+0x120>
 8006360:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8006364:	469c      	mov	ip, r3
 8006366:	e7a3      	b.n	80062b0 <__ieee754_pow+0x120>
 8006368:	0feb      	lsrs	r3, r5, #31
 800636a:	3b01      	subs	r3, #1
 800636c:	930c      	str	r3, [sp, #48]	; 0x30
 800636e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006370:	9b00      	ldr	r3, [sp, #0]
 8006372:	4313      	orrs	r3, r2
 8006374:	d104      	bne.n	8006380 <__ieee754_pow+0x1f0>
 8006376:	4642      	mov	r2, r8
 8006378:	464b      	mov	r3, r9
 800637a:	4640      	mov	r0, r8
 800637c:	4649      	mov	r1, r9
 800637e:	e7e7      	b.n	8006350 <__ieee754_pow+0x1c0>
 8006380:	4b15      	ldr	r3, [pc, #84]	; (80063d8 <__ieee754_pow+0x248>)
 8006382:	429e      	cmp	r6, r3
 8006384:	f340 80f6 	ble.w	8006574 <__ieee754_pow+0x3e4>
 8006388:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800638c:	429e      	cmp	r6, r3
 800638e:	4b10      	ldr	r3, [pc, #64]	; (80063d0 <__ieee754_pow+0x240>)
 8006390:	dd09      	ble.n	80063a6 <__ieee754_pow+0x216>
 8006392:	429c      	cmp	r4, r3
 8006394:	dc0c      	bgt.n	80063b0 <__ieee754_pow+0x220>
 8006396:	2f00      	cmp	r7, #0
 8006398:	da0c      	bge.n	80063b4 <__ieee754_pow+0x224>
 800639a:	2000      	movs	r0, #0
 800639c:	b013      	add	sp, #76	; 0x4c
 800639e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a2:	f000 bce2 	b.w	8006d6a <__math_oflow>
 80063a6:	429c      	cmp	r4, r3
 80063a8:	dbf5      	blt.n	8006396 <__ieee754_pow+0x206>
 80063aa:	4b08      	ldr	r3, [pc, #32]	; (80063cc <__ieee754_pow+0x23c>)
 80063ac:	429c      	cmp	r4, r3
 80063ae:	dd15      	ble.n	80063dc <__ieee754_pow+0x24c>
 80063b0:	2f00      	cmp	r7, #0
 80063b2:	dcf2      	bgt.n	800639a <__ieee754_pow+0x20a>
 80063b4:	2000      	movs	r0, #0
 80063b6:	b013      	add	sp, #76	; 0x4c
 80063b8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063bc:	f000 bcd0 	b.w	8006d60 <__math_uflow>
 80063c0:	fff00000 	.word	0xfff00000
 80063c4:	7ff00000 	.word	0x7ff00000
 80063c8:	433fffff 	.word	0x433fffff
 80063cc:	3ff00000 	.word	0x3ff00000
 80063d0:	3fefffff 	.word	0x3fefffff
 80063d4:	3fe00000 	.word	0x3fe00000
 80063d8:	41e00000 	.word	0x41e00000
 80063dc:	4661      	mov	r1, ip
 80063de:	2200      	movs	r2, #0
 80063e0:	4658      	mov	r0, fp
 80063e2:	4b5f      	ldr	r3, [pc, #380]	; (8006560 <__ieee754_pow+0x3d0>)
 80063e4:	f7f9 ff24 	bl	8000230 <__aeabi_dsub>
 80063e8:	a355      	add	r3, pc, #340	; (adr r3, 8006540 <__ieee754_pow+0x3b0>)
 80063ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ee:	4604      	mov	r4, r0
 80063f0:	460d      	mov	r5, r1
 80063f2:	f7fa f8d5 	bl	80005a0 <__aeabi_dmul>
 80063f6:	a354      	add	r3, pc, #336	; (adr r3, 8006548 <__ieee754_pow+0x3b8>)
 80063f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fc:	4606      	mov	r6, r0
 80063fe:	460f      	mov	r7, r1
 8006400:	4620      	mov	r0, r4
 8006402:	4629      	mov	r1, r5
 8006404:	f7fa f8cc 	bl	80005a0 <__aeabi_dmul>
 8006408:	2200      	movs	r2, #0
 800640a:	4682      	mov	sl, r0
 800640c:	468b      	mov	fp, r1
 800640e:	4620      	mov	r0, r4
 8006410:	4629      	mov	r1, r5
 8006412:	4b54      	ldr	r3, [pc, #336]	; (8006564 <__ieee754_pow+0x3d4>)
 8006414:	f7fa f8c4 	bl	80005a0 <__aeabi_dmul>
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	a14c      	add	r1, pc, #304	; (adr r1, 8006550 <__ieee754_pow+0x3c0>)
 800641e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006422:	f7f9 ff05 	bl	8000230 <__aeabi_dsub>
 8006426:	4622      	mov	r2, r4
 8006428:	462b      	mov	r3, r5
 800642a:	f7fa f8b9 	bl	80005a0 <__aeabi_dmul>
 800642e:	4602      	mov	r2, r0
 8006430:	460b      	mov	r3, r1
 8006432:	2000      	movs	r0, #0
 8006434:	494c      	ldr	r1, [pc, #304]	; (8006568 <__ieee754_pow+0x3d8>)
 8006436:	f7f9 fefb 	bl	8000230 <__aeabi_dsub>
 800643a:	4622      	mov	r2, r4
 800643c:	462b      	mov	r3, r5
 800643e:	4680      	mov	r8, r0
 8006440:	4689      	mov	r9, r1
 8006442:	4620      	mov	r0, r4
 8006444:	4629      	mov	r1, r5
 8006446:	f7fa f8ab 	bl	80005a0 <__aeabi_dmul>
 800644a:	4602      	mov	r2, r0
 800644c:	460b      	mov	r3, r1
 800644e:	4640      	mov	r0, r8
 8006450:	4649      	mov	r1, r9
 8006452:	f7fa f8a5 	bl	80005a0 <__aeabi_dmul>
 8006456:	a340      	add	r3, pc, #256	; (adr r3, 8006558 <__ieee754_pow+0x3c8>)
 8006458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800645c:	f7fa f8a0 	bl	80005a0 <__aeabi_dmul>
 8006460:	4602      	mov	r2, r0
 8006462:	460b      	mov	r3, r1
 8006464:	4650      	mov	r0, sl
 8006466:	4659      	mov	r1, fp
 8006468:	f7f9 fee2 	bl	8000230 <__aeabi_dsub>
 800646c:	f04f 0a00 	mov.w	sl, #0
 8006470:	4602      	mov	r2, r0
 8006472:	460b      	mov	r3, r1
 8006474:	4604      	mov	r4, r0
 8006476:	460d      	mov	r5, r1
 8006478:	4630      	mov	r0, r6
 800647a:	4639      	mov	r1, r7
 800647c:	f7f9 feda 	bl	8000234 <__adddf3>
 8006480:	4632      	mov	r2, r6
 8006482:	463b      	mov	r3, r7
 8006484:	4650      	mov	r0, sl
 8006486:	468b      	mov	fp, r1
 8006488:	f7f9 fed2 	bl	8000230 <__aeabi_dsub>
 800648c:	4602      	mov	r2, r0
 800648e:	460b      	mov	r3, r1
 8006490:	4620      	mov	r0, r4
 8006492:	4629      	mov	r1, r5
 8006494:	f7f9 fecc 	bl	8000230 <__aeabi_dsub>
 8006498:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800649c:	9b00      	ldr	r3, [sp, #0]
 800649e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064a0:	3b01      	subs	r3, #1
 80064a2:	4313      	orrs	r3, r2
 80064a4:	f04f 0600 	mov.w	r6, #0
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	bf0c      	ite	eq
 80064ae:	4b2f      	ldreq	r3, [pc, #188]	; (800656c <__ieee754_pow+0x3dc>)
 80064b0:	4b2b      	ldrne	r3, [pc, #172]	; (8006560 <__ieee754_pow+0x3d0>)
 80064b2:	4604      	mov	r4, r0
 80064b4:	460d      	mov	r5, r1
 80064b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ba:	e9cd 2300 	strd	r2, r3, [sp]
 80064be:	4632      	mov	r2, r6
 80064c0:	463b      	mov	r3, r7
 80064c2:	f7f9 feb5 	bl	8000230 <__aeabi_dsub>
 80064c6:	4652      	mov	r2, sl
 80064c8:	465b      	mov	r3, fp
 80064ca:	f7fa f869 	bl	80005a0 <__aeabi_dmul>
 80064ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80064d2:	4680      	mov	r8, r0
 80064d4:	4689      	mov	r9, r1
 80064d6:	4620      	mov	r0, r4
 80064d8:	4629      	mov	r1, r5
 80064da:	f7fa f861 	bl	80005a0 <__aeabi_dmul>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	4640      	mov	r0, r8
 80064e4:	4649      	mov	r1, r9
 80064e6:	f7f9 fea5 	bl	8000234 <__adddf3>
 80064ea:	4632      	mov	r2, r6
 80064ec:	463b      	mov	r3, r7
 80064ee:	4680      	mov	r8, r0
 80064f0:	4689      	mov	r9, r1
 80064f2:	4650      	mov	r0, sl
 80064f4:	4659      	mov	r1, fp
 80064f6:	f7fa f853 	bl	80005a0 <__aeabi_dmul>
 80064fa:	4604      	mov	r4, r0
 80064fc:	460d      	mov	r5, r1
 80064fe:	460b      	mov	r3, r1
 8006500:	4602      	mov	r2, r0
 8006502:	4649      	mov	r1, r9
 8006504:	4640      	mov	r0, r8
 8006506:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800650a:	f7f9 fe93 	bl	8000234 <__adddf3>
 800650e:	4b18      	ldr	r3, [pc, #96]	; (8006570 <__ieee754_pow+0x3e0>)
 8006510:	4682      	mov	sl, r0
 8006512:	4299      	cmp	r1, r3
 8006514:	460f      	mov	r7, r1
 8006516:	460e      	mov	r6, r1
 8006518:	f340 82e5 	ble.w	8006ae6 <__ieee754_pow+0x956>
 800651c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006520:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006524:	4303      	orrs	r3, r0
 8006526:	f000 81df 	beq.w	80068e8 <__ieee754_pow+0x758>
 800652a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800652e:	2200      	movs	r2, #0
 8006530:	2300      	movs	r3, #0
 8006532:	f7fa faa7 	bl	8000a84 <__aeabi_dcmplt>
 8006536:	3800      	subs	r0, #0
 8006538:	bf18      	it	ne
 800653a:	2001      	movne	r0, #1
 800653c:	e72e      	b.n	800639c <__ieee754_pow+0x20c>
 800653e:	bf00      	nop
 8006540:	60000000 	.word	0x60000000
 8006544:	3ff71547 	.word	0x3ff71547
 8006548:	f85ddf44 	.word	0xf85ddf44
 800654c:	3e54ae0b 	.word	0x3e54ae0b
 8006550:	55555555 	.word	0x55555555
 8006554:	3fd55555 	.word	0x3fd55555
 8006558:	652b82fe 	.word	0x652b82fe
 800655c:	3ff71547 	.word	0x3ff71547
 8006560:	3ff00000 	.word	0x3ff00000
 8006564:	3fd00000 	.word	0x3fd00000
 8006568:	3fe00000 	.word	0x3fe00000
 800656c:	bff00000 	.word	0xbff00000
 8006570:	408fffff 	.word	0x408fffff
 8006574:	4bd2      	ldr	r3, [pc, #840]	; (80068c0 <__ieee754_pow+0x730>)
 8006576:	2200      	movs	r2, #0
 8006578:	402b      	ands	r3, r5
 800657a:	b943      	cbnz	r3, 800658e <__ieee754_pow+0x3fe>
 800657c:	4658      	mov	r0, fp
 800657e:	4661      	mov	r1, ip
 8006580:	4bd0      	ldr	r3, [pc, #832]	; (80068c4 <__ieee754_pow+0x734>)
 8006582:	f7fa f80d 	bl	80005a0 <__aeabi_dmul>
 8006586:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800658a:	4683      	mov	fp, r0
 800658c:	460c      	mov	r4, r1
 800658e:	1523      	asrs	r3, r4, #20
 8006590:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006594:	4413      	add	r3, r2
 8006596:	930b      	str	r3, [sp, #44]	; 0x2c
 8006598:	4bcb      	ldr	r3, [pc, #812]	; (80068c8 <__ieee754_pow+0x738>)
 800659a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800659e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80065a2:	429c      	cmp	r4, r3
 80065a4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80065a8:	dd08      	ble.n	80065bc <__ieee754_pow+0x42c>
 80065aa:	4bc8      	ldr	r3, [pc, #800]	; (80068cc <__ieee754_pow+0x73c>)
 80065ac:	429c      	cmp	r4, r3
 80065ae:	f340 8199 	ble.w	80068e4 <__ieee754_pow+0x754>
 80065b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065b4:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80065b8:	3301      	adds	r3, #1
 80065ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80065bc:	2600      	movs	r6, #0
 80065be:	00f3      	lsls	r3, r6, #3
 80065c0:	930d      	str	r3, [sp, #52]	; 0x34
 80065c2:	4bc3      	ldr	r3, [pc, #780]	; (80068d0 <__ieee754_pow+0x740>)
 80065c4:	4658      	mov	r0, fp
 80065c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80065ca:	e9d3 3400 	ldrd	r3, r4, [r3]
 80065ce:	4629      	mov	r1, r5
 80065d0:	461a      	mov	r2, r3
 80065d2:	e9cd 3408 	strd	r3, r4, [sp, #32]
 80065d6:	4623      	mov	r3, r4
 80065d8:	f7f9 fe2a 	bl	8000230 <__aeabi_dsub>
 80065dc:	46da      	mov	sl, fp
 80065de:	462b      	mov	r3, r5
 80065e0:	4652      	mov	r2, sl
 80065e2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80065e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80065ea:	f7f9 fe23 	bl	8000234 <__adddf3>
 80065ee:	4602      	mov	r2, r0
 80065f0:	460b      	mov	r3, r1
 80065f2:	2000      	movs	r0, #0
 80065f4:	49b7      	ldr	r1, [pc, #732]	; (80068d4 <__ieee754_pow+0x744>)
 80065f6:	f7fa f8fd 	bl	80007f4 <__aeabi_ddiv>
 80065fa:	4602      	mov	r2, r0
 80065fc:	460b      	mov	r3, r1
 80065fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006602:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006606:	f7f9 ffcb 	bl	80005a0 <__aeabi_dmul>
 800660a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800660e:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8006612:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006616:	2300      	movs	r3, #0
 8006618:	2200      	movs	r2, #0
 800661a:	46ab      	mov	fp, r5
 800661c:	106d      	asrs	r5, r5, #1
 800661e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006622:	9304      	str	r3, [sp, #16]
 8006624:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006628:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800662c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8006630:	4640      	mov	r0, r8
 8006632:	4649      	mov	r1, r9
 8006634:	4614      	mov	r4, r2
 8006636:	461d      	mov	r5, r3
 8006638:	f7f9 ffb2 	bl	80005a0 <__aeabi_dmul>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006644:	f7f9 fdf4 	bl	8000230 <__aeabi_dsub>
 8006648:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800664c:	4606      	mov	r6, r0
 800664e:	460f      	mov	r7, r1
 8006650:	4620      	mov	r0, r4
 8006652:	4629      	mov	r1, r5
 8006654:	f7f9 fdec 	bl	8000230 <__aeabi_dsub>
 8006658:	4602      	mov	r2, r0
 800665a:	460b      	mov	r3, r1
 800665c:	4650      	mov	r0, sl
 800665e:	4659      	mov	r1, fp
 8006660:	f7f9 fde6 	bl	8000230 <__aeabi_dsub>
 8006664:	4642      	mov	r2, r8
 8006666:	464b      	mov	r3, r9
 8006668:	f7f9 ff9a 	bl	80005a0 <__aeabi_dmul>
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	4630      	mov	r0, r6
 8006672:	4639      	mov	r1, r7
 8006674:	f7f9 fddc 	bl	8000230 <__aeabi_dsub>
 8006678:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800667c:	f7f9 ff90 	bl	80005a0 <__aeabi_dmul>
 8006680:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006684:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006688:	4610      	mov	r0, r2
 800668a:	4619      	mov	r1, r3
 800668c:	f7f9 ff88 	bl	80005a0 <__aeabi_dmul>
 8006690:	a379      	add	r3, pc, #484	; (adr r3, 8006878 <__ieee754_pow+0x6e8>)
 8006692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006696:	4604      	mov	r4, r0
 8006698:	460d      	mov	r5, r1
 800669a:	f7f9 ff81 	bl	80005a0 <__aeabi_dmul>
 800669e:	a378      	add	r3, pc, #480	; (adr r3, 8006880 <__ieee754_pow+0x6f0>)
 80066a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a4:	f7f9 fdc6 	bl	8000234 <__adddf3>
 80066a8:	4622      	mov	r2, r4
 80066aa:	462b      	mov	r3, r5
 80066ac:	f7f9 ff78 	bl	80005a0 <__aeabi_dmul>
 80066b0:	a375      	add	r3, pc, #468	; (adr r3, 8006888 <__ieee754_pow+0x6f8>)
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	f7f9 fdbd 	bl	8000234 <__adddf3>
 80066ba:	4622      	mov	r2, r4
 80066bc:	462b      	mov	r3, r5
 80066be:	f7f9 ff6f 	bl	80005a0 <__aeabi_dmul>
 80066c2:	a373      	add	r3, pc, #460	; (adr r3, 8006890 <__ieee754_pow+0x700>)
 80066c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c8:	f7f9 fdb4 	bl	8000234 <__adddf3>
 80066cc:	4622      	mov	r2, r4
 80066ce:	462b      	mov	r3, r5
 80066d0:	f7f9 ff66 	bl	80005a0 <__aeabi_dmul>
 80066d4:	a370      	add	r3, pc, #448	; (adr r3, 8006898 <__ieee754_pow+0x708>)
 80066d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066da:	f7f9 fdab 	bl	8000234 <__adddf3>
 80066de:	4622      	mov	r2, r4
 80066e0:	462b      	mov	r3, r5
 80066e2:	f7f9 ff5d 	bl	80005a0 <__aeabi_dmul>
 80066e6:	a36e      	add	r3, pc, #440	; (adr r3, 80068a0 <__ieee754_pow+0x710>)
 80066e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ec:	f7f9 fda2 	bl	8000234 <__adddf3>
 80066f0:	4622      	mov	r2, r4
 80066f2:	4606      	mov	r6, r0
 80066f4:	460f      	mov	r7, r1
 80066f6:	462b      	mov	r3, r5
 80066f8:	4620      	mov	r0, r4
 80066fa:	4629      	mov	r1, r5
 80066fc:	f7f9 ff50 	bl	80005a0 <__aeabi_dmul>
 8006700:	4602      	mov	r2, r0
 8006702:	460b      	mov	r3, r1
 8006704:	4630      	mov	r0, r6
 8006706:	4639      	mov	r1, r7
 8006708:	f7f9 ff4a 	bl	80005a0 <__aeabi_dmul>
 800670c:	4604      	mov	r4, r0
 800670e:	460d      	mov	r5, r1
 8006710:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006714:	4642      	mov	r2, r8
 8006716:	464b      	mov	r3, r9
 8006718:	f7f9 fd8c 	bl	8000234 <__adddf3>
 800671c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006720:	f7f9 ff3e 	bl	80005a0 <__aeabi_dmul>
 8006724:	4622      	mov	r2, r4
 8006726:	462b      	mov	r3, r5
 8006728:	f7f9 fd84 	bl	8000234 <__adddf3>
 800672c:	4642      	mov	r2, r8
 800672e:	4606      	mov	r6, r0
 8006730:	460f      	mov	r7, r1
 8006732:	464b      	mov	r3, r9
 8006734:	4640      	mov	r0, r8
 8006736:	4649      	mov	r1, r9
 8006738:	f7f9 ff32 	bl	80005a0 <__aeabi_dmul>
 800673c:	2200      	movs	r2, #0
 800673e:	4b66      	ldr	r3, [pc, #408]	; (80068d8 <__ieee754_pow+0x748>)
 8006740:	4682      	mov	sl, r0
 8006742:	468b      	mov	fp, r1
 8006744:	f7f9 fd76 	bl	8000234 <__adddf3>
 8006748:	4632      	mov	r2, r6
 800674a:	463b      	mov	r3, r7
 800674c:	f7f9 fd72 	bl	8000234 <__adddf3>
 8006750:	2400      	movs	r4, #0
 8006752:	460d      	mov	r5, r1
 8006754:	4622      	mov	r2, r4
 8006756:	460b      	mov	r3, r1
 8006758:	4640      	mov	r0, r8
 800675a:	4649      	mov	r1, r9
 800675c:	f7f9 ff20 	bl	80005a0 <__aeabi_dmul>
 8006760:	2200      	movs	r2, #0
 8006762:	4680      	mov	r8, r0
 8006764:	4689      	mov	r9, r1
 8006766:	4620      	mov	r0, r4
 8006768:	4629      	mov	r1, r5
 800676a:	4b5b      	ldr	r3, [pc, #364]	; (80068d8 <__ieee754_pow+0x748>)
 800676c:	f7f9 fd60 	bl	8000230 <__aeabi_dsub>
 8006770:	4652      	mov	r2, sl
 8006772:	465b      	mov	r3, fp
 8006774:	f7f9 fd5c 	bl	8000230 <__aeabi_dsub>
 8006778:	4602      	mov	r2, r0
 800677a:	460b      	mov	r3, r1
 800677c:	4630      	mov	r0, r6
 800677e:	4639      	mov	r1, r7
 8006780:	f7f9 fd56 	bl	8000230 <__aeabi_dsub>
 8006784:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006788:	f7f9 ff0a 	bl	80005a0 <__aeabi_dmul>
 800678c:	4622      	mov	r2, r4
 800678e:	4606      	mov	r6, r0
 8006790:	460f      	mov	r7, r1
 8006792:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006796:	462b      	mov	r3, r5
 8006798:	f7f9 ff02 	bl	80005a0 <__aeabi_dmul>
 800679c:	4602      	mov	r2, r0
 800679e:	460b      	mov	r3, r1
 80067a0:	4630      	mov	r0, r6
 80067a2:	4639      	mov	r1, r7
 80067a4:	f7f9 fd46 	bl	8000234 <__adddf3>
 80067a8:	2400      	movs	r4, #0
 80067aa:	4606      	mov	r6, r0
 80067ac:	460f      	mov	r7, r1
 80067ae:	4602      	mov	r2, r0
 80067b0:	460b      	mov	r3, r1
 80067b2:	4640      	mov	r0, r8
 80067b4:	4649      	mov	r1, r9
 80067b6:	f7f9 fd3d 	bl	8000234 <__adddf3>
 80067ba:	a33b      	add	r3, pc, #236	; (adr r3, 80068a8 <__ieee754_pow+0x718>)
 80067bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c0:	4620      	mov	r0, r4
 80067c2:	460d      	mov	r5, r1
 80067c4:	f7f9 feec 	bl	80005a0 <__aeabi_dmul>
 80067c8:	4642      	mov	r2, r8
 80067ca:	464b      	mov	r3, r9
 80067cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80067d0:	4620      	mov	r0, r4
 80067d2:	4629      	mov	r1, r5
 80067d4:	f7f9 fd2c 	bl	8000230 <__aeabi_dsub>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	4630      	mov	r0, r6
 80067de:	4639      	mov	r1, r7
 80067e0:	f7f9 fd26 	bl	8000230 <__aeabi_dsub>
 80067e4:	a332      	add	r3, pc, #200	; (adr r3, 80068b0 <__ieee754_pow+0x720>)
 80067e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ea:	f7f9 fed9 	bl	80005a0 <__aeabi_dmul>
 80067ee:	a332      	add	r3, pc, #200	; (adr r3, 80068b8 <__ieee754_pow+0x728>)
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	4606      	mov	r6, r0
 80067f6:	460f      	mov	r7, r1
 80067f8:	4620      	mov	r0, r4
 80067fa:	4629      	mov	r1, r5
 80067fc:	f7f9 fed0 	bl	80005a0 <__aeabi_dmul>
 8006800:	4602      	mov	r2, r0
 8006802:	460b      	mov	r3, r1
 8006804:	4630      	mov	r0, r6
 8006806:	4639      	mov	r1, r7
 8006808:	f7f9 fd14 	bl	8000234 <__adddf3>
 800680c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800680e:	4b33      	ldr	r3, [pc, #204]	; (80068dc <__ieee754_pow+0x74c>)
 8006810:	f04f 0a00 	mov.w	sl, #0
 8006814:	4413      	add	r3, r2
 8006816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681a:	f7f9 fd0b 	bl	8000234 <__adddf3>
 800681e:	4680      	mov	r8, r0
 8006820:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006822:	4689      	mov	r9, r1
 8006824:	f7f9 fe52 	bl	80004cc <__aeabi_i2d>
 8006828:	4604      	mov	r4, r0
 800682a:	460d      	mov	r5, r1
 800682c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800682e:	4b2c      	ldr	r3, [pc, #176]	; (80068e0 <__ieee754_pow+0x750>)
 8006830:	4413      	add	r3, r2
 8006832:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006836:	4642      	mov	r2, r8
 8006838:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800683c:	464b      	mov	r3, r9
 800683e:	f7f9 fcf9 	bl	8000234 <__adddf3>
 8006842:	4632      	mov	r2, r6
 8006844:	463b      	mov	r3, r7
 8006846:	f7f9 fcf5 	bl	8000234 <__adddf3>
 800684a:	4622      	mov	r2, r4
 800684c:	462b      	mov	r3, r5
 800684e:	f7f9 fcf1 	bl	8000234 <__adddf3>
 8006852:	4622      	mov	r2, r4
 8006854:	462b      	mov	r3, r5
 8006856:	4650      	mov	r0, sl
 8006858:	468b      	mov	fp, r1
 800685a:	f7f9 fce9 	bl	8000230 <__aeabi_dsub>
 800685e:	4632      	mov	r2, r6
 8006860:	463b      	mov	r3, r7
 8006862:	f7f9 fce5 	bl	8000230 <__aeabi_dsub>
 8006866:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800686a:	f7f9 fce1 	bl	8000230 <__aeabi_dsub>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	4640      	mov	r0, r8
 8006874:	4649      	mov	r1, r9
 8006876:	e60d      	b.n	8006494 <__ieee754_pow+0x304>
 8006878:	4a454eef 	.word	0x4a454eef
 800687c:	3fca7e28 	.word	0x3fca7e28
 8006880:	93c9db65 	.word	0x93c9db65
 8006884:	3fcd864a 	.word	0x3fcd864a
 8006888:	a91d4101 	.word	0xa91d4101
 800688c:	3fd17460 	.word	0x3fd17460
 8006890:	518f264d 	.word	0x518f264d
 8006894:	3fd55555 	.word	0x3fd55555
 8006898:	db6fabff 	.word	0xdb6fabff
 800689c:	3fdb6db6 	.word	0x3fdb6db6
 80068a0:	33333303 	.word	0x33333303
 80068a4:	3fe33333 	.word	0x3fe33333
 80068a8:	e0000000 	.word	0xe0000000
 80068ac:	3feec709 	.word	0x3feec709
 80068b0:	dc3a03fd 	.word	0xdc3a03fd
 80068b4:	3feec709 	.word	0x3feec709
 80068b8:	145b01f5 	.word	0x145b01f5
 80068bc:	be3e2fe0 	.word	0xbe3e2fe0
 80068c0:	7ff00000 	.word	0x7ff00000
 80068c4:	43400000 	.word	0x43400000
 80068c8:	0003988e 	.word	0x0003988e
 80068cc:	000bb679 	.word	0x000bb679
 80068d0:	08007960 	.word	0x08007960
 80068d4:	3ff00000 	.word	0x3ff00000
 80068d8:	40080000 	.word	0x40080000
 80068dc:	08007980 	.word	0x08007980
 80068e0:	08007970 	.word	0x08007970
 80068e4:	2601      	movs	r6, #1
 80068e6:	e66a      	b.n	80065be <__ieee754_pow+0x42e>
 80068e8:	a39d      	add	r3, pc, #628	; (adr r3, 8006b60 <__ieee754_pow+0x9d0>)
 80068ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ee:	4640      	mov	r0, r8
 80068f0:	4649      	mov	r1, r9
 80068f2:	f7f9 fc9f 	bl	8000234 <__adddf3>
 80068f6:	4622      	mov	r2, r4
 80068f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068fc:	462b      	mov	r3, r5
 80068fe:	4650      	mov	r0, sl
 8006900:	4639      	mov	r1, r7
 8006902:	f7f9 fc95 	bl	8000230 <__aeabi_dsub>
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800690e:	f7fa f8d7 	bl	8000ac0 <__aeabi_dcmpgt>
 8006912:	2800      	cmp	r0, #0
 8006914:	f47f ae09 	bne.w	800652a <__ieee754_pow+0x39a>
 8006918:	4aa3      	ldr	r2, [pc, #652]	; (8006ba8 <__ieee754_pow+0xa18>)
 800691a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800691e:	4293      	cmp	r3, r2
 8006920:	f340 8101 	ble.w	8006b26 <__ieee754_pow+0x996>
 8006924:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006928:	2000      	movs	r0, #0
 800692a:	151b      	asrs	r3, r3, #20
 800692c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006930:	fa4a f303 	asr.w	r3, sl, r3
 8006934:	4433      	add	r3, r6
 8006936:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800693a:	4f9c      	ldr	r7, [pc, #624]	; (8006bac <__ieee754_pow+0xa1c>)
 800693c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006940:	4117      	asrs	r7, r2
 8006942:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006946:	ea23 0107 	bic.w	r1, r3, r7
 800694a:	f1c2 0214 	rsb	r2, r2, #20
 800694e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006952:	460b      	mov	r3, r1
 8006954:	fa4a fa02 	asr.w	sl, sl, r2
 8006958:	2e00      	cmp	r6, #0
 800695a:	4602      	mov	r2, r0
 800695c:	4629      	mov	r1, r5
 800695e:	4620      	mov	r0, r4
 8006960:	bfb8      	it	lt
 8006962:	f1ca 0a00 	rsblt	sl, sl, #0
 8006966:	f7f9 fc63 	bl	8000230 <__aeabi_dsub>
 800696a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800696e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006972:	2400      	movs	r4, #0
 8006974:	4642      	mov	r2, r8
 8006976:	464b      	mov	r3, r9
 8006978:	f7f9 fc5c 	bl	8000234 <__adddf3>
 800697c:	a37a      	add	r3, pc, #488	; (adr r3, 8006b68 <__ieee754_pow+0x9d8>)
 800697e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006982:	4620      	mov	r0, r4
 8006984:	460d      	mov	r5, r1
 8006986:	f7f9 fe0b 	bl	80005a0 <__aeabi_dmul>
 800698a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800698e:	4606      	mov	r6, r0
 8006990:	460f      	mov	r7, r1
 8006992:	4620      	mov	r0, r4
 8006994:	4629      	mov	r1, r5
 8006996:	f7f9 fc4b 	bl	8000230 <__aeabi_dsub>
 800699a:	4602      	mov	r2, r0
 800699c:	460b      	mov	r3, r1
 800699e:	4640      	mov	r0, r8
 80069a0:	4649      	mov	r1, r9
 80069a2:	f7f9 fc45 	bl	8000230 <__aeabi_dsub>
 80069a6:	a372      	add	r3, pc, #456	; (adr r3, 8006b70 <__ieee754_pow+0x9e0>)
 80069a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ac:	f7f9 fdf8 	bl	80005a0 <__aeabi_dmul>
 80069b0:	a371      	add	r3, pc, #452	; (adr r3, 8006b78 <__ieee754_pow+0x9e8>)
 80069b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b6:	4680      	mov	r8, r0
 80069b8:	4689      	mov	r9, r1
 80069ba:	4620      	mov	r0, r4
 80069bc:	4629      	mov	r1, r5
 80069be:	f7f9 fdef 	bl	80005a0 <__aeabi_dmul>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4640      	mov	r0, r8
 80069c8:	4649      	mov	r1, r9
 80069ca:	f7f9 fc33 	bl	8000234 <__adddf3>
 80069ce:	4604      	mov	r4, r0
 80069d0:	460d      	mov	r5, r1
 80069d2:	4602      	mov	r2, r0
 80069d4:	460b      	mov	r3, r1
 80069d6:	4630      	mov	r0, r6
 80069d8:	4639      	mov	r1, r7
 80069da:	f7f9 fc2b 	bl	8000234 <__adddf3>
 80069de:	4632      	mov	r2, r6
 80069e0:	463b      	mov	r3, r7
 80069e2:	4680      	mov	r8, r0
 80069e4:	4689      	mov	r9, r1
 80069e6:	f7f9 fc23 	bl	8000230 <__aeabi_dsub>
 80069ea:	4602      	mov	r2, r0
 80069ec:	460b      	mov	r3, r1
 80069ee:	4620      	mov	r0, r4
 80069f0:	4629      	mov	r1, r5
 80069f2:	f7f9 fc1d 	bl	8000230 <__aeabi_dsub>
 80069f6:	4642      	mov	r2, r8
 80069f8:	4606      	mov	r6, r0
 80069fa:	460f      	mov	r7, r1
 80069fc:	464b      	mov	r3, r9
 80069fe:	4640      	mov	r0, r8
 8006a00:	4649      	mov	r1, r9
 8006a02:	f7f9 fdcd 	bl	80005a0 <__aeabi_dmul>
 8006a06:	a35e      	add	r3, pc, #376	; (adr r3, 8006b80 <__ieee754_pow+0x9f0>)
 8006a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0c:	4604      	mov	r4, r0
 8006a0e:	460d      	mov	r5, r1
 8006a10:	f7f9 fdc6 	bl	80005a0 <__aeabi_dmul>
 8006a14:	a35c      	add	r3, pc, #368	; (adr r3, 8006b88 <__ieee754_pow+0x9f8>)
 8006a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1a:	f7f9 fc09 	bl	8000230 <__aeabi_dsub>
 8006a1e:	4622      	mov	r2, r4
 8006a20:	462b      	mov	r3, r5
 8006a22:	f7f9 fdbd 	bl	80005a0 <__aeabi_dmul>
 8006a26:	a35a      	add	r3, pc, #360	; (adr r3, 8006b90 <__ieee754_pow+0xa00>)
 8006a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2c:	f7f9 fc02 	bl	8000234 <__adddf3>
 8006a30:	4622      	mov	r2, r4
 8006a32:	462b      	mov	r3, r5
 8006a34:	f7f9 fdb4 	bl	80005a0 <__aeabi_dmul>
 8006a38:	a357      	add	r3, pc, #348	; (adr r3, 8006b98 <__ieee754_pow+0xa08>)
 8006a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3e:	f7f9 fbf7 	bl	8000230 <__aeabi_dsub>
 8006a42:	4622      	mov	r2, r4
 8006a44:	462b      	mov	r3, r5
 8006a46:	f7f9 fdab 	bl	80005a0 <__aeabi_dmul>
 8006a4a:	a355      	add	r3, pc, #340	; (adr r3, 8006ba0 <__ieee754_pow+0xa10>)
 8006a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a50:	f7f9 fbf0 	bl	8000234 <__adddf3>
 8006a54:	4622      	mov	r2, r4
 8006a56:	462b      	mov	r3, r5
 8006a58:	f7f9 fda2 	bl	80005a0 <__aeabi_dmul>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	4640      	mov	r0, r8
 8006a62:	4649      	mov	r1, r9
 8006a64:	f7f9 fbe4 	bl	8000230 <__aeabi_dsub>
 8006a68:	4604      	mov	r4, r0
 8006a6a:	460d      	mov	r5, r1
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	460b      	mov	r3, r1
 8006a70:	4640      	mov	r0, r8
 8006a72:	4649      	mov	r1, r9
 8006a74:	f7f9 fd94 	bl	80005a0 <__aeabi_dmul>
 8006a78:	2200      	movs	r2, #0
 8006a7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006a82:	4620      	mov	r0, r4
 8006a84:	4629      	mov	r1, r5
 8006a86:	f7f9 fbd3 	bl	8000230 <__aeabi_dsub>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a92:	f7f9 feaf 	bl	80007f4 <__aeabi_ddiv>
 8006a96:	4632      	mov	r2, r6
 8006a98:	4604      	mov	r4, r0
 8006a9a:	460d      	mov	r5, r1
 8006a9c:	463b      	mov	r3, r7
 8006a9e:	4640      	mov	r0, r8
 8006aa0:	4649      	mov	r1, r9
 8006aa2:	f7f9 fd7d 	bl	80005a0 <__aeabi_dmul>
 8006aa6:	4632      	mov	r2, r6
 8006aa8:	463b      	mov	r3, r7
 8006aaa:	f7f9 fbc3 	bl	8000234 <__adddf3>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	f7f9 fbbb 	bl	8000230 <__aeabi_dsub>
 8006aba:	4642      	mov	r2, r8
 8006abc:	464b      	mov	r3, r9
 8006abe:	f7f9 fbb7 	bl	8000230 <__aeabi_dsub>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	2000      	movs	r0, #0
 8006ac8:	4939      	ldr	r1, [pc, #228]	; (8006bb0 <__ieee754_pow+0xa20>)
 8006aca:	f7f9 fbb1 	bl	8000230 <__aeabi_dsub>
 8006ace:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8006ad2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006ad6:	da29      	bge.n	8006b2c <__ieee754_pow+0x99c>
 8006ad8:	4652      	mov	r2, sl
 8006ada:	f000 f955 	bl	8006d88 <scalbn>
 8006ade:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ae2:	f7ff bbfe 	b.w	80062e2 <__ieee754_pow+0x152>
 8006ae6:	4b33      	ldr	r3, [pc, #204]	; (8006bb4 <__ieee754_pow+0xa24>)
 8006ae8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8006aec:	429f      	cmp	r7, r3
 8006aee:	f77f af13 	ble.w	8006918 <__ieee754_pow+0x788>
 8006af2:	4b31      	ldr	r3, [pc, #196]	; (8006bb8 <__ieee754_pow+0xa28>)
 8006af4:	440b      	add	r3, r1
 8006af6:	4303      	orrs	r3, r0
 8006af8:	d009      	beq.n	8006b0e <__ieee754_pow+0x97e>
 8006afa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006afe:	2200      	movs	r2, #0
 8006b00:	2300      	movs	r3, #0
 8006b02:	f7f9 ffbf 	bl	8000a84 <__aeabi_dcmplt>
 8006b06:	3800      	subs	r0, #0
 8006b08:	bf18      	it	ne
 8006b0a:	2001      	movne	r0, #1
 8006b0c:	e453      	b.n	80063b6 <__ieee754_pow+0x226>
 8006b0e:	4622      	mov	r2, r4
 8006b10:	462b      	mov	r3, r5
 8006b12:	f7f9 fb8d 	bl	8000230 <__aeabi_dsub>
 8006b16:	4642      	mov	r2, r8
 8006b18:	464b      	mov	r3, r9
 8006b1a:	f7f9 ffc7 	bl	8000aac <__aeabi_dcmpge>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	f43f aefa 	beq.w	8006918 <__ieee754_pow+0x788>
 8006b24:	e7e9      	b.n	8006afa <__ieee754_pow+0x96a>
 8006b26:	f04f 0a00 	mov.w	sl, #0
 8006b2a:	e720      	b.n	800696e <__ieee754_pow+0x7de>
 8006b2c:	4621      	mov	r1, r4
 8006b2e:	e7d6      	b.n	8006ade <__ieee754_pow+0x94e>
 8006b30:	f04f 0b00 	mov.w	fp, #0
 8006b34:	f8df c078 	ldr.w	ip, [pc, #120]	; 8006bb0 <__ieee754_pow+0xa20>
 8006b38:	f7ff bbba 	b.w	80062b0 <__ieee754_pow+0x120>
 8006b3c:	f04f 0b00 	mov.w	fp, #0
 8006b40:	f04f 0c00 	mov.w	ip, #0
 8006b44:	f7ff bbb4 	b.w	80062b0 <__ieee754_pow+0x120>
 8006b48:	4640      	mov	r0, r8
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	f7ff bb3d 	b.w	80061ca <__ieee754_pow+0x3a>
 8006b50:	9200      	str	r2, [sp, #0]
 8006b52:	f7ff bb89 	b.w	8006268 <__ieee754_pow+0xd8>
 8006b56:	2300      	movs	r3, #0
 8006b58:	f7ff bb73 	b.w	8006242 <__ieee754_pow+0xb2>
 8006b5c:	f3af 8000 	nop.w
 8006b60:	652b82fe 	.word	0x652b82fe
 8006b64:	3c971547 	.word	0x3c971547
 8006b68:	00000000 	.word	0x00000000
 8006b6c:	3fe62e43 	.word	0x3fe62e43
 8006b70:	fefa39ef 	.word	0xfefa39ef
 8006b74:	3fe62e42 	.word	0x3fe62e42
 8006b78:	0ca86c39 	.word	0x0ca86c39
 8006b7c:	be205c61 	.word	0xbe205c61
 8006b80:	72bea4d0 	.word	0x72bea4d0
 8006b84:	3e663769 	.word	0x3e663769
 8006b88:	c5d26bf1 	.word	0xc5d26bf1
 8006b8c:	3ebbbd41 	.word	0x3ebbbd41
 8006b90:	af25de2c 	.word	0xaf25de2c
 8006b94:	3f11566a 	.word	0x3f11566a
 8006b98:	16bebd93 	.word	0x16bebd93
 8006b9c:	3f66c16c 	.word	0x3f66c16c
 8006ba0:	5555553e 	.word	0x5555553e
 8006ba4:	3fc55555 	.word	0x3fc55555
 8006ba8:	3fe00000 	.word	0x3fe00000
 8006bac:	000fffff 	.word	0x000fffff
 8006bb0:	3ff00000 	.word	0x3ff00000
 8006bb4:	4090cbff 	.word	0x4090cbff
 8006bb8:	3f6f3400 	.word	0x3f6f3400

08006bbc <__ieee754_sqrt>:
 8006bbc:	f8df c158 	ldr.w	ip, [pc, #344]	; 8006d18 <__ieee754_sqrt+0x15c>
 8006bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bc4:	ea3c 0c01 	bics.w	ip, ip, r1
 8006bc8:	4606      	mov	r6, r0
 8006bca:	460d      	mov	r5, r1
 8006bcc:	460c      	mov	r4, r1
 8006bce:	460a      	mov	r2, r1
 8006bd0:	4607      	mov	r7, r0
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	d10f      	bne.n	8006bf6 <__ieee754_sqrt+0x3a>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	f7f9 fce1 	bl	80005a0 <__aeabi_dmul>
 8006bde:	4602      	mov	r2, r0
 8006be0:	460b      	mov	r3, r1
 8006be2:	4630      	mov	r0, r6
 8006be4:	4629      	mov	r1, r5
 8006be6:	f7f9 fb25 	bl	8000234 <__adddf3>
 8006bea:	4606      	mov	r6, r0
 8006bec:	460d      	mov	r5, r1
 8006bee:	4630      	mov	r0, r6
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bf6:	2900      	cmp	r1, #0
 8006bf8:	dc0e      	bgt.n	8006c18 <__ieee754_sqrt+0x5c>
 8006bfa:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8006bfe:	ea5c 0707 	orrs.w	r7, ip, r7
 8006c02:	d0f4      	beq.n	8006bee <__ieee754_sqrt+0x32>
 8006c04:	b141      	cbz	r1, 8006c18 <__ieee754_sqrt+0x5c>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	f7f9 fb11 	bl	8000230 <__aeabi_dsub>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	460b      	mov	r3, r1
 8006c12:	f7f9 fdef 	bl	80007f4 <__aeabi_ddiv>
 8006c16:	e7e8      	b.n	8006bea <__ieee754_sqrt+0x2e>
 8006c18:	1521      	asrs	r1, r4, #20
 8006c1a:	d075      	beq.n	8006d08 <__ieee754_sqrt+0x14c>
 8006c1c:	07cc      	lsls	r4, r1, #31
 8006c1e:	f04f 0400 	mov.w	r4, #0
 8006c22:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006c26:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8006c2a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006c2e:	bf5e      	ittt	pl
 8006c30:	0fd9      	lsrpl	r1, r3, #31
 8006c32:	005b      	lslpl	r3, r3, #1
 8006c34:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8006c38:	0fd9      	lsrs	r1, r3, #31
 8006c3a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8006c3e:	2516      	movs	r5, #22
 8006c40:	4620      	mov	r0, r4
 8006c42:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c46:	107f      	asrs	r7, r7, #1
 8006c48:	005b      	lsls	r3, r3, #1
 8006c4a:	1846      	adds	r6, r0, r1
 8006c4c:	4296      	cmp	r6, r2
 8006c4e:	bfde      	ittt	le
 8006c50:	1b92      	suble	r2, r2, r6
 8006c52:	1870      	addle	r0, r6, r1
 8006c54:	1864      	addle	r4, r4, r1
 8006c56:	0052      	lsls	r2, r2, #1
 8006c58:	3d01      	subs	r5, #1
 8006c5a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8006c5e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006c62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006c66:	d1f0      	bne.n	8006c4a <__ieee754_sqrt+0x8e>
 8006c68:	4629      	mov	r1, r5
 8006c6a:	f04f 0e20 	mov.w	lr, #32
 8006c6e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006c72:	4282      	cmp	r2, r0
 8006c74:	eb06 0c05 	add.w	ip, r6, r5
 8006c78:	dc02      	bgt.n	8006c80 <__ieee754_sqrt+0xc4>
 8006c7a:	d113      	bne.n	8006ca4 <__ieee754_sqrt+0xe8>
 8006c7c:	459c      	cmp	ip, r3
 8006c7e:	d811      	bhi.n	8006ca4 <__ieee754_sqrt+0xe8>
 8006c80:	f1bc 0f00 	cmp.w	ip, #0
 8006c84:	eb0c 0506 	add.w	r5, ip, r6
 8006c88:	da43      	bge.n	8006d12 <__ieee754_sqrt+0x156>
 8006c8a:	2d00      	cmp	r5, #0
 8006c8c:	db41      	blt.n	8006d12 <__ieee754_sqrt+0x156>
 8006c8e:	f100 0801 	add.w	r8, r0, #1
 8006c92:	1a12      	subs	r2, r2, r0
 8006c94:	4640      	mov	r0, r8
 8006c96:	459c      	cmp	ip, r3
 8006c98:	bf88      	it	hi
 8006c9a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006c9e:	eba3 030c 	sub.w	r3, r3, ip
 8006ca2:	4431      	add	r1, r6
 8006ca4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8006ca8:	f1be 0e01 	subs.w	lr, lr, #1
 8006cac:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8006cb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006cb4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006cb8:	d1db      	bne.n	8006c72 <__ieee754_sqrt+0xb6>
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	d006      	beq.n	8006ccc <__ieee754_sqrt+0x110>
 8006cbe:	1c48      	adds	r0, r1, #1
 8006cc0:	bf0b      	itete	eq
 8006cc2:	4671      	moveq	r1, lr
 8006cc4:	3101      	addne	r1, #1
 8006cc6:	3401      	addeq	r4, #1
 8006cc8:	f021 0101 	bicne.w	r1, r1, #1
 8006ccc:	1063      	asrs	r3, r4, #1
 8006cce:	0849      	lsrs	r1, r1, #1
 8006cd0:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8006cd4:	07e2      	lsls	r2, r4, #31
 8006cd6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8006cda:	bf48      	it	mi
 8006cdc:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8006ce0:	460e      	mov	r6, r1
 8006ce2:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8006ce6:	e782      	b.n	8006bee <__ieee754_sqrt+0x32>
 8006ce8:	0ada      	lsrs	r2, r3, #11
 8006cea:	3815      	subs	r0, #21
 8006cec:	055b      	lsls	r3, r3, #21
 8006cee:	2a00      	cmp	r2, #0
 8006cf0:	d0fa      	beq.n	8006ce8 <__ieee754_sqrt+0x12c>
 8006cf2:	02d5      	lsls	r5, r2, #11
 8006cf4:	d50a      	bpl.n	8006d0c <__ieee754_sqrt+0x150>
 8006cf6:	f1c1 0420 	rsb	r4, r1, #32
 8006cfa:	fa23 f404 	lsr.w	r4, r3, r4
 8006cfe:	1e4d      	subs	r5, r1, #1
 8006d00:	408b      	lsls	r3, r1
 8006d02:	4322      	orrs	r2, r4
 8006d04:	1b41      	subs	r1, r0, r5
 8006d06:	e789      	b.n	8006c1c <__ieee754_sqrt+0x60>
 8006d08:	4608      	mov	r0, r1
 8006d0a:	e7f0      	b.n	8006cee <__ieee754_sqrt+0x132>
 8006d0c:	0052      	lsls	r2, r2, #1
 8006d0e:	3101      	adds	r1, #1
 8006d10:	e7ef      	b.n	8006cf2 <__ieee754_sqrt+0x136>
 8006d12:	4680      	mov	r8, r0
 8006d14:	e7bd      	b.n	8006c92 <__ieee754_sqrt+0xd6>
 8006d16:	bf00      	nop
 8006d18:	7ff00000 	.word	0x7ff00000

08006d1c <with_errno>:
 8006d1c:	b570      	push	{r4, r5, r6, lr}
 8006d1e:	4604      	mov	r4, r0
 8006d20:	460d      	mov	r5, r1
 8006d22:	4616      	mov	r6, r2
 8006d24:	f7fe fc80 	bl	8005628 <__errno>
 8006d28:	4629      	mov	r1, r5
 8006d2a:	6006      	str	r6, [r0, #0]
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	bd70      	pop	{r4, r5, r6, pc}

08006d30 <xflow>:
 8006d30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d32:	4615      	mov	r5, r2
 8006d34:	461c      	mov	r4, r3
 8006d36:	b180      	cbz	r0, 8006d5a <xflow+0x2a>
 8006d38:	4610      	mov	r0, r2
 8006d3a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006d3e:	e9cd 0100 	strd	r0, r1, [sp]
 8006d42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d46:	4628      	mov	r0, r5
 8006d48:	4621      	mov	r1, r4
 8006d4a:	f7f9 fc29 	bl	80005a0 <__aeabi_dmul>
 8006d4e:	2222      	movs	r2, #34	; 0x22
 8006d50:	b003      	add	sp, #12
 8006d52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d56:	f7ff bfe1 	b.w	8006d1c <with_errno>
 8006d5a:	4610      	mov	r0, r2
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	e7ee      	b.n	8006d3e <xflow+0xe>

08006d60 <__math_uflow>:
 8006d60:	2200      	movs	r2, #0
 8006d62:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006d66:	f7ff bfe3 	b.w	8006d30 <xflow>

08006d6a <__math_oflow>:
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8006d70:	f7ff bfde 	b.w	8006d30 <xflow>

08006d74 <fabs>:
 8006d74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006d78:	4770      	bx	lr

08006d7a <finite>:
 8006d7a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8006d7e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8006d82:	0fc0      	lsrs	r0, r0, #31
 8006d84:	4770      	bx	lr
	...

08006d88 <scalbn>:
 8006d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d8a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8006d8e:	4604      	mov	r4, r0
 8006d90:	460d      	mov	r5, r1
 8006d92:	4617      	mov	r7, r2
 8006d94:	460b      	mov	r3, r1
 8006d96:	b996      	cbnz	r6, 8006dbe <scalbn+0x36>
 8006d98:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006d9c:	4303      	orrs	r3, r0
 8006d9e:	d039      	beq.n	8006e14 <scalbn+0x8c>
 8006da0:	4b33      	ldr	r3, [pc, #204]	; (8006e70 <scalbn+0xe8>)
 8006da2:	2200      	movs	r2, #0
 8006da4:	f7f9 fbfc 	bl	80005a0 <__aeabi_dmul>
 8006da8:	4b32      	ldr	r3, [pc, #200]	; (8006e74 <scalbn+0xec>)
 8006daa:	4604      	mov	r4, r0
 8006dac:	429f      	cmp	r7, r3
 8006dae:	460d      	mov	r5, r1
 8006db0:	da0f      	bge.n	8006dd2 <scalbn+0x4a>
 8006db2:	a32b      	add	r3, pc, #172	; (adr r3, 8006e60 <scalbn+0xd8>)
 8006db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db8:	f7f9 fbf2 	bl	80005a0 <__aeabi_dmul>
 8006dbc:	e006      	b.n	8006dcc <scalbn+0x44>
 8006dbe:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006dc2:	4296      	cmp	r6, r2
 8006dc4:	d10a      	bne.n	8006ddc <scalbn+0x54>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	f7f9 fa34 	bl	8000234 <__adddf3>
 8006dcc:	4604      	mov	r4, r0
 8006dce:	460d      	mov	r5, r1
 8006dd0:	e020      	b.n	8006e14 <scalbn+0x8c>
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006dd8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8006ddc:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8006de0:	19b9      	adds	r1, r7, r6
 8006de2:	4291      	cmp	r1, r2
 8006de4:	dd0e      	ble.n	8006e04 <scalbn+0x7c>
 8006de6:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8006dea:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8006dee:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8006df2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8006df6:	4820      	ldr	r0, [pc, #128]	; (8006e78 <scalbn+0xf0>)
 8006df8:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8006dfc:	a31a      	add	r3, pc, #104	; (adr r3, 8006e68 <scalbn+0xe0>)
 8006dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e02:	e7d9      	b.n	8006db8 <scalbn+0x30>
 8006e04:	2900      	cmp	r1, #0
 8006e06:	dd08      	ble.n	8006e1a <scalbn+0x92>
 8006e08:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006e0c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006e10:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8006e14:	4620      	mov	r0, r4
 8006e16:	4629      	mov	r1, r5
 8006e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e1a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8006e1e:	da12      	bge.n	8006e46 <scalbn+0xbe>
 8006e20:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006e24:	429f      	cmp	r7, r3
 8006e26:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8006e2a:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8006e2e:	dcdc      	bgt.n	8006dea <scalbn+0x62>
 8006e30:	a30b      	add	r3, pc, #44	; (adr r3, 8006e60 <scalbn+0xd8>)
 8006e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e36:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8006e3a:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8006e3e:	480f      	ldr	r0, [pc, #60]	; (8006e7c <scalbn+0xf4>)
 8006e40:	f041 011f 	orr.w	r1, r1, #31
 8006e44:	e7b8      	b.n	8006db8 <scalbn+0x30>
 8006e46:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8006e4a:	3136      	adds	r1, #54	; 0x36
 8006e4c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006e50:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8006e54:	4620      	mov	r0, r4
 8006e56:	4629      	mov	r1, r5
 8006e58:	2200      	movs	r2, #0
 8006e5a:	4b09      	ldr	r3, [pc, #36]	; (8006e80 <scalbn+0xf8>)
 8006e5c:	e7ac      	b.n	8006db8 <scalbn+0x30>
 8006e5e:	bf00      	nop
 8006e60:	c2f8f359 	.word	0xc2f8f359
 8006e64:	01a56e1f 	.word	0x01a56e1f
 8006e68:	8800759c 	.word	0x8800759c
 8006e6c:	7e37e43c 	.word	0x7e37e43c
 8006e70:	43500000 	.word	0x43500000
 8006e74:	ffff3cb0 	.word	0xffff3cb0
 8006e78:	8800759c 	.word	0x8800759c
 8006e7c:	c2f8f359 	.word	0xc2f8f359
 8006e80:	3c900000 	.word	0x3c900000

08006e84 <_init>:
 8006e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e86:	bf00      	nop
 8006e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e8a:	bc08      	pop	{r3}
 8006e8c:	469e      	mov	lr, r3
 8006e8e:	4770      	bx	lr

08006e90 <_fini>:
 8006e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e92:	bf00      	nop
 8006e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e96:	bc08      	pop	{r3}
 8006e98:	469e      	mov	lr, r3
 8006e9a:	4770      	bx	lr
