Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Nov 18 13:12:32 2016
| Host         : zhouyu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cw305_top_timing_summary_routed.rpt -rpx cw305_top_timing_summary_routed.rpx
| Design       : cw305_top
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: usb_rdn (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: usb_wrn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 533 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 689 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.691        0.000                      0                 1236        0.077        0.000                      0                 1236        4.500        0.000                       0                   720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
pll_clk1   {0.000 5.000}      10.000          100.000         
tio_clkin  {0.000 5.000}      10.000          100.000         
usb_clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll_clk1            2.850        0.000                      0                 1209        0.358        0.000                      0                 1209        4.500        0.000                       0                   690  
tio_clkin           2.850        0.000                      0                 1209        0.358        0.000                      0                 1209        4.500        0.000                       0                   690  
usb_clk             8.015        0.000                      0                   27        0.236        0.000                      0                   27        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tio_clkin     pll_clk1            2.691        0.000                      0                 1209        0.077        0.000                      0                 1209  
pll_clk1      tio_clkin           2.691        0.000                      0                 1209        0.077        0.000                      0                 1209  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.007ns (14.488%)  route 5.943ns (85.512%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.573    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.678 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.854    11.532    aes_core/D[23]
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/C
                         clock pessimism              0.165    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)       -0.059    14.383    aes_core/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 aes_core/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 1.030ns (14.790%)  route 5.934ns (85.210%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.370     4.591    aes_core/crypt_clk
    SLICE_X49Y12         FDRE                                         r  aes_core/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.379     4.970 r  aes_core/state_reg[26]/Q
                         net (fo=54, routed)          1.907     6.877    aes_core/state__0[26]
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.105     6.982 r  aes_core/data_o[25]_i_8/O
                         net (fo=1, routed)           0.669     7.651    aes_core/data_o[25]_i_8_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.105     7.756 r  aes_core/data_o[25]_i_6/O
                         net (fo=1, routed)           0.223     7.979    aes_core/data_o[25]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.084 r  aes_core/data_o[25]_i_3/O
                         net (fo=6, routed)           1.402     9.486    aes_core/p_0_in94_in[1]
    SLICE_X55Y13         LUT5 (Prop_lut5_I0_O)        0.105     9.591 r  aes_core/data_o[2]_i_2/O
                         net (fo=1, routed)           0.767    10.358    aes_core/ks_inst/state_reg[28]_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.463 r  aes_core/ks_inst/data_o[2]_i_1/O
                         net (fo=2, routed)           0.967    11.429    my_usb/D[1]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.126    11.555 r  my_usb/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.555    aes_core/memory_input_reg[4223][1]
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.247    14.309    aes_core/crypt_clk
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/C
                         clock pessimism              0.165    14.474    
                         clock uncertainty           -0.035    14.439    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.106    14.545    aes_core/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 aes_core/state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.029ns (14.868%)  route 5.892ns (85.132%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.364     4.585    aes_core/crypt_clk
    SLICE_X37Y12         FDRE                                         r  aes_core/state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.379     4.964 r  aes_core/state_reg[114]/Q
                         net (fo=54, routed)          2.265     7.229    aes_core/state__0[114]
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.105     7.334 r  aes_core/data_o[17]_i_12/O
                         net (fo=1, routed)           0.552     7.886    aes_core/data_o[17]_i_12_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.991 r  aes_core/data_o[17]_i_7/O
                         net (fo=1, routed)           0.233     8.224    aes_core/data_o[17]_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.105     8.329 r  aes_core/data_o[17]_i_3/O
                         net (fo=6, routed)           1.341     9.670    aes_core/p_1_in98_in[1]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.105     9.775 r  aes_core/data_o[18]_i_2/O
                         net (fo=1, routed)           0.249    10.023    aes_core/ks_inst/state_reg[116]_1
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.128 r  aes_core/ks_inst/data_o[18]_i_1/O
                         net (fo=2, routed)           1.252    11.381    my_usb/D[11]
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.125    11.506 r  my_usb/state[18]_i_1/O
                         net (fo=1, routed)           0.000    11.506    aes_core/memory_input_reg[4223][11]
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.253    14.315    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.069    14.574    aes_core/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.904ns (13.275%)  route 5.906ns (86.725%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.845    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.950 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.445    11.396    aes_core/D[0]
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/C
                         clock pessimism              0.225    14.537    
                         clock uncertainty           -0.035    14.502    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)       -0.032    14.470    aes_core/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.210ns (17.504%)  route 5.703ns (82.496%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.330     9.701    aes_core/p_1_in98_in[0]
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.121     9.822 r  aes_core/data_o[8]_i_2/O
                         net (fo=1, routed)           0.613    10.435    aes_core/ks_inst/state_reg[36]_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.268    10.703 r  aes_core/ks_inst/data_o[8]_i_1/O
                         net (fo=2, routed)           0.668    11.372    my_usb/D[5]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.127    11.499 r  my_usb/state[8]_i_1/O
                         net (fo=1, routed)           0.000    11.499    aes_core/memory_input_reg[4223][5]
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.069    14.578    aes_core/state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.008ns (14.785%)  route 5.810ns (85.215%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.514    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.619 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.502    11.399    aes_core/D[74]
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)       -0.015    14.494    aes_core/data_o_reg[119]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.112ns (16.177%)  route 5.762ns (83.823%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.573    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.678 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.672    11.351    my_usb/D[23]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.105    11.456 r  my_usb/state[38]_i_1/O
                         net (fo=1, routed)           0.000    11.456    aes_core/memory_input_reg[4223][23]
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.254    14.316    aes_core/crypt_clk
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/C
                         clock pessimism              0.241    14.557    
                         clock uncertainty           -0.035    14.522    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.032    14.554    aes_core/state_reg[38]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 aes_core/state_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.222ns (18.236%)  route 5.479ns (81.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.367     4.588    aes_core/crypt_clk
    SLICE_X50Y14         FDRE                                         r  aes_core/state_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.398     4.986 r  aes_core/state_reg[47]/Q
                         net (fo=46, routed)          1.895     6.881    aes_core/state__0[47]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.232     7.113 r  aes_core/data_o[104]_i_11/O
                         net (fo=1, routed)           0.825     7.939    aes_core/data_o[104]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.105     8.044 r  aes_core/data_o[104]_i_7/O
                         net (fo=1, routed)           0.551     8.594    aes_core/data_o[104]_i_7_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.105     8.699 r  aes_core/data_o[104]_i_3/O
                         net (fo=8, routed)           1.071     9.770    aes_core/p_1_in117_in[0]
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.115     9.885 r  aes_core/data_o[96]_i_2/O
                         net (fo=1, routed)           0.269    10.154    aes_core/ks_inst/state_reg[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I1_O)        0.267    10.421 r  aes_core/ks_inst/data_o[96]_i_1/O
                         net (fo=2, routed)           0.868    11.289    aes_core/D[60]
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/C
                         clock pessimism              0.165    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.042    14.402    aes_core/data_o_reg[96]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.009ns (14.786%)  route 5.815ns (85.214%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.845    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.950 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.355    11.305    my_usb/D[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.105    11.410 r  my_usb/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.410    aes_core/memory_input_reg[4223][0]
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/C
                         clock pessimism              0.225    14.539    
                         clock uncertainty           -0.035    14.504    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.030    14.534    aes_core/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.113ns (16.368%)  route 5.687ns (83.632%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.514    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.619 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.379    11.277    my_usb/D[74]
    SLICE_X49Y13         LUT3 (Prop_lut3_I2_O)        0.105    11.382 r  my_usb/state[119]_i_1/O
                         net (fo=1, routed)           0.000    11.382    aes_core/memory_input_reg[4223][74]
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.259    14.321    aes_core/crypt_clk
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/C
                         clock pessimism              0.225    14.546    
                         clock uncertainty           -0.035    14.511    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.030    14.541    aes_core/state_reg[119]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I2_O)        0.098     1.999 r  aes_core/ks_inst/state[138]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/state[138]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.047    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
                         clock pessimism             -0.514     1.534    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.107     1.641    aes_core/ks_inst/state_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.098     2.010 r  aes_core/ks_inst/state[203]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/state[203]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.044    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.107     1.638    aes_core/ks_inst/state_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.098     1.999 r  aes_core/ks_inst/ks_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/ks_o[10]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.047    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/C
                         clock pessimism             -0.514     1.534    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.092     1.626    aes_core/ks_inst/ks_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.247%)  route 0.298ns (58.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.556     1.500    aes_core/ks_inst/crypt_clk
    SLICE_X46Y19         FDRE                                         r  aes_core/ks_inst/ks_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  aes_core/ks_inst/ks_o_reg[4]/Q
                         net (fo=2, routed)           0.298     1.961    aes_core/ks_inst/ks_val[4]
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  aes_core/ks_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.006    aes_core/p_1_in__0[4]
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.825     2.014    aes_core/crypt_clk
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.091     1.626    aes_core/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.880%)  route 0.290ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.554     1.498    aes_core/ks_inst/crypt_clk
    SLICE_X38Y20         FDRE                                         r  aes_core/ks_inst/ks_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  aes_core/ks_inst/ks_o_reg[33]/Q
                         net (fo=2, routed)           0.290     1.952    aes_core/ks_inst/ks_val[33]
    SLICE_X39Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  aes_core/ks_inst/state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.997    aes_core/p_1_in__0[33]
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.830     2.019    aes_core/crypt_clk
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.091     1.612    aes_core/state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.589%)  route 0.324ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.560     1.504    aes_core/crypt_clk
    SLICE_X52Y17         FDRE                                         r  aes_core/data_o_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  aes_core/data_o_reg[109]/Q
                         net (fo=1, routed)           0.324     1.992    reg_inst/D[109]
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.829     2.018    reg_inst/crypt_clk
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.089     1.607    reg_inst/reg_crypt_cipherout_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I1_O)        0.098     2.010 r  aes_core/ks_inst/ks_o[75]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/ks_o[75]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.044    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092     1.623    aes_core/ks_inst/ks_o_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[108]/Q
                         net (fo=1, routed)           0.325     1.969    reg_inst/D[108]
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.828     2.017    reg_inst/crypt_clk
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.061     1.580    reg_inst/reg_crypt_cipherout_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.857%)  route 0.569ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[34]/Q
                         net (fo=1, routed)           0.569     2.213    reg_inst/D[34]
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.013    reg_inst/crypt_clk
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.059     1.822    reg_inst/reg_crypt_cipherout_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.557     1.501    aes_core/ks_inst/crypt_clk
    SLICE_X37Y17         FDRE                                         r  aes_core/ks_inst/ks_o_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  aes_core/ks_inst/ks_o_reg[103]/Q
                         net (fo=1, routed)           0.559     2.201    aes_core/ks_inst/ks_val[103]
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.246 r  aes_core/ks_inst/data_o[103]_i_1/O
                         net (fo=2, routed)           0.000     2.246    aes_core/D[64]
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.013    aes_core/crypt_clk
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091     1.854    aes_core/data_o_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll_clk1 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I0
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y36   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y22   aes_core/busy_o_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y11   aes_core/data_o_reg[44]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y17   aes_core/data_o_reg[45]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y18   aes_core/data_o_reg[46]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y19   aes_core/data_o_reg[47]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y10   aes_core/data_o_reg[48]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y9    aes_core/data_o_reg[49]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y17   aes_core/data_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y20   aes_core/ks_inst/state_reg[165]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y16   aes_core/ks_inst/state_reg[172]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y20   aes_core/ks_inst/state_reg[197]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y16   aes_core/ks_inst/state_reg[204]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y30   crypt_clk_heartbeat_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y30   crypt_clk_heartbeat_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y30   crypt_clk_heartbeat_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y30   crypt_clk_heartbeat_reg[19]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y31   crypt_clk_heartbeat_reg[20]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X63Y31   crypt_clk_heartbeat_reg[21]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X37Y22   aes_core/busy_o_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X49Y19   aes_core/data_o_reg[47]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X48Y9    aes_core/data_o_reg[52]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y15   aes_core/data_o_reg[61]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X57Y13   aes_core/ks_inst/state_reg[157]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X60Y15   aes_core/ks_inst/state_reg[173]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y14   aes_core/state_reg[34]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y14   aes_core/state_reg[38]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y14   aes_core/state_reg[39]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X41Y14   aes_core/state_reg[45]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.007ns (14.488%)  route 5.943ns (85.512%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.574    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.679 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.854    11.533    aes_core/D[23]
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/C
                         clock pessimism              0.165    14.477    
                         clock uncertainty           -0.035    14.442    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)       -0.059    14.383    aes_core/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 aes_core/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 1.030ns (14.790%)  route 5.934ns (85.210%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.370     4.591    aes_core/crypt_clk
    SLICE_X49Y12         FDRE                                         r  aes_core/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.379     4.970 r  aes_core/state_reg[26]/Q
                         net (fo=54, routed)          1.907     6.878    aes_core/state__0[26]
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.105     6.983 r  aes_core/data_o[25]_i_8/O
                         net (fo=1, routed)           0.669     7.651    aes_core/data_o[25]_i_8_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.105     7.756 r  aes_core/data_o[25]_i_6/O
                         net (fo=1, routed)           0.223     7.979    aes_core/data_o[25]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.084 r  aes_core/data_o[25]_i_3/O
                         net (fo=6, routed)           1.402     9.486    aes_core/p_0_in94_in[1]
    SLICE_X55Y13         LUT5 (Prop_lut5_I0_O)        0.105     9.591 r  aes_core/data_o[2]_i_2/O
                         net (fo=1, routed)           0.767    10.358    aes_core/ks_inst/state_reg[28]_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.463 r  aes_core/ks_inst/data_o[2]_i_1/O
                         net (fo=2, routed)           0.967    11.429    my_usb/D[1]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.126    11.555 r  my_usb/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.555    aes_core/memory_input_reg[4223][1]
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.247    14.309    aes_core/crypt_clk
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/C
                         clock pessimism              0.165    14.474    
                         clock uncertainty           -0.035    14.439    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.106    14.545    aes_core/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 aes_core/state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.029ns (14.868%)  route 5.892ns (85.132%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.364     4.585    aes_core/crypt_clk
    SLICE_X37Y12         FDRE                                         r  aes_core/state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.379     4.964 r  aes_core/state_reg[114]/Q
                         net (fo=54, routed)          2.265     7.229    aes_core/state__0[114]
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.105     7.334 r  aes_core/data_o[17]_i_12/O
                         net (fo=1, routed)           0.552     7.886    aes_core/data_o[17]_i_12_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.991 r  aes_core/data_o[17]_i_7/O
                         net (fo=1, routed)           0.233     8.224    aes_core/data_o[17]_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.105     8.329 r  aes_core/data_o[17]_i_3/O
                         net (fo=6, routed)           1.341     9.670    aes_core/p_1_in98_in[1]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.105     9.775 r  aes_core/data_o[18]_i_2/O
                         net (fo=1, routed)           0.249    10.024    aes_core/ks_inst/state_reg[116]_1
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.129 r  aes_core/ks_inst/data_o[18]_i_1/O
                         net (fo=2, routed)           1.252    11.381    my_usb/D[11]
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.125    11.506 r  my_usb/state[18]_i_1/O
                         net (fo=1, routed)           0.000    11.506    aes_core/memory_input_reg[4223][11]
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.253    14.315    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.069    14.574    aes_core/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.904ns (13.275%)  route 5.906ns (86.725%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.846    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.951 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.445    11.396    aes_core/D[0]
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/C
                         clock pessimism              0.225    14.537    
                         clock uncertainty           -0.035    14.502    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)       -0.032    14.470    aes_core/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.210ns (17.504%)  route 5.703ns (82.496%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.330     9.701    aes_core/p_1_in98_in[0]
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.121     9.822 r  aes_core/data_o[8]_i_2/O
                         net (fo=1, routed)           0.613    10.436    aes_core/ks_inst/state_reg[36]_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.268    10.704 r  aes_core/ks_inst/data_o[8]_i_1/O
                         net (fo=2, routed)           0.668    11.372    my_usb/D[5]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.127    11.499 r  my_usb/state[8]_i_1/O
                         net (fo=1, routed)           0.000    11.499    aes_core/memory_input_reg[4223][5]
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.069    14.578    aes_core/state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.008ns (14.785%)  route 5.810ns (85.215%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.515    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.620 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.502    11.400    aes_core/D[74]
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/C
                         clock pessimism              0.225    14.544    
                         clock uncertainty           -0.035    14.509    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)       -0.015    14.494    aes_core/data_o_reg[119]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.112ns (16.177%)  route 5.762ns (83.823%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.574    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.679 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.672    11.351    my_usb/D[23]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.105    11.456 r  my_usb/state[38]_i_1/O
                         net (fo=1, routed)           0.000    11.456    aes_core/memory_input_reg[4223][23]
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.254    14.316    aes_core/crypt_clk
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/C
                         clock pessimism              0.241    14.557    
                         clock uncertainty           -0.035    14.522    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.032    14.554    aes_core/state_reg[38]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 aes_core/state_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.222ns (18.236%)  route 5.479ns (81.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.367     4.588    aes_core/crypt_clk
    SLICE_X50Y14         FDRE                                         r  aes_core/state_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.398     4.986 r  aes_core/state_reg[47]/Q
                         net (fo=46, routed)          1.895     6.881    aes_core/state__0[47]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.232     7.113 r  aes_core/data_o[104]_i_11/O
                         net (fo=1, routed)           0.825     7.939    aes_core/data_o[104]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.105     8.044 r  aes_core/data_o[104]_i_7/O
                         net (fo=1, routed)           0.551     8.594    aes_core/data_o[104]_i_7_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.105     8.699 r  aes_core/data_o[104]_i_3/O
                         net (fo=8, routed)           1.071     9.770    aes_core/p_1_in117_in[0]
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.115     9.885 r  aes_core/data_o[96]_i_2/O
                         net (fo=1, routed)           0.269    10.154    aes_core/ks_inst/state_reg[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I1_O)        0.267    10.421 r  aes_core/ks_inst/data_o[96]_i_1/O
                         net (fo=2, routed)           0.868    11.289    aes_core/D[60]
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/C
                         clock pessimism              0.165    14.479    
                         clock uncertainty           -0.035    14.444    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.042    14.402    aes_core/data_o_reg[96]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.009ns (14.786%)  route 5.815ns (85.214%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.846    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.951 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.355    11.305    my_usb/D[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.105    11.410 r  my_usb/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.410    aes_core/memory_input_reg[4223][0]
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/C
                         clock pessimism              0.225    14.539    
                         clock uncertainty           -0.035    14.504    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.030    14.534    aes_core/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.113ns (16.368%)  route 5.687ns (83.632%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.515    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.620 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.379    11.277    my_usb/D[74]
    SLICE_X49Y13         LUT3 (Prop_lut3_I2_O)        0.105    11.382 r  my_usb/state[119]_i_1/O
                         net (fo=1, routed)           0.000    11.382    aes_core/memory_input_reg[4223][74]
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.259    14.321    aes_core/crypt_clk
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/C
                         clock pessimism              0.225    14.546    
                         clock uncertainty           -0.035    14.511    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.030    14.541    aes_core/state_reg[119]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I2_O)        0.098     1.999 r  aes_core/ks_inst/state[138]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/state[138]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.048    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
                         clock pessimism             -0.514     1.534    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.107     1.641    aes_core/ks_inst/state_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.098     2.010 r  aes_core/ks_inst/state[203]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/state[203]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.045    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.107     1.638    aes_core/ks_inst/state_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.098     1.999 r  aes_core/ks_inst/ks_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/ks_o[10]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.048    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/C
                         clock pessimism             -0.514     1.534    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.092     1.626    aes_core/ks_inst/ks_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.247%)  route 0.298ns (58.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.556     1.500    aes_core/ks_inst/crypt_clk
    SLICE_X46Y19         FDRE                                         r  aes_core/ks_inst/ks_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  aes_core/ks_inst/ks_o_reg[4]/Q
                         net (fo=2, routed)           0.298     1.961    aes_core/ks_inst/ks_val[4]
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  aes_core/ks_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.006    aes_core/p_1_in__0[4]
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.825     2.015    aes_core/crypt_clk
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/C
                         clock pessimism             -0.480     1.535    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.091     1.626    aes_core/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.880%)  route 0.290ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.554     1.498    aes_core/ks_inst/crypt_clk
    SLICE_X38Y20         FDRE                                         r  aes_core/ks_inst/ks_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  aes_core/ks_inst/ks_o_reg[33]/Q
                         net (fo=2, routed)           0.290     1.952    aes_core/ks_inst/ks_val[33]
    SLICE_X39Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  aes_core/ks_inst/state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.997    aes_core/p_1_in__0[33]
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.830     2.020    aes_core/crypt_clk
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/C
                         clock pessimism             -0.499     1.521    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.091     1.612    aes_core/state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.589%)  route 0.324ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.560     1.504    aes_core/crypt_clk
    SLICE_X52Y17         FDRE                                         r  aes_core/data_o_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  aes_core/data_o_reg[109]/Q
                         net (fo=1, routed)           0.324     1.992    reg_inst/D[109]
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.829     2.019    reg_inst/crypt_clk
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.089     1.607    reg_inst/reg_crypt_cipherout_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I1_O)        0.098     2.010 r  aes_core/ks_inst/ks_o[75]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/ks_o[75]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.045    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092     1.623    aes_core/ks_inst/ks_o_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[108]/Q
                         net (fo=1, routed)           0.325     1.969    reg_inst/D[108]
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.828     2.018    reg_inst/crypt_clk
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.061     1.580    reg_inst/reg_crypt_cipherout_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.857%)  route 0.569ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[34]/Q
                         net (fo=1, routed)           0.569     2.213    reg_inst/D[34]
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.014    reg_inst/crypt_clk
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.059     1.822    reg_inst/reg_crypt_cipherout_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.557     1.501    aes_core/ks_inst/crypt_clk
    SLICE_X37Y17         FDRE                                         r  aes_core/ks_inst/ks_o_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  aes_core/ks_inst/ks_o_reg[103]/Q
                         net (fo=1, routed)           0.559     2.201    aes_core/ks_inst/ks_val[103]
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.246 r  aes_core/ks_inst/data_o[103]_i_1/O
                         net (fo=2, routed)           0.000     2.246    aes_core/D[64]
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.014    aes_core/crypt_clk
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/C
                         clock pessimism             -0.251     1.763    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091     1.854    aes_core/data_o_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.392    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tio_clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tio_clkin }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  reg_inst/CCLK_MUX/I1
Min Period        n/a     ODDR/C       n/a            1.474         10.000      8.526      OLOGIC_X0Y36   reg_inst/CWOUT_ODDR/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y22   aes_core/busy_o_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y11   aes_core/data_o_reg[44]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y17   aes_core/data_o_reg[45]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y18   aes_core/data_o_reg[46]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y19   aes_core/data_o_reg[47]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y10   aes_core/data_o_reg[48]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y9    aes_core/data_o_reg[49]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y17   aes_core/data_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y18   aes_core/ks_inst/state_reg[163]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y17   aes_core/ks_inst/state_reg[170]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y18   aes_core/ks_inst/state_reg[171]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y16   aes_core/ks_inst/state_reg[172]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y18   aes_core/data_o_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y18   reg_inst/reg_crypt_cipherout_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y17   reg_inst/reg_crypt_cipherout_reg[39]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y17   aes_core/ks_inst/state_reg[202]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y18   aes_core/ks_inst/state_reg[203]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X58Y16   aes_core/ks_inst/state_reg[204]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X37Y22   aes_core/busy_o_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X57Y13   aes_core/ks_inst/state_reg[157]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X60Y15   aes_core/ks_inst/state_reg[173]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X50Y10   aes_core/ks_inst/state_reg[178]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y10   aes_core/ks_inst/state_reg[179]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X52Y10   aes_core/ks_inst/state_reg[180]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X53Y10   aes_core/ks_inst/state_reg[181]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X54Y13   aes_core/ks_inst/state_reg[182]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X48Y10   aes_core/state_reg[50]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X60Y15   aes_core/ks_inst/state_reg[205]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.595ns (80.133%)  route 0.395ns (19.867%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 14.353 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.326 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.326    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.424 r  usb_timer_heartbeat_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.424    usb_timer_heartbeat_reg[20]_i_1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.605 r  usb_timer_heartbeat_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.605    usb_timer_heartbeat_reg[24]_i_1_n_7
    SLICE_X65Y33         FDRE                                         r  usb_timer_heartbeat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.327    14.353    usb_clk_buf
    SLICE_X65Y33         FDRE                                         r  usb_timer_heartbeat_reg[24]/C
                         clock pessimism              0.243    14.596    
                         clock uncertainty           -0.035    14.561    
    SLICE_X65Y33         FDRE (Setup_fdre_C_D)        0.059    14.620    usb_timer_heartbeat_reg[24]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                  8.015    

Slack (MET) :             8.028ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.581ns (79.992%)  route 0.395ns (20.008%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.326 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.326    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.591 r  usb_timer_heartbeat_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.591    usb_timer_heartbeat_reg[20]_i_1_n_6
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.326    14.352    usb_clk_buf
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[21]/C
                         clock pessimism              0.243    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.059    14.619    usb_timer_heartbeat_reg[21]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  8.028    

Slack (MET) :             8.033ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.576ns (79.941%)  route 0.395ns (20.059%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.326 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.326    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.586 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.586    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.326    14.352    usb_clk_buf
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism              0.243    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.059    14.619    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  8.033    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 1.516ns (79.312%)  route 0.395ns (20.688%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.326 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.326    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.526 r  usb_timer_heartbeat_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.526    usb_timer_heartbeat_reg[20]_i_1_n_5
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.326    14.352    usb_clk_buf
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[22]/C
                         clock pessimism              0.243    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.059    14.619    usb_timer_heartbeat_reg[22]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 1.497ns (79.104%)  route 0.395ns (20.896%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.326 r  usb_timer_heartbeat_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.326    usb_timer_heartbeat_reg[16]_i_1_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.507 r  usb_timer_heartbeat_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.507    usb_timer_heartbeat_reg[20]_i_1_n_7
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.326    14.352    usb_clk_buf
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[20]/C
                         clock pessimism              0.243    14.595    
                         clock uncertainty           -0.035    14.560    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)        0.059    14.619    usb_timer_heartbeat_reg[20]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 1.483ns (78.948%)  route 0.395ns (21.052%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.493 r  usb_timer_heartbeat_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.493    usb_timer_heartbeat_reg[16]_i_1_n_6
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.325    14.351    usb_clk_buf
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[17]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.059    14.618    usb_timer_heartbeat_reg[17]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.478ns (78.892%)  route 0.395ns (21.108%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.488 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.488    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.325    14.351    usb_clk_buf
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.059    14.618    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 1.418ns (78.194%)  route 0.395ns (21.806%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.428 r  usb_timer_heartbeat_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.428    usb_timer_heartbeat_reg[16]_i_1_n_5
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.325    14.351    usb_clk_buf
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[18]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.059    14.618    usb_timer_heartbeat_reg[18]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.209ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.399ns (77.963%)  route 0.395ns (22.037%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.228 r  usb_timer_heartbeat_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.228    usb_timer_heartbeat_reg[12]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.409 r  usb_timer_heartbeat_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.409    usb_timer_heartbeat_reg[16]_i_1_n_7
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.325    14.351    usb_clk_buf
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[16]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X65Y31         FDRE (Setup_fdre_C_D)        0.059    14.618    usb_timer_heartbeat_reg[16]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  8.209    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 usb_timer_heartbeat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 1.385ns (77.789%)  route 0.395ns (22.211%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.689     3.105    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.186 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.428     4.614    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.379     4.993 f  usb_timer_heartbeat_reg[0]/Q
                         net (fo=1, routed)           0.395     5.389    usb_timer_heartbeat_reg_n_0_[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.105     5.494 r  usb_timer_heartbeat[0]_i_5/O
                         net (fo=1, routed)           0.000     5.494    usb_timer_heartbeat[0]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.934 r  usb_timer_heartbeat_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.934    usb_timer_heartbeat_reg[0]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.032 r  usb_timer_heartbeat_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.032    usb_timer_heartbeat_reg[4]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.130 r  usb_timer_heartbeat_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.130    usb_timer_heartbeat_reg[8]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.395 r  usb_timer_heartbeat_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.395    usb_timer_heartbeat_reg[12]_i_1_n_6
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    F5                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.351    11.351 r  my_usb/clkibuf/O
                         net (fo=1, routed)           1.599    12.950    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.027 r  my_usb/clkbuf/O
                         net (fo=28, routed)          1.324    14.350    usb_clk_buf
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[13]/C
                         clock pessimism              0.243    14.593    
                         clock uncertainty           -0.035    14.558    
    SLICE_X65Y30         FDRE (Setup_fdre_C_D)        0.059    14.617    usb_timer_heartbeat_reg[13]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  8.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_usb/isoutreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_usb/isoutreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.994%)  route 0.124ns (43.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.590     1.500    my_usb/usb_clk_buf
    SLICE_X64Y58         FDRE                                         r  my_usb/isoutreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  my_usb/isoutreg_reg[0]/Q
                         net (fo=2, routed)           0.124     1.788    my_usb/isoutreg[0]
    SLICE_X64Y58         FDRE                                         r  my_usb/isoutreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.860     2.015    my_usb/usb_clk_buf
    SLICE_X64Y58         FDRE                                         r  my_usb/isoutreg_reg[1]/C
                         clock pessimism             -0.515     1.500    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.052     1.552    my_usb/isoutreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.587     1.497    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[3]/Q
                         net (fo=1, routed)           0.107     1.745    usb_timer_heartbeat_reg_n_0_[3]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  usb_timer_heartbeat_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    usb_timer_heartbeat_reg[0]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.855     2.010    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[3]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.588     1.498    usb_clk_buf
    SLICE_X65Y29         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[11]/Q
                         net (fo=1, routed)           0.107     1.746    usb_timer_heartbeat_reg_n_0_[11]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  usb_timer_heartbeat_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    usb_timer_heartbeat_reg[8]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  usb_timer_heartbeat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.857     2.012    usb_clk_buf
    SLICE_X65Y29         FDRE                                         r  usb_timer_heartbeat_reg[11]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.589     1.499    usb_clk_buf
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[15]/Q
                         net (fo=1, routed)           0.107     1.747    usb_timer_heartbeat_reg_n_0_[15]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  usb_timer_heartbeat_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    usb_timer_heartbeat_reg[12]_i_1_n_4
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.858     2.013    usb_clk_buf
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[15]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.590     1.500    usb_clk_buf
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  usb_timer_heartbeat_reg[19]/Q
                         net (fo=1, routed)           0.107     1.748    usb_timer_heartbeat_reg_n_0_[19]
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  usb_timer_heartbeat_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    usb_timer_heartbeat_reg[16]_i_1_n_4
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.859     2.014    usb_clk_buf
    SLICE_X65Y31         FDRE                                         r  usb_timer_heartbeat_reg[19]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X65Y31         FDRE (Hold_fdre_C_D)         0.105     1.605    usb_timer_heartbeat_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.591     1.501    usb_clk_buf
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  usb_timer_heartbeat_reg[23]/Q
                         net (fo=1, routed)           0.107     1.749    usb_timer_heartbeat_reg_n_0_[23]
    SLICE_X65Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  usb_timer_heartbeat_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    usb_timer_heartbeat_reg[20]_i_1_n_4
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.860     2.015    usb_clk_buf
    SLICE_X65Y32         FDRE                                         r  usb_timer_heartbeat_reg[23]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X65Y32         FDRE (Hold_fdre_C_D)         0.105     1.606    usb_timer_heartbeat_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.587     1.497    usb_clk_buf
    SLICE_X65Y28         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[7]/Q
                         net (fo=1, routed)           0.107     1.745    usb_timer_heartbeat_reg_n_0_[7]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  usb_timer_heartbeat_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    usb_timer_heartbeat_reg[4]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  usb_timer_heartbeat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.856     2.011    usb_clk_buf
    SLICE_X65Y28         FDRE                                         r  usb_timer_heartbeat_reg[7]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.587     1.497    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  usb_timer_heartbeat_reg[2]/Q
                         net (fo=1, routed)           0.107     1.745    usb_timer_heartbeat_reg_n_0_[2]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  usb_timer_heartbeat_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    usb_timer_heartbeat_reg[0]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.855     2.010    usb_clk_buf
    SLICE_X65Y27         FDRE                                         r  usb_timer_heartbeat_reg[2]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.602    usb_timer_heartbeat_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.588     1.498    usb_clk_buf
    SLICE_X65Y29         FDRE                                         r  usb_timer_heartbeat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  usb_timer_heartbeat_reg[10]/Q
                         net (fo=1, routed)           0.107     1.746    usb_timer_heartbeat_reg_n_0_[10]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  usb_timer_heartbeat_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    usb_timer_heartbeat_reg[8]_i_1_n_5
    SLICE_X65Y29         FDRE                                         r  usb_timer_heartbeat_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.857     2.012    usb_clk_buf
    SLICE_X65Y29         FDRE                                         r  usb_timer_heartbeat_reg[10]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.603    usb_timer_heartbeat_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 usb_timer_heartbeat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_timer_heartbeat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.631     0.884    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.589     1.499    usb_clk_buf
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  usb_timer_heartbeat_reg[14]/Q
                         net (fo=1, routed)           0.107     1.747    usb_timer_heartbeat_reg_n_0_[14]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  usb_timer_heartbeat_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    usb_timer_heartbeat_reg[12]_i_1_n_5
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    F5                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    my_usb/usb_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  my_usb/clkibuf/O
                         net (fo=1, routed)           0.685     1.126    my_usb/clk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  my_usb/clkbuf/O
                         net (fo=28, routed)          0.858     2.013    usb_clk_buf
    SLICE_X65Y30         FDRE                                         r  usb_timer_heartbeat_reg[14]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.105     1.604    usb_timer_heartbeat_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  my_usb/clkbuf/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58    my_usb/isoutreg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58    my_usb/isoutreg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y58    my_usb/isoutreg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27    usb_timer_heartbeat_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29    usb_timer_heartbeat_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y29    usb_timer_heartbeat_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30    usb_timer_heartbeat_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30    usb_timer_heartbeat_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30    usb_timer_heartbeat_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27    usb_timer_heartbeat_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27    usb_timer_heartbeat_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27    usb_timer_heartbeat_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27    usb_timer_heartbeat_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28    usb_timer_heartbeat_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28    usb_timer_heartbeat_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28    usb_timer_heartbeat_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28    usb_timer_heartbeat_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58    my_usb/isoutreg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58    my_usb/isoutreg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27    usb_timer_heartbeat_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30    usb_timer_heartbeat_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30    usb_timer_heartbeat_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30    usb_timer_heartbeat_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y30    usb_timer_heartbeat_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    usb_timer_heartbeat_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    usb_timer_heartbeat_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    usb_timer_heartbeat_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31    usb_timer_heartbeat_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27    usb_timer_heartbeat_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  tio_clkin
  To Clock:  pll_clk1

Setup :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.007ns (14.488%)  route 5.943ns (85.512%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.574    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.679 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.854    11.533    aes_core/D[23]
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/C
                         clock pessimism              0.006    14.318    
                         clock uncertainty           -0.035    14.283    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)       -0.059    14.224    aes_core/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 aes_core/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 1.030ns (14.790%)  route 5.934ns (85.210%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.370     4.591    aes_core/crypt_clk
    SLICE_X49Y12         FDRE                                         r  aes_core/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.379     4.970 r  aes_core/state_reg[26]/Q
                         net (fo=54, routed)          1.907     6.878    aes_core/state__0[26]
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.105     6.983 r  aes_core/data_o[25]_i_8/O
                         net (fo=1, routed)           0.669     7.651    aes_core/data_o[25]_i_8_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.105     7.756 r  aes_core/data_o[25]_i_6/O
                         net (fo=1, routed)           0.223     7.979    aes_core/data_o[25]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.084 r  aes_core/data_o[25]_i_3/O
                         net (fo=6, routed)           1.402     9.486    aes_core/p_0_in94_in[1]
    SLICE_X55Y13         LUT5 (Prop_lut5_I0_O)        0.105     9.591 r  aes_core/data_o[2]_i_2/O
                         net (fo=1, routed)           0.767    10.358    aes_core/ks_inst/state_reg[28]_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.463 r  aes_core/ks_inst/data_o[2]_i_1/O
                         net (fo=2, routed)           0.967    11.429    my_usb/D[1]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.126    11.555 r  my_usb/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.555    aes_core/memory_input_reg[4223][1]
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.247    14.309    aes_core/crypt_clk
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/C
                         clock pessimism              0.006    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.106    14.386    aes_core/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 aes_core/state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.029ns (14.868%)  route 5.892ns (85.132%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.364     4.585    aes_core/crypt_clk
    SLICE_X37Y12         FDRE                                         r  aes_core/state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.379     4.964 r  aes_core/state_reg[114]/Q
                         net (fo=54, routed)          2.265     7.229    aes_core/state__0[114]
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.105     7.334 r  aes_core/data_o[17]_i_12/O
                         net (fo=1, routed)           0.552     7.886    aes_core/data_o[17]_i_12_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.991 r  aes_core/data_o[17]_i_7/O
                         net (fo=1, routed)           0.233     8.224    aes_core/data_o[17]_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.105     8.329 r  aes_core/data_o[17]_i_3/O
                         net (fo=6, routed)           1.341     9.670    aes_core/p_1_in98_in[1]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.105     9.775 r  aes_core/data_o[18]_i_2/O
                         net (fo=1, routed)           0.249    10.024    aes_core/ks_inst/state_reg[116]_1
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.129 r  aes_core/ks_inst/data_o[18]_i_1/O
                         net (fo=2, routed)           1.252    11.381    my_usb/D[11]
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.125    11.506 r  my_usb/state[18]_i_1/O
                         net (fo=1, routed)           0.000    11.506    aes_core/memory_input_reg[4223][11]
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.253    14.315    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
                         clock pessimism              0.066    14.381    
                         clock uncertainty           -0.035    14.346    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.069    14.415    aes_core/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.904ns (13.275%)  route 5.906ns (86.725%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.846    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.951 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.445    11.396    aes_core/D[0]
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/C
                         clock pessimism              0.066    14.378    
                         clock uncertainty           -0.035    14.343    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)       -0.032    14.311    aes_core/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.210ns (17.504%)  route 5.703ns (82.496%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.330     9.701    aes_core/p_1_in98_in[0]
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.121     9.822 r  aes_core/data_o[8]_i_2/O
                         net (fo=1, routed)           0.613    10.436    aes_core/ks_inst/state_reg[36]_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.268    10.704 r  aes_core/ks_inst/data_o[8]_i_1/O
                         net (fo=2, routed)           0.668    11.372    my_usb/D[5]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.127    11.499 r  my_usb/state[8]_i_1/O
                         net (fo=1, routed)           0.000    11.499    aes_core/memory_input_reg[4223][5]
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/C
                         clock pessimism              0.066    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.069    14.419    aes_core/state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.008ns (14.785%)  route 5.810ns (85.215%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.515    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.620 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.502    11.400    aes_core/D[74]
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/C
                         clock pessimism              0.066    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)       -0.015    14.335    aes_core/data_o_reg[119]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.112ns (16.177%)  route 5.762ns (83.823%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.574    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.679 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.672    11.351    my_usb/D[23]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.105    11.456 r  my_usb/state[38]_i_1/O
                         net (fo=1, routed)           0.000    11.456    aes_core/memory_input_reg[4223][23]
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.254    14.316    aes_core/crypt_clk
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/C
                         clock pessimism              0.082    14.398    
                         clock uncertainty           -0.035    14.363    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.032    14.395    aes_core/state_reg[38]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 aes_core/state_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.222ns (18.236%)  route 5.479ns (81.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.367     4.588    aes_core/crypt_clk
    SLICE_X50Y14         FDRE                                         r  aes_core/state_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.398     4.986 r  aes_core/state_reg[47]/Q
                         net (fo=46, routed)          1.895     6.881    aes_core/state__0[47]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.232     7.113 r  aes_core/data_o[104]_i_11/O
                         net (fo=1, routed)           0.825     7.939    aes_core/data_o[104]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.105     8.044 r  aes_core/data_o[104]_i_7/O
                         net (fo=1, routed)           0.551     8.594    aes_core/data_o[104]_i_7_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.105     8.699 r  aes_core/data_o[104]_i_3/O
                         net (fo=8, routed)           1.071     9.770    aes_core/p_1_in117_in[0]
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.115     9.885 r  aes_core/data_o[96]_i_2/O
                         net (fo=1, routed)           0.269    10.154    aes_core/ks_inst/state_reg[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I1_O)        0.267    10.421 r  aes_core/ks_inst/data_o[96]_i_1/O
                         net (fo=2, routed)           0.868    11.289    aes_core/D[60]
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/C
                         clock pessimism              0.006    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.042    14.243    aes_core/data_o_reg[96]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.009ns (14.786%)  route 5.815ns (85.214%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.846    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.951 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.355    11.305    my_usb/D[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.105    11.410 r  my_usb/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.410    aes_core/memory_input_reg[4223][0]
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/C
                         clock pessimism              0.066    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.030    14.375    aes_core/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pll_clk1 rise@10.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.113ns (16.368%)  route 5.687ns (83.632%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.515    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.620 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.379    11.277    my_usb/D[74]
    SLICE_X49Y13         LUT3 (Prop_lut3_I2_O)        0.105    11.382 r  my_usb/state[119]_i_1/O
                         net (fo=1, routed)           0.000    11.382    aes_core/memory_input_reg[4223][74]
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                     10.000    10.000 r  
    N13                                               0.000    10.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000    10.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.259    14.321    aes_core/crypt_clk
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/C
                         clock pessimism              0.066    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.030    14.382    aes_core/state_reg[119]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I2_O)        0.098     1.999 r  aes_core/ks_inst/state[138]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/state[138]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.047    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
                         clock pessimism             -0.268     1.779    
                         clock uncertainty            0.035     1.815    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.107     1.922    aes_core/ks_inst/state_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.098     2.010 r  aes_core/ks_inst/state[203]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/state[203]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.044    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
                         clock pessimism             -0.268     1.776    
                         clock uncertainty            0.035     1.812    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.107     1.919    aes_core/ks_inst/state_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.098     1.999 r  aes_core/ks_inst/ks_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/ks_o[10]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.047    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/C
                         clock pessimism             -0.268     1.779    
                         clock uncertainty            0.035     1.815    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.092     1.907    aes_core/ks_inst/ks_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.247%)  route 0.298ns (58.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.556     1.500    aes_core/ks_inst/crypt_clk
    SLICE_X46Y19         FDRE                                         r  aes_core/ks_inst/ks_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  aes_core/ks_inst/ks_o_reg[4]/Q
                         net (fo=2, routed)           0.298     1.961    aes_core/ks_inst/ks_val[4]
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  aes_core/ks_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.006    aes_core/p_1_in__0[4]
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.825     2.014    aes_core/crypt_clk
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/C
                         clock pessimism             -0.234     1.780    
                         clock uncertainty            0.035     1.816    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.091     1.907    aes_core/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.880%)  route 0.290ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.554     1.498    aes_core/ks_inst/crypt_clk
    SLICE_X38Y20         FDRE                                         r  aes_core/ks_inst/ks_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  aes_core/ks_inst/ks_o_reg[33]/Q
                         net (fo=2, routed)           0.290     1.952    aes_core/ks_inst/ks_val[33]
    SLICE_X39Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  aes_core/ks_inst/state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.997    aes_core/p_1_in__0[33]
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.830     2.019    aes_core/crypt_clk
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/C
                         clock pessimism             -0.253     1.766    
                         clock uncertainty            0.035     1.802    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.091     1.893    aes_core/state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.589%)  route 0.324ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.560     1.504    aes_core/crypt_clk
    SLICE_X52Y17         FDRE                                         r  aes_core/data_o_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  aes_core/data_o_reg[109]/Q
                         net (fo=1, routed)           0.324     1.992    reg_inst/D[109]
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.829     2.018    reg_inst/crypt_clk
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/C
                         clock pessimism             -0.255     1.763    
                         clock uncertainty            0.035     1.799    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.089     1.888    reg_inst/reg_crypt_cipherout_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I1_O)        0.098     2.010 r  aes_core/ks_inst/ks_o[75]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/ks_o[75]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.044    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/C
                         clock pessimism             -0.268     1.776    
                         clock uncertainty            0.035     1.812    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092     1.904    aes_core/ks_inst/ks_o_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[108]/Q
                         net (fo=1, routed)           0.325     1.969    reg_inst/D[108]
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.828     2.017    reg_inst/crypt_clk
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/C
                         clock pessimism             -0.253     1.764    
                         clock uncertainty            0.035     1.800    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.061     1.861    reg_inst/reg_crypt_cipherout_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.857%)  route 0.569ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[34]/Q
                         net (fo=1, routed)           0.569     2.213    reg_inst/D[34]
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.013    reg_inst/crypt_clk
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/C
                         clock pessimism             -0.005     2.008    
                         clock uncertainty            0.035     2.044    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.059     2.103    reg_inst/reg_crypt_cipherout_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pll_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk1 rise@0.000ns - tio_clkin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.557     1.501    aes_core/ks_inst/crypt_clk
    SLICE_X37Y17         FDRE                                         r  aes_core/ks_inst/ks_o_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  aes_core/ks_inst/ks_o_reg[103]/Q
                         net (fo=1, routed)           0.559     2.201    aes_core/ks_inst/ks_val[103]
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.246 r  aes_core/ks_inst/data_o[103]_i_1/O
                         net (fo=2, routed)           0.000     2.246    aes_core/D[64]
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.013    aes_core/crypt_clk
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/C
                         clock pessimism             -0.005     2.008    
                         clock uncertainty            0.035     2.044    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091     2.135    aes_core/data_o_reg[103]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  pll_clk1
  To Clock:  tio_clkin

Setup :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.007ns (14.488%)  route 5.943ns (85.512%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.573    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.678 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.854    11.532    aes_core/D[23]
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X35Y14         FDRE                                         r  aes_core/data_o_reg[38]/C
                         clock pessimism              0.006    14.318    
                         clock uncertainty           -0.035    14.283    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)       -0.059    14.224    aes_core/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 aes_core/state_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 1.030ns (14.790%)  route 5.934ns (85.210%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.370     4.591    aes_core/crypt_clk
    SLICE_X49Y12         FDRE                                         r  aes_core/state_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.379     4.970 r  aes_core/state_reg[26]/Q
                         net (fo=54, routed)          1.907     6.877    aes_core/state__0[26]
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.105     6.982 r  aes_core/data_o[25]_i_8/O
                         net (fo=1, routed)           0.669     7.651    aes_core/data_o[25]_i_8_n_0
    SLICE_X64Y8          LUT4 (Prop_lut4_I0_O)        0.105     7.756 r  aes_core/data_o[25]_i_6/O
                         net (fo=1, routed)           0.223     7.979    aes_core/data_o[25]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I3_O)        0.105     8.084 r  aes_core/data_o[25]_i_3/O
                         net (fo=6, routed)           1.402     9.486    aes_core/p_0_in94_in[1]
    SLICE_X55Y13         LUT5 (Prop_lut5_I0_O)        0.105     9.591 r  aes_core/data_o[2]_i_2/O
                         net (fo=1, routed)           0.767    10.358    aes_core/ks_inst/state_reg[28]_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.463 r  aes_core/ks_inst/data_o[2]_i_1/O
                         net (fo=2, routed)           0.967    11.429    my_usb/D[1]
    SLICE_X34Y18         LUT3 (Prop_lut3_I2_O)        0.126    11.555 r  my_usb/state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.555    aes_core/memory_input_reg[4223][1]
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.247    14.309    aes_core/crypt_clk
    SLICE_X34Y18         FDRE                                         r  aes_core/state_reg[2]/C
                         clock pessimism              0.006    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.106    14.386    aes_core/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 aes_core/state_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 1.029ns (14.868%)  route 5.892ns (85.132%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.364     4.585    aes_core/crypt_clk
    SLICE_X37Y12         FDRE                                         r  aes_core/state_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.379     4.964 r  aes_core/state_reg[114]/Q
                         net (fo=54, routed)          2.265     7.229    aes_core/state__0[114]
    SLICE_X62Y1          LUT6 (Prop_lut6_I0_O)        0.105     7.334 r  aes_core/data_o[17]_i_12/O
                         net (fo=1, routed)           0.552     7.886    aes_core/data_o[17]_i_12_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I1_O)        0.105     7.991 r  aes_core/data_o[17]_i_7/O
                         net (fo=1, routed)           0.233     8.224    aes_core/data_o[17]_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I4_O)        0.105     8.329 r  aes_core/data_o[17]_i_3/O
                         net (fo=6, routed)           1.341     9.670    aes_core/p_1_in98_in[1]
    SLICE_X57Y12         LUT5 (Prop_lut5_I0_O)        0.105     9.775 r  aes_core/data_o[18]_i_2/O
                         net (fo=1, routed)           0.249    10.023    aes_core/ks_inst/state_reg[116]_1
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.128 r  aes_core/ks_inst/data_o[18]_i_1/O
                         net (fo=2, routed)           1.252    11.381    my_usb/D[11]
    SLICE_X43Y15         LUT3 (Prop_lut3_I2_O)        0.125    11.506 r  my_usb/state[18]_i_1/O
                         net (fo=1, routed)           0.000    11.506    aes_core/memory_input_reg[4223][11]
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.253    14.315    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
                         clock pessimism              0.066    14.381    
                         clock uncertainty           -0.035    14.346    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)        0.069    14.415    aes_core/state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 0.904ns (13.275%)  route 5.906ns (86.725%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.845    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.950 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.445    11.396    aes_core/D[0]
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.250    14.312    aes_core/crypt_clk
    SLICE_X36Y18         FDRE                                         r  aes_core/data_o_reg[0]/C
                         clock pessimism              0.066    14.378    
                         clock uncertainty           -0.035    14.343    
    SLICE_X36Y18         FDRE (Setup_fdre_C_D)       -0.032    14.311    aes_core/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -11.396    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.210ns (17.504%)  route 5.703ns (82.496%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.330     9.701    aes_core/p_1_in98_in[0]
    SLICE_X59Y13         LUT5 (Prop_lut5_I3_O)        0.121     9.822 r  aes_core/data_o[8]_i_2/O
                         net (fo=1, routed)           0.613    10.435    aes_core/ks_inst/state_reg[36]_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I1_O)        0.268    10.703 r  aes_core/ks_inst/data_o[8]_i_1/O
                         net (fo=2, routed)           0.668    11.372    my_usb/D[5]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.127    11.499 r  my_usb/state[8]_i_1/O
                         net (fo=1, routed)           0.000    11.499    aes_core/memory_input_reg[4223][5]
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X53Y16         FDRE                                         r  aes_core/state_reg[8]/C
                         clock pessimism              0.066    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.069    14.419    aes_core/state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.008ns (14.785%)  route 5.810ns (85.215%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.319ns = ( 14.319 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.514    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.619 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.502    11.399    aes_core/D[74]
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.257    14.319    aes_core/crypt_clk
    SLICE_X50Y16         FDRE                                         r  aes_core/data_o_reg[119]/C
                         clock pessimism              0.066    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X50Y16         FDRE (Setup_fdre_C_D)       -0.015    14.335    aes_core/data_o_reg[119]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -11.399    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 aes_core/state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.112ns (16.177%)  route 5.762ns (83.823%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 f  aes_core/state_reg[18]/Q
                         net (fo=54, routed)          2.175     7.105    aes_core/state__0[18]
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.239     7.344 r  aes_core/data_o[54]_i_12/O
                         net (fo=1, routed)           0.346     7.690    aes_core/data_o[54]_i_12_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.105     7.795 r  aes_core/data_o[54]_i_6/O
                         net (fo=1, routed)           0.498     8.293    aes_core/data_o[54]_i_6_n_0
    SLICE_X54Y1          LUT5 (Prop_lut5_I3_O)        0.105     8.398 r  aes_core/data_o[54]_i_3/O
                         net (fo=6, routed)           1.731    10.129    aes_core/p_1_in105_in[6]
    SLICE_X40Y10         LUT5 (Prop_lut5_I2_O)        0.105    10.234 r  aes_core/data_o[38]_i_2/O
                         net (fo=1, routed)           0.340    10.573    aes_core/ks_inst/state_reg[63]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.105    10.678 r  aes_core/ks_inst/data_o[38]_i_1/O
                         net (fo=2, routed)           0.672    11.351    my_usb/D[23]
    SLICE_X41Y14         LUT3 (Prop_lut3_I2_O)        0.105    11.456 r  my_usb/state[38]_i_1/O
                         net (fo=1, routed)           0.000    11.456    aes_core/memory_input_reg[4223][23]
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.254    14.316    aes_core/crypt_clk
    SLICE_X41Y14         FDRE                                         r  aes_core/state_reg[38]/C
                         clock pessimism              0.082    14.398    
                         clock uncertainty           -0.035    14.363    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.032    14.395    aes_core/state_reg[38]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -11.456    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 aes_core/state_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.222ns (18.236%)  route 5.479ns (81.764%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.367     4.588    aes_core/crypt_clk
    SLICE_X50Y14         FDRE                                         r  aes_core/state_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.398     4.986 r  aes_core/state_reg[47]/Q
                         net (fo=46, routed)          1.895     6.881    aes_core/state__0[47]
    SLICE_X30Y10         LUT6 (Prop_lut6_I1_O)        0.232     7.113 r  aes_core/data_o[104]_i_11/O
                         net (fo=1, routed)           0.825     7.939    aes_core/data_o[104]_i_11_n_0
    SLICE_X30Y11         LUT4 (Prop_lut4_I0_O)        0.105     8.044 r  aes_core/data_o[104]_i_7/O
                         net (fo=1, routed)           0.551     8.594    aes_core/data_o[104]_i_7_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.105     8.699 r  aes_core/data_o[104]_i_3/O
                         net (fo=8, routed)           1.071     9.770    aes_core/p_1_in117_in[0]
    SLICE_X32Y15         LUT5 (Prop_lut5_I3_O)        0.115     9.885 r  aes_core/data_o[96]_i_2/O
                         net (fo=1, routed)           0.269    10.154    aes_core/ks_inst/state_reg[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I1_O)        0.267    10.421 r  aes_core/ks_inst/data_o[96]_i_1/O
                         net (fo=2, routed)           0.868    11.289    aes_core/D[60]
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X33Y16         FDRE                                         r  aes_core/data_o_reg[96]/C
                         clock pessimism              0.006    14.320    
                         clock uncertainty           -0.035    14.285    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.042    14.243    aes_core/data_o_reg[96]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 aes_core/state_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.009ns (14.786%)  route 5.815ns (85.214%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 14.314 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.365     4.586    aes_core/crypt_clk
    SLICE_X41Y12         FDRE                                         r  aes_core/state_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.379     4.965 r  aes_core/state_reg[118]/Q
                         net (fo=44, routed)          2.455     7.420    aes_core/state__0[118]
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.105     7.525 r  aes_core/data_o[16]_i_11/O
                         net (fo=1, routed)           0.313     7.838    aes_core/data_o[16]_i_11_n_0
    SLICE_X61Y0          LUT4 (Prop_lut4_I0_O)        0.105     7.943 r  aes_core/data_o[16]_i_7/O
                         net (fo=1, routed)           0.323     8.266    aes_core/data_o[16]_i_7_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I4_O)        0.105     8.371 r  aes_core/data_o[16]_i_3/O
                         net (fo=8, routed)           1.387     9.758    aes_core/p_1_in98_in[0]
    SLICE_X54Y14         LUT5 (Prop_lut5_I3_O)        0.105     9.863 r  aes_core/data_o[0]_i_2/O
                         net (fo=1, routed)           0.982    10.845    aes_core/ks_inst/state_reg[28]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.105    10.950 r  aes_core/ks_inst/data_o[0]_i_1/O
                         net (fo=2, routed)           0.355    11.305    my_usb/D[0]
    SLICE_X45Y18         LUT3 (Prop_lut3_I2_O)        0.105    11.410 r  my_usb/state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.410    aes_core/memory_input_reg[4223][0]
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.252    14.314    aes_core/crypt_clk
    SLICE_X45Y18         FDRE                                         r  aes_core/state_reg[0]/C
                         clock pessimism              0.066    14.380    
                         clock uncertainty           -0.035    14.345    
    SLICE_X45Y18         FDRE (Setup_fdre_C_D)        0.030    14.375    aes_core/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 aes_core/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tio_clkin rise@10.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 1.113ns (16.368%)  route 5.687ns (83.632%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.140    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.221 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.361     4.582    aes_core/crypt_clk
    SLICE_X43Y15         FDRE                                         r  aes_core/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.348     4.930 r  aes_core/state_reg[6]/Q
                         net (fo=44, routed)          1.793     6.723    aes_core/state__0[6]
    SLICE_X35Y20         LUT6 (Prop_lut6_I0_O)        0.240     6.963 r  aes_core/data_o[103]_i_10/O
                         net (fo=1, routed)           0.551     7.514    aes_core/data_o[103]_i_10_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.105     7.619 r  aes_core/data_o[103]_i_6/O
                         net (fo=1, routed)           0.526     8.146    aes_core/data_o[103]_i_6_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.105     8.251 r  aes_core/data_o[103]_i_3/O
                         net (fo=14, routed)          1.439     9.690    aes_core/p_1_in115_in[7]
    SLICE_X35Y14         LUT5 (Prop_lut5_I1_O)        0.105     9.795 r  aes_core/data_o[119]_i_2/O
                         net (fo=1, routed)           0.997    10.793    aes_core/ks_inst/state_reg[124]_4
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.105    10.898 r  aes_core/ks_inst/data_o[119]_i_1/O
                         net (fo=2, routed)           0.379    11.277    my_usb/D[74]
    SLICE_X49Y13         LUT3 (Prop_lut3_I2_O)        0.105    11.382 r  my_usb/state[119]_i_1/O
                         net (fo=1, routed)           0.000    11.382    aes_core/memory_input_reg[4223][74]
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                     10.000    10.000 r  
    N14                                               0.000    10.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000    10.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         1.381    11.381 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.985    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    13.062 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         1.259    14.321    aes_core/crypt_clk
    SLICE_X49Y13         FDRE                                         r  aes_core/state_reg[119]/C
                         clock pessimism              0.066    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.030    14.382    aes_core/state_reg[119]
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I2_O)        0.098     1.999 r  aes_core/ks_inst/state[138]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/state[138]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.048    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
                         clock pessimism             -0.268     1.780    
                         clock uncertainty            0.035     1.815    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.107     1.922    aes_core/ks_inst/state_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/state_reg[203]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.098     2.010 r  aes_core/ks_inst/state[203]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/state[203]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.045    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
                         clock pessimism             -0.268     1.777    
                         clock uncertainty            0.035     1.812    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.107     1.919    aes_core/ks_inst/state_reg[203]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.565%)  route 0.239ns (51.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.590     1.534    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/state_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  aes_core/ks_inst/state_reg[138]/Q
                         net (fo=55, routed)          0.239     1.901    aes_core/ks_inst/data2[10]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.098     1.999 r  aes_core/ks_inst/ks_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.999    aes_core/ks_inst/ks_o[10]_i_1_n_0
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.858     2.048    aes_core/ks_inst/crypt_clk
    SLICE_X58Y15         FDRE                                         r  aes_core/ks_inst/ks_o_reg[10]/C
                         clock pessimism             -0.268     1.780    
                         clock uncertainty            0.035     1.815    
    SLICE_X58Y15         FDRE (Hold_fdre_C_D)         0.092     1.907    aes_core/ks_inst/ks_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.247%)  route 0.298ns (58.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.556     1.500    aes_core/ks_inst/crypt_clk
    SLICE_X46Y19         FDRE                                         r  aes_core/ks_inst/ks_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  aes_core/ks_inst/ks_o_reg[4]/Q
                         net (fo=2, routed)           0.298     1.961    aes_core/ks_inst/ks_val[4]
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  aes_core/ks_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.006    aes_core/p_1_in__0[4]
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.825     2.015    aes_core/crypt_clk
    SLICE_X43Y17         FDRE                                         r  aes_core/state_reg[4]/C
                         clock pessimism             -0.234     1.781    
                         clock uncertainty            0.035     1.816    
    SLICE_X43Y17         FDRE (Hold_fdre_C_D)         0.091     1.907    aes_core/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.880%)  route 0.290ns (58.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.554     1.498    aes_core/ks_inst/crypt_clk
    SLICE_X38Y20         FDRE                                         r  aes_core/ks_inst/ks_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  aes_core/ks_inst/ks_o_reg[33]/Q
                         net (fo=2, routed)           0.290     1.952    aes_core/ks_inst/ks_val[33]
    SLICE_X39Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  aes_core/ks_inst/state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.997    aes_core/p_1_in__0[33]
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.830     2.020    aes_core/crypt_clk
    SLICE_X39Y11         FDRE                                         r  aes_core/state_reg[33]/C
                         clock pessimism             -0.253     1.767    
                         clock uncertainty            0.035     1.802    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.091     1.893    aes_core/state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.589%)  route 0.324ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.560     1.504    aes_core/crypt_clk
    SLICE_X52Y17         FDRE                                         r  aes_core/data_o_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  aes_core/data_o_reg[109]/Q
                         net (fo=1, routed)           0.324     1.992    reg_inst/D[109]
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.829     2.019    reg_inst/crypt_clk
    SLICE_X50Y17         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[109]/C
                         clock pessimism             -0.255     1.764    
                         clock uncertainty            0.035     1.799    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.089     1.888    reg_inst/reg_crypt_cipherout_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/state_reg[203]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/ks_inst/ks_o_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.144%)  route 0.253ns (52.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.587     1.531    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/state_reg[203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  aes_core/ks_inst/state_reg[203]/Q
                         net (fo=5, routed)           0.253     1.912    aes_core/ks_inst/data2[75]
    SLICE_X58Y18         LUT5 (Prop_lut5_I1_O)        0.098     2.010 r  aes_core/ks_inst/ks_o[75]_i_1/O
                         net (fo=1, routed)           0.000     2.010    aes_core/ks_inst/ks_o[75]_i_1_n_0
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.855     2.045    aes_core/ks_inst/crypt_clk
    SLICE_X58Y18         FDRE                                         r  aes_core/ks_inst/ks_o_reg[75]/C
                         clock pessimism             -0.268     1.777    
                         clock uncertainty            0.035     1.812    
    SLICE_X58Y18         FDRE (Hold_fdre_C_D)         0.092     1.904    aes_core/ks_inst/ks_o_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[108]/Q
                         net (fo=1, routed)           0.325     1.969    reg_inst/D[108]
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.828     2.018    reg_inst/crypt_clk
    SLICE_X39Y12         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[108]/C
                         clock pessimism             -0.253     1.765    
                         clock uncertainty            0.035     1.800    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.061     1.861    reg_inst/reg_crypt_cipherout_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 aes_core/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_inst/reg_crypt_cipherout_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.857%)  route 0.569ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.559     1.503    aes_core/crypt_clk
    SLICE_X36Y14         FDRE                                         r  aes_core/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aes_core/data_o_reg[34]/Q
                         net (fo=1, routed)           0.569     2.213    reg_inst/D[34]
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.014    reg_inst/crypt_clk
    SLICE_X35Y16         FDRE                                         r  reg_inst/reg_crypt_cipherout_reg[34]/C
                         clock pessimism             -0.005     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.059     2.103    reg_inst/reg_crypt_cipherout_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 aes_core/ks_inst/ks_o_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_core/data_o_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by tio_clkin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tio_clkin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tio_clkin rise@0.000ns - pll_clk1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.955%)  route 0.559ns (75.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk1 rise edge)
                                                      0.000     0.000 r  
    N13                                               0.000     0.000 r  pll_clk1 (IN)
                         net (fo=0)                   0.000     0.000    pll_clk1
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  pll_clk1_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    reg_inst/pll_clk1_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.944 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.557     1.501    aes_core/ks_inst/crypt_clk
    SLICE_X37Y17         FDRE                                         r  aes_core/ks_inst/ks_o_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  aes_core/ks_inst/ks_o_reg[103]/Q
                         net (fo=1, routed)           0.559     2.201    aes_core/ks_inst/ks_val[103]
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.045     2.246 r  aes_core/ks_inst/data_o[103]_i_1/O
                         net (fo=2, routed)           0.000     2.246    aes_core/D[64]
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock tio_clkin rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  tio_clkin (IN)
                         net (fo=0)                   0.000     0.000    tio_clkin
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  tio_clkin_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    reg_inst/tio_clkin_IBUF
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.190 r  reg_inst/CCLK_MUX/O
                         net (fo=689, routed)         0.824     2.014    aes_core/crypt_clk
    SLICE_X33Y17         FDRE                                         r  aes_core/data_o_reg[103]/C
                         clock pessimism             -0.005     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091     2.135    aes_core/data_o_reg[103]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.111    





