
*** Running vivado
    with args -log vi_sys_top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vi_sys_top_level.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source vi_sys_top_level.tcl -notrace
Command: synth_design -top vi_sys_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2291.406 ; gain = 0.000 ; free physical = 5836 ; free virtual = 42188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vi_sys_top_level' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:13]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:87' bound to instance 'processor' of component 'kcpsm6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:103]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (1#1) [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/kcpsm6.vhd:111]
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 1 - type: integer 
	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'vi_sys_rom' declared at '/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/imports/vlsi_group_ca3_project/vi_sys_rom.vhd:135' bound to instance 'the_rom' of component 'vi_sys_rom' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:122]
INFO: [Synth 8-638] synthesizing module 'vi_sys_rom' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/imports/vlsi_group_ca3_project/vi_sys_rom.vhd:146]
	Parameter C_FAMILY bound to: 7S - type: string 
	Parameter C_RAM_SIZE_KWORDS bound to: 1 - type: integer 
	Parameter C_JTAG_LOADER_ENABLE bound to: 0 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010110100110100110100101010001010000010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101100000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000001000010000000000011100100100000000000000000000001000010000000000011111000000000010000100000000001000010000000000100001000000000001110010010000000000000001000000000111001100000000001110011011010000000000001100101000010010101000000001001010000000001 
	Parameter INIT_01 bound to: 256'b0000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010 
	Parameter INIT_02 bound to: 256'b0000000001000010000000000100001000000000001111100000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010 
	Parameter INIT_03 bound to: 256'b1101001100000000000100110000000001010000000000001101011000000001001101100111111100000110010100001101010000000000001000000000000000000000010000100000000001000010000000000100001000000000010000100000000001000010000000000100001000000000010000100000000001000010 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000101000000000000001000000100100100100000010001101001001000000001000100100010110000100000010000111001000100000001000100010011011000100000010011001001000000000001000100001011011001010000000000001101001100000001 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vi_sys_rom' (2#1) [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/imports/vlsi_group_ca3_project/vi_sys_rom.vhd:146]
INFO: [Synth 8-3491] module 'vi_output_ports' declared at '/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_output_ports.vhd:2' bound to instance 'vi_out_ports' of component 'vi_output_ports' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:132]
INFO: [Synth 8-638] synthesizing module 'vi_output_ports' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_output_ports.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'vi_output_ports' (3#1) [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_output_ports.vhd:7]
INFO: [Synth 8-3491] module 'vi_input_ports' declared at '/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_input_ports.vhd:2' bound to instance 'vi_in_ports' of component 'vi_input_ports' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:134]
INFO: [Synth 8-638] synthesizing module 'vi_input_ports' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_input_ports.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'vi_input_ports' (4#1) [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_input_ports.vhd:7]
INFO: [Synth 8-3491] module 'binary16_to_decimal_4x4' declared at '/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/binary16_to_decimal_4x4.vhd:5' bound to instance 'vi_binary_to_decimal' of component 'binary16_to_decimal_4x4' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:136]
INFO: [Synth 8-638] synthesizing module 'binary16_to_decimal_4x4' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/binary16_to_decimal_4x4.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'binary16_to_decimal_4x4' (5#1) [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/binary16_to_decimal_4x4.vhd:13]
INFO: [Synth 8-3491] module 'vi_4x7_segment_driver' declared at '/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_4x7_segment_driver.vhd:4' bound to instance 'vi_display_driver' of component 'vi_4x7_segment_driver' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:137]
INFO: [Synth 8-638] synthesizing module 'vi_4x7_segment_driver' [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_4x7_segment_driver.vhd:12]
WARNING: [Synth 8-614] signal 'display_number_decimal' is read in the process but is not in the sensitivity list [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_4x7_segment_driver.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'vi_4x7_segment_driver' (6#1) [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_4x7_segment_driver.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'vi_sys_top_level' (7#1) [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/sources_1/new/vi_system_top_level.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2291.406 ; gain = 0.000 ; free physical = 6565 ; free virtual = 42901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.406 ; gain = 0.000 ; free physical = 6561 ; free virtual = 42900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.406 ; gain = 0.000 ; free physical = 6561 ; free virtual = 42900
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2291.406 ; gain = 0.000 ; free physical = 6550 ; free virtual = 42889
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/constrs_1/imports/group/basys3.xdc]
Finished Parsing XDC File [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/constrs_1/imports/group/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/2TB_Crucial_SSD/repos/vlsi_group_ca3/vlsi_group_ca3_project/vlsi_group_ca3_project.srcs/constrs_1/imports/group/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vi_sys_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vi_sys_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.258 ; gain = 0.000 ; free physical = 6482 ; free virtual = 42821
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 124 instances were transformed.
  FD => FDRE: 48 instances
  FDR => FDRE: 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.258 ; gain = 0.000 ; free physical = 6482 ; free virtual = 42821
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2355.258 ; gain = 63.852 ; free physical = 6523 ; free virtual = 42864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2355.258 ; gain = 63.852 ; free physical = 6523 ; free virtual = 42864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2355.258 ; gain = 63.852 ; free physical = 6523 ; free virtual = 42864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2355.258 ; gain = 63.852 ; free physical = 6524 ; free virtual = 42869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP s_output_decimal4, operation Mode is: PCIN-A*B.
DSP Report: operator s_output_decimal4 is absorbed into DSP s_output_decimal4.
DSP Report: operator s_output_decimal5 is absorbed into DSP s_output_decimal4.
DSP Report: Generating DSP s_output_decimal3, operation Mode is: PCIN-A*B.
DSP Report: operator s_output_decimal3 is absorbed into DSP s_output_decimal3.
DSP Report: operator s_output_decimal4 is absorbed into DSP s_output_decimal3.
DSP Report: Generating DSP s_output_decimal2, operation Mode is: PCIN-A*B.
DSP Report: operator s_output_decimal2 is absorbed into DSP s_output_decimal2.
DSP Report: operator s_output_decimal3 is absorbed into DSP s_output_decimal2.
DSP Report: Generating DSP s_output_decimal5, operation Mode is: C-A*B.
DSP Report: operator s_output_decimal5 is absorbed into DSP s_output_decimal5.
DSP Report: operator s_output_decimal6 is absorbed into DSP s_output_decimal5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2355.258 ; gain = 63.852 ; free physical = 6498 ; free virtual = 42868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|binary16_to_decimal_4x4 | PCIN-A*B    | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|binary16_to_decimal_4x4 | PCIN-A*B    | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|binary16_to_decimal_4x4 | PCIN-A*B    | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|binary16_to_decimal_4x4 | C-A*B       | 14     | 14     | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2355.258 ; gain = 63.852 ; free physical = 6376 ; free virtual = 42747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : vi_binary_to_decimal/i_0/divisor11_in[25]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[25]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O9[29]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O9[29]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O9[29]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[25]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[25]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O7[29]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O7[29]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/i_0/divisor11_in[21]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[21]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O9[29]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[25]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[25]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O7[25]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O5[25]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O4[25]
      : vi_binary_to_decimal/i_0/divisor11_in[26]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[26]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O9[29]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[26]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[26]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O7[29]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[26]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[26]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[26]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[26]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O9[25]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[21]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[27]
      : vi_binary_to_decimal/i_0/O9[27]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O9[25]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O7[29]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[21]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O7[29]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[27]
      : vi_binary_to_decimal/i_0/O7[27]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[21]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[21]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[26]
      : vi_binary_to_decimal/i_0/O5[26]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[27]
      : vi_binary_to_decimal/i_0/O5[27]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[21]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[21]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O5[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[26]
      : vi_binary_to_decimal/i_0/O5[26]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[21]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[21]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[23]
      : vi_binary_to_decimal/i_0/O4[23]
      : vi_binary_to_decimal/i_0/divisor11_in[22]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[22]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O9[21]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[26]
      : vi_binary_to_decimal/i_0/O7[26]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[27]
      : vi_binary_to_decimal/i_0/O7[27]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O7[25]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[26]
      : vi_binary_to_decimal/i_0/O7[26]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[21]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[21]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[28]
      : vi_binary_to_decimal/i_0/O4[28]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O4[25]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[28]
      : vi_binary_to_decimal/i_0/O4[28]
      : vi_binary_to_decimal/i_0/divisor11_in[17]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[17]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[22]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[22]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O7[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[27]
      : vi_binary_to_decimal/i_0/O7[27]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O7[25]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[22]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[22]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O5[21]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[27]
      : vi_binary_to_decimal/i_0/O5[27]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O5[25]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[22]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[22]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O4[21]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[30]
      : vi_binary_to_decimal/i_0/O9[30]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O9[29]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O9[29]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[30]
      : vi_binary_to_decimal/i_0/O9[30]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[28]
      : vi_binary_to_decimal/i_0/O9[28]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[30]
      : vi_binary_to_decimal/i_0/O9[30]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[23]
      : vi_binary_to_decimal/i_0/O9[23]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[17]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[17]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O7[21]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[17]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[17]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O5[21]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O4[21]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O4[21]
      : vi_binary_to_decimal/i_0/divisor11_in[13]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[13]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O9[21]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[18]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[18]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O7[24]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[22]
      : vi_binary_to_decimal/i_0/O7[22]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[26]
      : vi_binary_to_decimal/i_0/O7[26]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O7[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[22]
      : vi_binary_to_decimal/i_0/O7[22]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O5[24]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O5[25]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[18]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[18]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O4[24]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O4[19]
      : vi_binary_to_decimal/i_0/divisor11_in[18]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[18]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[27]
      : vi_binary_to_decimal/i_0/O9[27]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[28]
      : vi_binary_to_decimal/i_0/O9[28]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O9[21]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[22]
      : vi_binary_to_decimal/i_0/O9[22]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O9[21]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O7[24]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O7[25]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[18]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[18]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[22]
      : vi_binary_to_decimal/i_0/O5[22]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[26]
      : vi_binary_to_decimal/i_0/O5[26]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O5[21]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[22]
      : vi_binary_to_decimal/i_0/O5[22]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O4[24]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[23]
      : vi_binary_to_decimal/i_0/O4[23]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O4[19]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O9[17]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[13]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[13]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[23]
      : vi_binary_to_decimal/i_0/O7[23]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O7[24]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O7[19]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O7[17]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[13]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[13]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[23]
      : vi_binary_to_decimal/i_0/O5[23]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O5[24]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O5[19]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O5[17]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[13]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[13]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[24]
      : vi_binary_to_decimal/i_0/O4[24]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[20]
      : vi_binary_to_decimal/i_0/O4[20]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/i_0/divisor11_in[9]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[9]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[14]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[14]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O7[19]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O7[18]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[19]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[19]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[19]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[19]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O4[13]
      : vi_binary_to_decimal/i_0/divisor11_in[14]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[14]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O9[18]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[19]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[19]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[14]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[14]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O5[19]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O5[18]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O5[17]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O5[18]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[16]
      : vi_binary_to_decimal/i_0/O4[16]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O4[13]
      : vi_binary_to_decimal/i_0/divisor11_in[5]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[5]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O9[15]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O7[19]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O7[19]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[15]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[15]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O5[18]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[14]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[14]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[16]
      : vi_binary_to_decimal/i_0/O4[16]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O9[21]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O9[15]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[15]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[15]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O7[15]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O7[15]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O5[19]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O5[19]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[15]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[15]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O4[11]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O4[11]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O4[11]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O4[11]
      : vi_binary_to_decimal/i_0/divisor11_in[10]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[10]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O9[19]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O9[13]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[9]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[9]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O7[18]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[9]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[9]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O5[18]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O5[15]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O4[11]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[16]
      : vi_binary_to_decimal/i_0/O9[16]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O9[15]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[16]
      : vi_binary_to_decimal/i_0/O9[16]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[10]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[10]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O7[13]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O7[13]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[14]
      : vi_binary_to_decimal/i_0/O7[14]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O7[13]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[5]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[5]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O5[13]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[10]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[10]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[12]
      : vi_binary_to_decimal/i_0/O4[12]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[12]
      : vi_binary_to_decimal/i_0/O4[12]
      : vi_binary_to_decimal/i_0/divisor11_in[1]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[1]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[11]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[11]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O7[18]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O7[15]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O5[13]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[14]
      : vi_binary_to_decimal/i_0/O5[14]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O5[13]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[5]
      : vi_binary_to_decimal/i_0/O4[5]
      : vi_binary_to_decimal/i_0/divisor11_in[6]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[6]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[5]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[5]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O7[13]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[10]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[10]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O5[9]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[5]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[5]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O4[15]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[12]
      : vi_binary_to_decimal/i_0/O4[12]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O4[11]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O9[11]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[12]
      : vi_binary_to_decimal/i_0/O9[12]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[12]
      : vi_binary_to_decimal/i_0/O9[12]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O9[11]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O7[9]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O7[9]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[1]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[1]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[6]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[6]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[3]
      : vi_binary_to_decimal/i_0/O4[3]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O4[9]
      : vi_binary_to_decimal/i_0/divisor11_in[2]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[2]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[1]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[1]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O5[9]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[11]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[11]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[7]
      : vi_binary_to_decimal/i_0/O4[7]
      : vi_binary_to_decimal/i_0/divisor11_in[0]
      : vi_binary_to_decimal/divisor1_inferred/divisor11_in[0]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[7]
      : vi_binary_to_decimal/i_0/O4[7]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[8]
      : vi_binary_to_decimal/i_0/O4[8]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O5[9]
      : vi_binary_to_decimal/i_0/s_output_decimal100_in[7]
      : vi_binary_to_decimal/s_output_decimal10_inferred/s_output_decimal100_in[7]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O5[13]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[7]
      : vi_binary_to_decimal/i_0/O5[7]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[7]
      : vi_binary_to_decimal/i_0/O5[7]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O5[11]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O5[25]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[10]
      : vi_binary_to_decimal/i_0/O5[10]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O5[13]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[10]
      : vi_binary_to_decimal/i_0/O5[10]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[0]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[0]
      : vi_binary_to_decimal/i_0/s_output_decimal70_in[0]
      : vi_binary_to_decimal/s_output_decimal7_inferred/s_output_decimal70_in[0]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[13]
      : vi_binary_to_decimal/i_0/O7[13]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[5]
      : vi_binary_to_decimal/i_0/O7[5]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[5]
      : vi_binary_to_decimal/i_0/O7[5]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O7[17]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O7[11]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[12]
      : vi_binary_to_decimal/i_0/O7[12]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O7[25]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O7[25]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O7[18]
      : vi_binary_to_decimal/i_0/s_output_decimal40_in[6]
      : vi_binary_to_decimal/s_output_decimal4_inferred/s_output_decimal40_in[6]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[8]
      : vi_binary_to_decimal/i_0/O9[8]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O9[11]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[8]
      : vi_binary_to_decimal/i_0/O9[8]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O9[25]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O9[17]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[18]
      : vi_binary_to_decimal/i_0/O9[18]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O9[19]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O9[9]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[9]
      : vi_binary_to_decimal/i_0/O9[9]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[25]
      : vi_binary_to_decimal/i_0/O9[25]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O9[21]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[21]
      : vi_binary_to_decimal/i_0/O9[21]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O9[11]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O9[11]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O7[15]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[11]
      : vi_binary_to_decimal/i_0/O4[11]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[15]
      : vi_binary_to_decimal/i_0/O5[15]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[19]
      : vi_binary_to_decimal/i_0/O4[19]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[17]
      : vi_binary_to_decimal/i_0/O4[17]
      : vi_binary_to_decimal/divisor1_inferred/p_0_in[23]
      : vi_binary_to_decimal/i_0/O9[23]
      : vi_binary_to_decimal/s_output_decimal10_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O4[29]
      : vi_binary_to_decimal/s_output_decimal7_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O5[29]
      : vi_binary_to_decimal/s_output_decimal4_inferred/p_0_in[29]
      : vi_binary_to_decimal/i_0/O7[29]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
      : vi_binary_to_decimal/s_output_decimal1_inferred/p_0_in1_in[13]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:02 . Memory (MB): peak = 2355.258 ; gain = 63.852 ; free physical = 6296 ; free virtual = 42667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
