{"vcs1":{"timestamp_begin":1731588217.857851968, "rt":1.99, "ut":0.59, "st":0.26}}
{"vcselab":{"timestamp_begin":1731588219.917836908, "rt":1.34, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1731588221.317797820, "rt":0.40, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731588217.320034509}
{"VCS_COMP_START_TIME": 1731588217.320034509}
{"VCS_COMP_END_TIME": 1731588262.799823025}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231548}}
