{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702860636803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702860636808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 01:50:36 2023 " "Processing started: Mon Dec 18 01:50:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702860636808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702860636808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta systeme_verin -c systeme_verin " "Command: quartus_sta systeme_verin -c systeme_verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702860636808 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702860636946 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin 19 " "Ignored 19 assignments for entity \"avalon_verin\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu 149 " "Ignored 149 assignments for entity \"avalon_verin_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_cpu_cpu 179 " "Ignored 179 assignments for entity \"avalon_verin_cpu_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_irq_mapper 14 " "Ignored 14 assignments for entity \"avalon_verin_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_jtag_uart_0 24 " "Ignored 24 assignments for entity \"avalon_verin_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"avalon_verin_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"avalon_verin_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637092 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637093 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"avalon_verin_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637093 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_ram 36 " "Ignored 36 assignments for entity \"avalon_verin_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637093 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "avalon_verin_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"avalon_verin_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1702860637093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702860637399 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1702860637399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860637447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860637447 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702860637673 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1702860637673 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1702860637673 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1702860637673 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702860637680 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc " "Reading SDC File: 'avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702860637685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_break:the_avalon_verin_cpu_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 46 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(46): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637687 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 47 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(47): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[33\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637689 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 48 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(48): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[0\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637690 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 49 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(49): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr\[34\]\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637692 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 50 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at avalon_verin_cpu_cpu.sdc(50): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_ocimem:the_avalon_verin_cpu_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$avalon_verin_cpu_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$avalon_verin_cpu_cpu_jtag_sr*\]" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637693 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_tck:the_avalon_verin_cpu_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 51 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(51): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$avalon_verin_cpu_cpu_jtag_sr*    -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637697 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 52 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(52): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_debug_slave_wrapper:the_avalon_verin_cpu_cpu_debug_slave_wrapper\|avalon_verin_cpu_cpu_debug_slave_sysclk:the_avalon_verin_cpu_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$avalon_verin_cpu_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637699 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "avalon_verin_cpu_cpu.sdc 53 *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at avalon_verin_cpu_cpu.sdc(53): *avalon_verin_cpu_cpu:*\|avalon_verin_cpu_cpu_nios2_oci:the_avalon_verin_cpu_cpu_nios2_oci\|avalon_verin_cpu_cpu_nios2_oci_debug:the_avalon_verin_cpu_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path avalon_verin_cpu_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at avalon_verin_cpu_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$avalon_verin_cpu_cpu_oci_debug_path\|monitor_go" {  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1702860637701 ""}  } { { "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1702860637701 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860637709 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860637709 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1702860637709 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702860637710 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702860637715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.876 " "Worst-case setup slack is 44.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.876               0.000 altera_reserved_tck  " "   44.876               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860637736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860637739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.831 " "Worst-case recovery slack is 95.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.831               0.000 altera_reserved_tck  " "   95.831               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860637746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.085 " "Worst-case removal slack is 1.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.085               0.000 altera_reserved_tck  " "    1.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860637748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.581 " "Worst-case minimum pulse width slack is 49.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.581               0.000 altera_reserved_tck  " "   49.581               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860637755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860637755 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860637797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860637797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860637797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860637797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.001 ns " "Worst Case Available Settling Time: 343.001 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860637797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860637797 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702860637797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702860637800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702860637820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702860638160 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860638229 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860638229 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1702860638229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.478 " "Worst-case setup slack is 45.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.478               0.000 altera_reserved_tck  " "   45.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.316 " "Worst-case recovery slack is 96.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.316               0.000 altera_reserved_tck  " "   96.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.989 " "Worst-case removal slack is 0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.550 " "Worst-case minimum pulse width slack is 49.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.550               0.000 altera_reserved_tck  " "   49.550               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638264 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.805 ns " "Worst Case Available Settling Time: 343.805 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638306 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638306 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702860638306 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702860638310 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860638389 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1702860638389 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1702860638389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.195 " "Worst-case setup slack is 47.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.195               0.000 altera_reserved_tck  " "   47.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.490 " "Worst-case recovery slack is 97.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.490               0.000 altera_reserved_tck  " "   97.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.588 " "Worst-case removal slack is 0.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 altera_reserved_tck  " "    0.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.469 " "Worst-case minimum pulse width slack is 49.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.469               0.000 altera_reserved_tck  " "   49.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702860638415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702860638415 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.300 ns " "Worst Case Available Settling Time: 346.300 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638457 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1702860638457 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702860638457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702860638794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702860638795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 59 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702860638872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 01:50:38 2023 " "Processing ended: Mon Dec 18 01:50:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702860638872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702860638872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702860638872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702860638872 ""}
