version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/sim_test_gen_mux/out_data_0
/sim_test_gen_mux/out_ctrl_0
/sim_test_gen_mux/out_wr_0
/sim_test_gen_mux/out_rdy_0
/sim_test_gen_mux/port_enable_1
/sim_test_gen_mux/pkt_numbers_1
/sim_test_gen_mux/clk
/sim_test_gen_mux/reset
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/sim_test_gen_mux/out_data_0
2
0
/sim_test_gen_mux/out_ctrl_0
2
0
/sim_test_gen_mux/out_wr_0
2
0
/sim_test_gen_mux/out_rdy_0
2
0
/sim_test_gen_mux/port_enable_1
2
0
/sim_test_gen_mux/pkt_numbers_1
2
0
/sim_test_gen_mux/clk
2
0
/sim_test_gen_mux/reset
2
0
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
