# SystemVerilog
SystemVerilog Repository on GitHub: Explore our collection of SystemVerilog code snippets, modules, and projects. 
This repository showcases a variety of SystemVerilog implementations for digital design, verification, and FPGA programming.
Whether you're a beginner or an experienced engineer, find valuable resources, examples, and tools to enhance your SystemVerilog skills and accelerate your projects.

## ➡️ #DigitalSystems #DigitalElectronic #DigitalCircuits #FPGA

- # Repository technical specifications
- **IDE:** Quartus Prime 17.0.0 Build 595 04/25/2017 SJ Standard Edition
- **DEVICE:** FPGA Cyclone V SE 5CSEBA6U23I7
- **Hardware TERASIC:** DE10NANO, DE10STANDARD

## About
- [Summary](https://vasanza.blogspot.com/p/summary.html).

# Keynote
## Clone
- git status
- git clone https://github.com/vasanza/SystemVerilog.git

## Switched to Branch
- git branch -a
- git checkout NameBranch

## New Branch
- git checkout -b NameBranch

## Push
- git pull origin NameBranch
- git status
- git add .
- git status
- git commit -m "message"
- git push origin NameBrach
