$date
	Sun Oct 23 00:28:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#632653
b10110 !
1"
#632654
b10110 &
b10110 %
1$
#632655
0"
#632658
b1011 &
b1011 %
#632662
b100010 &
b100010 %
#632666
b10001 &
b10001 %
#632670
b110100 &
b110100 %
#632674
b11010 &
b11010 %
#632678
b1101 &
b1101 %
#632682
b101000 &
b101000 %
#632686
b10100 &
b10100 %
#632690
b1010 &
b1010 %
#632694
b101 &
b101 %
#632698
b10000 &
b10000 %
#632702
b1000 &
b1000 %
#632706
b100 &
b100 %
#632710
b10 &
b10 %
#632714
b1 &
b1 %
1#
#632718
b0 &
0#
b0 %
0$
#1677559
b1000 !
1"
#1677562
b1000 &
b1000 %
1$
#1677563
0"
#1677566
b100 &
b100 %
#1677570
b10 &
b10 %
#1677574
b1 &
1#
b1 %
#1677578
b0 &
b0 %
0#
0$
#2713929
b10 !
1"
#2713930
b10 &
b10 %
1$
#2713931
0"
#2713934
b1 &
1#
b1 %
#2713938
b0 &
b0 %
0#
0$
#4500012
