module partsel_00838(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire [4:24] x4;
  wire [4:24] x5;
  wire signed [27:7] x6;
  wire [7:30] x7;
  wire [6:25] x8;
  wire signed [0:25] x9;
  wire signed [7:30] x10;
  wire signed [29:3] x11;
  wire signed [25:4] x12;
  wire [29:7] x13;
  wire [2:27] x14;
  wire signed [3:28] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [1:28] p0 = 110910533;
  localparam [6:28] p1 = 244268794;
  localparam signed [30:5] p2 = 113165740;
  localparam signed [6:31] p3 = 396996072;
  assign x4 = ({2{({2{p2[17 +: 4]}} & ((!ctrl[0] && ctrl[0] && !ctrl[2] ? p1[18 -: 4] : p1[14 +: 3]) & x1[19]))}} & (x3[8 +: 2] & x2[11 + s3]));
  assign x5 = x0[16 +: 1];
  assign x6 = p1;
  assign x7 = (ctrl[1] && !ctrl[3] || ctrl[3] ? x0 : ((x5 - (p1[2 + s2 +: 2] + (x0[8 +: 4] & x4[31 + s3 -: 8]))) & {({2{p3}} & x5[10 +: 1]), {2{(p0[17 +: 2] + p1[13 +: 2])}}}));
  assign x8 = (p0[22] & (p1[15 + s1] ^ p0[18 +: 1]));
  assign x9 = {2{(p0[15 +: 3] ^ x0[11 +: 2])}};
  assign x10 = x6[12 +: 3];
  assign x11 = p2[10];
  assign x12 = {2{x10[21]}};
  assign x13 = (({{2{(!ctrl[2] || ctrl[3] && !ctrl[0] ? p1[23] : x11[16 +: 4])}}, (!ctrl[3] && ctrl[0] || ctrl[1] ? {2{x8[25 + s0 -: 8]}} : {2{p2[17 +: 1]}})} + ({2{(x8[20] ^ (((x3[25 + s2 +: 3] ^ p2[17 +: 3]) + (p0[14 +: 1] + x12[10 + s3 -: 5])) ^ (x2 ^ x11[22 -: 3])))}} & p2[9 + s2 -: 4])) ^ (ctrl[0] || ctrl[3] || !ctrl[0] ? p1[18 -: 3] : (({x10, (x12[5 + s3 -: 4] | x5[13])} & {p2[13], x1}) & x8[31 + s0 -: 2])));
  assign x14 = (!ctrl[0] || ctrl[0] && ctrl[0] ? x10 : {2{x4[15 + s0]}});
  assign x15 = (x0[19] - p2);
  assign y0 = {x9[10 +: 3], (({x12[13 + s2 -: 6], (x2[7 + s2 -: 1] + p3[14 + s1])} ^ p3[18 -: 1]) & (x3 ^ x1[12]))};
  assign y1 = (x9[16] + x4[17 -: 3]);
  assign y2 = x11;
  assign y3 = x2[16 + s3 -: 2];
endmodule
