
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.bfs_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401300 <.init>:
  401300:	stp	x29, x30, [sp, #-16]!
  401304:	mov	x29, sp
  401308:	bl	401720 <ferror@plt+0x60>
  40130c:	ldp	x29, x30, [sp], #16
  401310:	ret

Disassembly of section .plt:

0000000000401320 <memcpy@plt-0x20>:
  401320:	stp	x16, x30, [sp, #-16]!
  401324:	adrp	x16, 415000 <ferror@plt+0x13940>
  401328:	ldr	x17, [x16, #4088]
  40132c:	add	x16, x16, #0xff8
  401330:	br	x17
  401334:	nop
  401338:	nop
  40133c:	nop

0000000000401340 <memcpy@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14940>
  401344:	ldr	x17, [x16]
  401348:	add	x16, x16, #0x0
  40134c:	br	x17

0000000000401350 <_exit@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14940>
  401354:	ldr	x17, [x16, #8]
  401358:	add	x16, x16, #0x8
  40135c:	br	x17

0000000000401360 <strtoul@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14940>
  401364:	ldr	x17, [x16, #16]
  401368:	add	x16, x16, #0x10
  40136c:	br	x17

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14940>
  401374:	ldr	x17, [x16, #24]
  401378:	add	x16, x16, #0x18
  40137c:	br	x17

0000000000401380 <fputs@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14940>
  401384:	ldr	x17, [x16, #32]
  401388:	add	x16, x16, #0x20
  40138c:	br	x17

0000000000401390 <exit@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14940>
  401394:	ldr	x17, [x16, #40]
  401398:	add	x16, x16, #0x28
  40139c:	br	x17

00000000004013a0 <dup@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013a4:	ldr	x17, [x16, #48]
  4013a8:	add	x16, x16, #0x30
  4013ac:	br	x17

00000000004013b0 <strtod@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013b4:	ldr	x17, [x16, #56]
  4013b8:	add	x16, x16, #0x38
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013c4:	ldr	x17, [x16, #64]
  4013c8:	add	x16, x16, #0x40
  4013cc:	br	x17

00000000004013d0 <fputc@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013d4:	ldr	x17, [x16, #72]
  4013d8:	add	x16, x16, #0x48
  4013dc:	br	x17

00000000004013e0 <lseek@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013e4:	ldr	x17, [x16, #80]
  4013e8:	add	x16, x16, #0x50
  4013ec:	br	x17

00000000004013f0 <snprintf@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013f4:	ldr	x17, [x16, #88]
  4013f8:	add	x16, x16, #0x58
  4013fc:	br	x17

0000000000401400 <localeconv@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14940>
  401404:	ldr	x17, [x16, #96]
  401408:	add	x16, x16, #0x60
  40140c:	br	x17

0000000000401410 <fileno@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14940>
  401414:	ldr	x17, [x16, #104]
  401418:	add	x16, x16, #0x68
  40141c:	br	x17

0000000000401420 <fsync@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14940>
  401424:	ldr	x17, [x16, #112]
  401428:	add	x16, x16, #0x70
  40142c:	br	x17

0000000000401430 <time@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14940>
  401434:	ldr	x17, [x16, #120]
  401438:	add	x16, x16, #0x78
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14940>
  401444:	ldr	x17, [x16, #128]
  401448:	add	x16, x16, #0x80
  40144c:	br	x17

0000000000401450 <open@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14940>
  401454:	ldr	x17, [x16, #136]
  401458:	add	x16, x16, #0x88
  40145c:	br	x17

0000000000401460 <__strtol_internal@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14940>
  401464:	ldr	x17, [x16, #144]
  401468:	add	x16, x16, #0x90
  40146c:	br	x17

0000000000401470 <strncmp@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14940>
  401474:	ldr	x17, [x16, #152]
  401478:	add	x16, x16, #0x98
  40147c:	br	x17

0000000000401480 <bindtextdomain@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14940>
  401484:	ldr	x17, [x16, #160]
  401488:	add	x16, x16, #0xa0
  40148c:	br	x17

0000000000401490 <__libc_start_main@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14940>
  401494:	ldr	x17, [x16, #168]
  401498:	add	x16, x16, #0xa8
  40149c:	br	x17

00000000004014a0 <fgetc@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014a4:	ldr	x17, [x16, #176]
  4014a8:	add	x16, x16, #0xb0
  4014ac:	br	x17

00000000004014b0 <memset@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014b4:	ldr	x17, [x16, #184]
  4014b8:	add	x16, x16, #0xb8
  4014bc:	br	x17

00000000004014c0 <__strtoul_internal@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014c4:	ldr	x17, [x16, #192]
  4014c8:	add	x16, x16, #0xc0
  4014cc:	br	x17

00000000004014d0 <strdup@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014d4:	ldr	x17, [x16, #200]
  4014d8:	add	x16, x16, #0xc8
  4014dc:	br	x17

00000000004014e0 <close@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014e4:	ldr	x17, [x16, #208]
  4014e8:	add	x16, x16, #0xd0
  4014ec:	br	x17

00000000004014f0 <__gmon_start__@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014f4:	ldr	x17, [x16, #216]
  4014f8:	add	x16, x16, #0xd8
  4014fc:	br	x17

0000000000401500 <write@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14940>
  401504:	ldr	x17, [x16, #224]
  401508:	add	x16, x16, #0xe0
  40150c:	br	x17

0000000000401510 <abort@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14940>
  401514:	ldr	x17, [x16, #232]
  401518:	add	x16, x16, #0xe8
  40151c:	br	x17

0000000000401520 <textdomain@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14940>
  401524:	ldr	x17, [x16, #240]
  401528:	add	x16, x16, #0xf0
  40152c:	br	x17

0000000000401530 <getopt_long@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14940>
  401534:	ldr	x17, [x16, #248]
  401538:	add	x16, x16, #0xf8
  40153c:	br	x17

0000000000401540 <strcmp@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14940>
  401544:	ldr	x17, [x16, #256]
  401548:	add	x16, x16, #0x100
  40154c:	br	x17

0000000000401550 <warn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14940>
  401554:	ldr	x17, [x16, #264]
  401558:	add	x16, x16, #0x108
  40155c:	br	x17

0000000000401560 <__ctype_b_loc@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14940>
  401564:	ldr	x17, [x16, #272]
  401568:	add	x16, x16, #0x110
  40156c:	br	x17

0000000000401570 <strtol@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14940>
  401574:	ldr	x17, [x16, #280]
  401578:	add	x16, x16, #0x118
  40157c:	br	x17

0000000000401580 <free@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14940>
  401584:	ldr	x17, [x16, #288]
  401588:	add	x16, x16, #0x120
  40158c:	br	x17

0000000000401590 <vasprintf@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14940>
  401594:	ldr	x17, [x16, #296]
  401598:	add	x16, x16, #0x128
  40159c:	br	x17

00000000004015a0 <strndup@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015a4:	ldr	x17, [x16, #304]
  4015a8:	add	x16, x16, #0x130
  4015ac:	br	x17

00000000004015b0 <strspn@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015b4:	ldr	x17, [x16, #312]
  4015b8:	add	x16, x16, #0x138
  4015bc:	br	x17

00000000004015c0 <strchr@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015c4:	ldr	x17, [x16, #320]
  4015c8:	add	x16, x16, #0x140
  4015cc:	br	x17

00000000004015d0 <fflush@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015d4:	ldr	x17, [x16, #328]
  4015d8:	add	x16, x16, #0x148
  4015dc:	br	x17

00000000004015e0 <warnx@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015e4:	ldr	x17, [x16, #336]
  4015e8:	add	x16, x16, #0x150
  4015ec:	br	x17

00000000004015f0 <read@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015f4:	ldr	x17, [x16, #344]
  4015f8:	add	x16, x16, #0x158
  4015fc:	br	x17

0000000000401600 <__fxstat@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14940>
  401604:	ldr	x17, [x16, #352]
  401608:	add	x16, x16, #0x160
  40160c:	br	x17

0000000000401610 <dcgettext@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14940>
  401614:	ldr	x17, [x16, #360]
  401618:	add	x16, x16, #0x168
  40161c:	br	x17

0000000000401620 <errx@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14940>
  401624:	ldr	x17, [x16, #368]
  401628:	add	x16, x16, #0x170
  40162c:	br	x17

0000000000401630 <strcspn@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14940>
  401634:	ldr	x17, [x16, #376]
  401638:	add	x16, x16, #0x178
  40163c:	br	x17

0000000000401640 <printf@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14940>
  401644:	ldr	x17, [x16, #384]
  401648:	add	x16, x16, #0x180
  40164c:	br	x17

0000000000401650 <__assert_fail@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14940>
  401654:	ldr	x17, [x16, #392]
  401658:	add	x16, x16, #0x188
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14940>
  401664:	ldr	x17, [x16, #400]
  401668:	add	x16, x16, #0x190
  40166c:	br	x17

0000000000401670 <__xstat@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14940>
  401674:	ldr	x17, [x16, #408]
  401678:	add	x16, x16, #0x198
  40167c:	br	x17

0000000000401680 <fprintf@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14940>
  401684:	ldr	x17, [x16, #416]
  401688:	add	x16, x16, #0x1a0
  40168c:	br	x17

0000000000401690 <err@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14940>
  401694:	ldr	x17, [x16, #424]
  401698:	add	x16, x16, #0x1a8
  40169c:	br	x17

00000000004016a0 <ioctl@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4016a4:	ldr	x17, [x16, #432]
  4016a8:	add	x16, x16, #0x1b0
  4016ac:	br	x17

00000000004016b0 <setlocale@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4016b4:	ldr	x17, [x16, #440]
  4016b8:	add	x16, x16, #0x1b8
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4016c4:	ldr	x17, [x16, #448]
  4016c8:	add	x16, x16, #0x1c0
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	mov	x29, #0x0                   	// #0
  4016d4:	mov	x30, #0x0                   	// #0
  4016d8:	mov	x5, x0
  4016dc:	ldr	x1, [sp]
  4016e0:	add	x2, sp, #0x8
  4016e4:	mov	x6, sp
  4016e8:	movz	x0, #0x0, lsl #48
  4016ec:	movk	x0, #0x0, lsl #32
  4016f0:	movk	x0, #0x40, lsl #16
  4016f4:	movk	x0, #0x197c
  4016f8:	movz	x3, #0x0, lsl #48
  4016fc:	movk	x3, #0x0, lsl #32
  401700:	movk	x3, #0x40, lsl #16
  401704:	movk	x3, #0x46b0
  401708:	movz	x4, #0x0, lsl #48
  40170c:	movk	x4, #0x0, lsl #32
  401710:	movk	x4, #0x40, lsl #16
  401714:	movk	x4, #0x4730
  401718:	bl	401490 <__libc_start_main@plt>
  40171c:	bl	401510 <abort@plt>
  401720:	adrp	x0, 415000 <ferror@plt+0x13940>
  401724:	ldr	x0, [x0, #4064]
  401728:	cbz	x0, 401730 <ferror@plt+0x70>
  40172c:	b	4014f0 <__gmon_start__@plt>
  401730:	ret
  401734:	adrp	x0, 416000 <ferror@plt+0x14940>
  401738:	add	x0, x0, #0x1e0
  40173c:	adrp	x1, 416000 <ferror@plt+0x14940>
  401740:	add	x1, x1, #0x1e0
  401744:	cmp	x0, x1
  401748:	b.eq	40177c <ferror@plt+0xbc>  // b.none
  40174c:	stp	x29, x30, [sp, #-32]!
  401750:	mov	x29, sp
  401754:	adrp	x0, 404000 <ferror@plt+0x2940>
  401758:	ldr	x0, [x0, #1888]
  40175c:	str	x0, [sp, #24]
  401760:	mov	x1, x0
  401764:	cbz	x1, 401774 <ferror@plt+0xb4>
  401768:	adrp	x0, 416000 <ferror@plt+0x14940>
  40176c:	add	x0, x0, #0x1e0
  401770:	blr	x1
  401774:	ldp	x29, x30, [sp], #32
  401778:	ret
  40177c:	ret
  401780:	adrp	x0, 416000 <ferror@plt+0x14940>
  401784:	add	x0, x0, #0x1e0
  401788:	adrp	x1, 416000 <ferror@plt+0x14940>
  40178c:	add	x1, x1, #0x1e0
  401790:	sub	x0, x0, x1
  401794:	lsr	x1, x0, #63
  401798:	add	x0, x1, x0, asr #3
  40179c:	cmp	xzr, x0, asr #1
  4017a0:	b.eq	4017d8 <ferror@plt+0x118>  // b.none
  4017a4:	stp	x29, x30, [sp, #-32]!
  4017a8:	mov	x29, sp
  4017ac:	asr	x1, x0, #1
  4017b0:	adrp	x0, 404000 <ferror@plt+0x2940>
  4017b4:	ldr	x0, [x0, #1896]
  4017b8:	str	x0, [sp, #24]
  4017bc:	mov	x2, x0
  4017c0:	cbz	x2, 4017d0 <ferror@plt+0x110>
  4017c4:	adrp	x0, 416000 <ferror@plt+0x14940>
  4017c8:	add	x0, x0, #0x1e0
  4017cc:	blr	x2
  4017d0:	ldp	x29, x30, [sp], #32
  4017d4:	ret
  4017d8:	ret
  4017dc:	adrp	x0, 416000 <ferror@plt+0x14940>
  4017e0:	ldrb	w0, [x0, #520]
  4017e4:	cbnz	w0, 401808 <ferror@plt+0x148>
  4017e8:	stp	x29, x30, [sp, #-16]!
  4017ec:	mov	x29, sp
  4017f0:	bl	401734 <ferror@plt+0x74>
  4017f4:	adrp	x0, 416000 <ferror@plt+0x14940>
  4017f8:	mov	w1, #0x1                   	// #1
  4017fc:	strb	w1, [x0, #520]
  401800:	ldp	x29, x30, [sp], #16
  401804:	ret
  401808:	ret
  40180c:	stp	x29, x30, [sp, #-16]!
  401810:	mov	x29, sp
  401814:	bl	401780 <ferror@plt+0xc0>
  401818:	ldp	x29, x30, [sp], #16
  40181c:	ret
  401820:	stp	x29, x30, [sp, #-16]!
  401824:	mov	x29, sp
  401828:	cbz	x0, 40183c <ferror@plt+0x17c>
  40182c:	bl	4014d0 <strdup@plt>
  401830:	cbz	x0, 40185c <ferror@plt+0x19c>
  401834:	ldp	x29, x30, [sp], #16
  401838:	ret
  40183c:	adrp	x3, 404000 <ferror@plt+0x2940>
  401840:	add	x3, x3, #0xd50
  401844:	mov	w2, #0x4a                  	// #74
  401848:	adrp	x1, 404000 <ferror@plt+0x2940>
  40184c:	add	x1, x1, #0x770
  401850:	adrp	x0, 404000 <ferror@plt+0x2940>
  401854:	add	x0, x0, #0x788
  401858:	bl	401650 <__assert_fail@plt>
  40185c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401860:	add	x1, x1, #0x790
  401864:	mov	w0, #0x1                   	// #1
  401868:	bl	401690 <err@plt>
  40186c:	stp	x29, x30, [sp, #-32]!
  401870:	mov	x29, sp
  401874:	stp	x19, x20, [sp, #16]
  401878:	adrp	x0, 416000 <ferror@plt+0x14940>
  40187c:	ldr	x20, [x0, #504]
  401880:	bl	401660 <__errno_location@plt>
  401884:	mov	x19, x0
  401888:	str	wzr, [x0]
  40188c:	mov	x0, x20
  401890:	bl	4016c0 <ferror@plt>
  401894:	cbz	w0, 4018dc <ferror@plt+0x21c>
  401898:	ldr	w0, [x19]
  40189c:	cmp	w0, #0x9
  4018a0:	b.eq	4018ac <ferror@plt+0x1ec>  // b.none
  4018a4:	cmp	w0, #0x20
  4018a8:	b.ne	401908 <ferror@plt+0x248>  // b.any
  4018ac:	adrp	x0, 416000 <ferror@plt+0x14940>
  4018b0:	ldr	x20, [x0, #480]
  4018b4:	str	wzr, [x19]
  4018b8:	mov	x0, x20
  4018bc:	bl	4016c0 <ferror@plt>
  4018c0:	cbz	w0, 401948 <ferror@plt+0x288>
  4018c4:	ldr	w0, [x19]
  4018c8:	cmp	w0, #0x9
  4018cc:	b.ne	401974 <ferror@plt+0x2b4>  // b.any
  4018d0:	ldp	x19, x20, [sp, #16]
  4018d4:	ldp	x29, x30, [sp], #32
  4018d8:	ret
  4018dc:	mov	x0, x20
  4018e0:	bl	4015d0 <fflush@plt>
  4018e4:	cbnz	w0, 401898 <ferror@plt+0x1d8>
  4018e8:	mov	x0, x20
  4018ec:	bl	401410 <fileno@plt>
  4018f0:	tbnz	w0, #31, 401898 <ferror@plt+0x1d8>
  4018f4:	bl	4013a0 <dup@plt>
  4018f8:	tbnz	w0, #31, 401898 <ferror@plt+0x1d8>
  4018fc:	bl	4014e0 <close@plt>
  401900:	cbz	w0, 4018ac <ferror@plt+0x1ec>
  401904:	b	401898 <ferror@plt+0x1d8>
  401908:	cbz	w0, 40192c <ferror@plt+0x26c>
  40190c:	mov	w2, #0x5                   	// #5
  401910:	adrp	x1, 404000 <ferror@plt+0x2940>
  401914:	add	x1, x1, #0x7a8
  401918:	mov	x0, #0x0                   	// #0
  40191c:	bl	401610 <dcgettext@plt>
  401920:	bl	401550 <warn@plt>
  401924:	mov	w0, #0x1                   	// #1
  401928:	bl	401350 <_exit@plt>
  40192c:	mov	w2, #0x5                   	// #5
  401930:	adrp	x1, 404000 <ferror@plt+0x2940>
  401934:	add	x1, x1, #0x7a8
  401938:	mov	x0, #0x0                   	// #0
  40193c:	bl	401610 <dcgettext@plt>
  401940:	bl	4015e0 <warnx@plt>
  401944:	b	401924 <ferror@plt+0x264>
  401948:	mov	x0, x20
  40194c:	bl	4015d0 <fflush@plt>
  401950:	cbnz	w0, 4018c4 <ferror@plt+0x204>
  401954:	mov	x0, x20
  401958:	bl	401410 <fileno@plt>
  40195c:	tbnz	w0, #31, 4018c4 <ferror@plt+0x204>
  401960:	bl	4013a0 <dup@plt>
  401964:	tbnz	w0, #31, 4018c4 <ferror@plt+0x204>
  401968:	bl	4014e0 <close@plt>
  40196c:	cbz	w0, 4018d0 <ferror@plt+0x210>
  401970:	b	4018c4 <ferror@plt+0x204>
  401974:	mov	w0, #0x1                   	// #1
  401978:	bl	401350 <_exit@plt>
  40197c:	sub	sp, sp, #0x340
  401980:	stp	x29, x30, [sp]
  401984:	mov	x29, sp
  401988:	stp	x19, x20, [sp, #16]
  40198c:	stp	x21, x22, [sp, #32]
  401990:	stp	x23, x24, [sp, #48]
  401994:	stp	x25, x26, [sp, #64]
  401998:	stp	x27, x28, [sp, #80]
  40199c:	mov	w19, w0
  4019a0:	mov	x21, x1
  4019a4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4019a8:	add	x1, x1, #0xa88
  4019ac:	mov	w0, #0x6                   	// #6
  4019b0:	bl	4016b0 <setlocale@plt>
  4019b4:	adrp	x20, 404000 <ferror@plt+0x2940>
  4019b8:	add	x20, x20, #0x7d8
  4019bc:	adrp	x1, 404000 <ferror@plt+0x2940>
  4019c0:	add	x1, x1, #0x7c0
  4019c4:	mov	x0, x20
  4019c8:	bl	401480 <bindtextdomain@plt>
  4019cc:	mov	x0, x20
  4019d0:	bl	401520 <textdomain@plt>
  4019d4:	adrp	x0, 401000 <memcpy@plt-0x340>
  4019d8:	add	x0, x0, #0x86c
  4019dc:	bl	404738 <ferror@plt+0x3078>
  4019e0:	cmp	w19, #0x1
  4019e4:	b.le	401a28 <ferror@plt+0x368>
  4019e8:	cmp	w19, #0x2
  4019ec:	b.eq	401a78 <ferror@plt+0x3b8>  // b.none
  4019f0:	mov	w27, #0x0                   	// #0
  4019f4:	mov	x24, #0x0                   	// #0
  4019f8:	adrp	x23, 404000 <ferror@plt+0x2940>
  4019fc:	add	x23, x23, #0x7b8
  401a00:	mov	x25, x23
  401a04:	adrp	x20, 404000 <ferror@plt+0x2940>
  401a08:	add	x20, x20, #0xd50
  401a0c:	add	x20, x20, #0x8
  401a10:	adrp	x22, 404000 <ferror@plt+0x2940>
  401a14:	add	x22, x22, #0xac0
  401a18:	mov	w28, #0x1                   	// #1
  401a1c:	adrp	x26, 404000 <ferror@plt+0x2940>
  401a20:	add	x26, x26, #0x858
  401a24:	b	401b5c <ferror@plt+0x49c>
  401a28:	mov	w2, #0x5                   	// #5
  401a2c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401a30:	add	x1, x1, #0x7e8
  401a34:	mov	x0, #0x0                   	// #0
  401a38:	bl	401610 <dcgettext@plt>
  401a3c:	bl	4015e0 <warnx@plt>
  401a40:	adrp	x0, 416000 <ferror@plt+0x14940>
  401a44:	ldr	x19, [x0, #480]
  401a48:	mov	w2, #0x5                   	// #5
  401a4c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401a50:	add	x1, x1, #0x800
  401a54:	mov	x0, #0x0                   	// #0
  401a58:	bl	401610 <dcgettext@plt>
  401a5c:	adrp	x1, 416000 <ferror@plt+0x14940>
  401a60:	ldr	x2, [x1, #512]
  401a64:	mov	x1, x0
  401a68:	mov	x0, x19
  401a6c:	bl	401680 <fprintf@plt>
  401a70:	mov	w0, #0x1                   	// #1
  401a74:	bl	401390 <exit@plt>
  401a78:	adrp	x1, 404000 <ferror@plt+0x2940>
  401a7c:	add	x1, x1, #0x828
  401a80:	ldr	x0, [x21, #8]
  401a84:	bl	401540 <strcmp@plt>
  401a88:	cbz	w0, 401aa4 <ferror@plt+0x3e4>
  401a8c:	mov	w27, #0x0                   	// #0
  401a90:	mov	x24, #0x0                   	// #0
  401a94:	adrp	x23, 404000 <ferror@plt+0x2940>
  401a98:	add	x23, x23, #0x7b8
  401a9c:	mov	x25, x23
  401aa0:	b	401a04 <ferror@plt+0x344>
  401aa4:	mov	w2, #0x5                   	// #5
  401aa8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401aac:	add	x1, x1, #0x830
  401ab0:	mov	x0, #0x0                   	// #0
  401ab4:	bl	401610 <dcgettext@plt>
  401ab8:	adrp	x2, 404000 <ferror@plt+0x2940>
  401abc:	add	x2, x2, #0x840
  401ac0:	adrp	x1, 416000 <ferror@plt+0x14940>
  401ac4:	ldr	x1, [x1, #512]
  401ac8:	bl	401640 <printf@plt>
  401acc:	mov	w0, #0x0                   	// #0
  401ad0:	bl	401390 <exit@plt>
  401ad4:	cmp	w0, #0x46
  401ad8:	b.ne	401d20 <ferror@plt+0x660>  // b.any
  401adc:	adrp	x0, 416000 <ferror@plt+0x14940>
  401ae0:	ldr	x23, [x0, #488]
  401ae4:	mov	x0, x23
  401ae8:	bl	401370 <strlen@plt>
  401aec:	sub	w0, w0, #0x1
  401af0:	cmp	w0, #0x5
  401af4:	b.hi	401c10 <ferror@plt+0x550>  // b.pmore
  401af8:	mov	x0, x23
  401afc:	bl	401820 <ferror@plt+0x160>
  401b00:	mov	x23, x0
  401b04:	b	401b5c <ferror@plt+0x49c>
  401b08:	cmp	w0, #0x76
  401b0c:	b.eq	401d58 <ferror@plt+0x698>  // b.none
  401b10:	b.le	401b4c <ferror@plt+0x48c>
  401b14:	cmp	w0, #0x80
  401b18:	b.ne	401d20 <ferror@plt+0x660>  // b.any
  401b1c:	mov	w2, #0x5                   	// #5
  401b20:	adrp	x1, 404000 <ferror@plt+0x2940>
  401b24:	add	x1, x1, #0x830
  401b28:	mov	x0, #0x0                   	// #0
  401b2c:	bl	401610 <dcgettext@plt>
  401b30:	adrp	x2, 404000 <ferror@plt+0x2940>
  401b34:	add	x2, x2, #0x840
  401b38:	adrp	x1, 416000 <ferror@plt+0x14940>
  401b3c:	ldr	x1, [x1, #512]
  401b40:	bl	401640 <printf@plt>
  401b44:	mov	w0, #0x0                   	// #0
  401b48:	bl	401390 <exit@plt>
  401b4c:	cmp	w0, #0x68
  401b50:	b.eq	401c30 <ferror@plt+0x570>  // b.none
  401b54:	cmp	w0, #0x6c
  401b58:	b.ne	401d20 <ferror@plt+0x660>  // b.any
  401b5c:	mov	x4, #0x0                   	// #0
  401b60:	mov	x3, x20
  401b64:	mov	x2, x22
  401b68:	mov	x1, x21
  401b6c:	mov	w0, w19
  401b70:	bl	401530 <getopt_long@plt>
  401b74:	cmn	w0, #0x1
  401b78:	b.eq	401d60 <ferror@plt+0x6a0>  // b.none
  401b7c:	cmp	w0, #0x63
  401b80:	b.eq	401b5c <ferror@plt+0x49c>  // b.none
  401b84:	b.gt	401b08 <ferror@plt+0x448>
  401b88:	cmp	w0, #0x4e
  401b8c:	b.eq	401bc4 <ferror@plt+0x504>  // b.none
  401b90:	cmp	w0, #0x56
  401b94:	b.ne	401ad4 <ferror@plt+0x414>  // b.any
  401b98:	adrp	x0, 416000 <ferror@plt+0x14940>
  401b9c:	ldr	x25, [x0, #488]
  401ba0:	mov	x0, x25
  401ba4:	bl	401370 <strlen@plt>
  401ba8:	sub	w0, w0, #0x1
  401bac:	cmp	w0, #0x5
  401bb0:	b.hi	401bf0 <ferror@plt+0x530>  // b.pmore
  401bb4:	mov	x0, x25
  401bb8:	bl	401820 <ferror@plt+0x160>
  401bbc:	mov	x25, x0
  401bc0:	b	401b5c <ferror@plt+0x49c>
  401bc4:	adrp	x0, 416000 <ferror@plt+0x14940>
  401bc8:	ldr	x24, [x0, #488]
  401bcc:	mov	w2, #0x5                   	// #5
  401bd0:	mov	x1, x26
  401bd4:	mov	x0, #0x0                   	// #0
  401bd8:	bl	401610 <dcgettext@plt>
  401bdc:	mov	x1, x0
  401be0:	mov	x0, x24
  401be4:	bl	4036bc <ferror@plt+0x1ffc>
  401be8:	mov	x24, x0
  401bec:	b	401b5c <ferror@plt+0x49c>
  401bf0:	mov	w2, #0x5                   	// #5
  401bf4:	adrp	x1, 404000 <ferror@plt+0x2940>
  401bf8:	add	x1, x1, #0x878
  401bfc:	mov	x0, #0x0                   	// #0
  401c00:	bl	401610 <dcgettext@plt>
  401c04:	mov	x1, x0
  401c08:	mov	w0, #0x1                   	// #1
  401c0c:	bl	401620 <errx@plt>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c18:	add	x1, x1, #0x890
  401c1c:	mov	x0, #0x0                   	// #0
  401c20:	bl	401610 <dcgettext@plt>
  401c24:	mov	x1, x0
  401c28:	mov	w0, #0x1                   	// #1
  401c2c:	bl	401620 <errx@plt>
  401c30:	adrp	x0, 416000 <ferror@plt+0x14940>
  401c34:	ldr	x19, [x0, #504]
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c40:	add	x1, x1, #0x8a8
  401c44:	mov	x0, #0x0                   	// #0
  401c48:	bl	401610 <dcgettext@plt>
  401c4c:	adrp	x1, 416000 <ferror@plt+0x14940>
  401c50:	ldr	x2, [x1, #512]
  401c54:	mov	x1, x0
  401c58:	mov	x0, x19
  401c5c:	bl	401680 <fprintf@plt>
  401c60:	mov	x1, x19
  401c64:	mov	w0, #0xa                   	// #10
  401c68:	bl	4013d0 <fputc@plt>
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c74:	add	x1, x1, #0x8d8
  401c78:	mov	x0, #0x0                   	// #0
  401c7c:	bl	401610 <dcgettext@plt>
  401c80:	mov	x1, x19
  401c84:	bl	401380 <fputs@plt>
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c90:	add	x1, x1, #0x8f8
  401c94:	mov	x0, #0x0                   	// #0
  401c98:	bl	401610 <dcgettext@plt>
  401c9c:	mov	x1, x0
  401ca0:	mov	x0, x19
  401ca4:	bl	401680 <fprintf@plt>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 404000 <ferror@plt+0x2940>
  401cb0:	add	x1, x1, #0xa30
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	bl	401610 <dcgettext@plt>
  401cbc:	mov	x19, x0
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	adrp	x1, 404000 <ferror@plt+0x2940>
  401cc8:	add	x1, x1, #0xa48
  401ccc:	mov	x0, #0x0                   	// #0
  401cd0:	bl	401610 <dcgettext@plt>
  401cd4:	mov	x4, x0
  401cd8:	adrp	x3, 404000 <ferror@plt+0x2940>
  401cdc:	add	x3, x3, #0xa58
  401ce0:	mov	x2, x19
  401ce4:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ce8:	add	x1, x1, #0xa68
  401cec:	adrp	x0, 404000 <ferror@plt+0x2940>
  401cf0:	add	x0, x0, #0xa78
  401cf4:	bl	401640 <printf@plt>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d00:	add	x1, x1, #0xa90
  401d04:	mov	x0, #0x0                   	// #0
  401d08:	bl	401610 <dcgettext@plt>
  401d0c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d10:	add	x1, x1, #0xab0
  401d14:	bl	401640 <printf@plt>
  401d18:	mov	w0, #0x0                   	// #0
  401d1c:	bl	401390 <exit@plt>
  401d20:	adrp	x0, 416000 <ferror@plt+0x14940>
  401d24:	ldr	x19, [x0, #480]
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d30:	add	x1, x1, #0x800
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	bl	401610 <dcgettext@plt>
  401d3c:	adrp	x1, 416000 <ferror@plt+0x14940>
  401d40:	ldr	x2, [x1, #512]
  401d44:	mov	x1, x0
  401d48:	mov	x0, x19
  401d4c:	bl	401680 <fprintf@plt>
  401d50:	mov	w0, #0x1                   	// #1
  401d54:	bl	401390 <exit@plt>
  401d58:	mov	w27, w28
  401d5c:	b	401b5c <ferror@plt+0x49c>
  401d60:	adrp	x0, 416000 <ferror@plt+0x14940>
  401d64:	ldr	w0, [x0, #496]
  401d68:	cmp	w0, w19
  401d6c:	b.eq	402034 <ferror@plt+0x974>  // b.none
  401d70:	add	w2, w0, #0x1
  401d74:	adrp	x1, 416000 <ferror@plt+0x14940>
  401d78:	str	w2, [x1, #496]
  401d7c:	ldr	x22, [x21, w0, sxtw #3]
  401d80:	add	x2, sp, #0x68
  401d84:	mov	x1, x22
  401d88:	mov	w0, #0x0                   	// #0
  401d8c:	bl	401670 <__xstat@plt>
  401d90:	tbnz	w0, #31, 402084 <ferror@plt+0x9c4>
  401d94:	mov	w2, #0x2                   	// #2
  401d98:	mov	x1, x22
  401d9c:	add	x0, sp, #0x68
  401da0:	bl	402734 <ferror@plt+0x1074>
  401da4:	mov	w20, w0
  401da8:	tbnz	w0, #31, 4020a8 <ferror@plt+0x9e8>
  401dac:	adrp	x0, 416000 <ferror@plt+0x14940>
  401db0:	ldr	w0, [x0, #496]
  401db4:	sub	w1, w19, #0x1
  401db8:	cmp	w1, w0
  401dbc:	b.eq	4020cc <ferror@plt+0xa0c>  // b.none
  401dc0:	cmp	w0, w19
  401dc4:	b.ne	402114 <ferror@plt+0xa54>  // b.any
  401dc8:	add	x1, sp, #0x338
  401dcc:	mov	w0, w20
  401dd0:	bl	402680 <ferror@plt+0xfc0>
  401dd4:	cmn	w0, #0x1
  401dd8:	b.eq	402164 <ferror@plt+0xaa4>  // b.none
  401ddc:	cbnz	x24, 4021c4 <ferror@plt+0xb04>
  401de0:	ldr	x24, [sp, #824]
  401de4:	mov	x0, #0x320                 	// #800
  401de8:	udiv	x24, x24, x0
  401dec:	lsl	x24, x24, #3
  401df0:	cmp	x24, #0x200
  401df4:	mov	x0, #0x200                 	// #512
  401df8:	csel	x24, x24, x0, le
  401dfc:	cmp	x24, #0x30
  401e00:	mov	x0, #0x30                  	// #48
  401e04:	csel	x24, x24, x0, ge  // ge = tcont
  401e08:	mov	x21, x24
  401e0c:	lsl	x28, x24, #6
  401e10:	add	x0, x28, #0x1ff
  401e14:	lsr	x26, x0, #9
  401e18:	ldr	x19, [sp, #824]
  401e1c:	sub	x1, x19, #0x1
  401e20:	sub	x0, x1, x0, lsr #9
  401e24:	cmp	x0, #0x1f
  401e28:	b.ls	4021ec <ferror@plt+0xb2c>  // b.plast
  401e2c:	mov	x2, #0x200                 	// #512
  401e30:	mov	w1, #0x0                   	// #0
  401e34:	add	x0, sp, #0x138
  401e38:	bl	4014b0 <memset@plt>
  401e3c:	mov	w0, #0xface                	// #64206
  401e40:	movk	w0, #0x1bad, lsl #16
  401e44:	str	w0, [sp, #312]
  401e48:	add	w28, w28, #0x200
  401e4c:	str	w28, [sp, #316]
  401e50:	lsl	w0, w19, #9
  401e54:	sub	w0, w0, #0x1
  401e58:	str	w0, [sp, #320]
  401e5c:	mov	w0, #0xffffffff            	// #-1
  401e60:	str	w0, [sp, #336]
  401e64:	str	w0, [sp, #332]
  401e68:	str	w0, [sp, #328]
  401e6c:	str	w0, [sp, #324]
  401e70:	ldr	w0, [x23]
  401e74:	str	w0, [sp, #340]
  401e78:	ldrh	w0, [x23, #4]
  401e7c:	strh	w0, [sp, #344]
  401e80:	ldr	w0, [x25]
  401e84:	add	x1, sp, #0x200
  401e88:	stur	w0, [x1, #-166]
  401e8c:	ldrh	w0, [x25, #4]
  401e90:	strh	w0, [sp, #350]
  401e94:	cbnz	w27, 402210 <ferror@plt+0xb50>
  401e98:	mov	x2, #0x200                 	// #512
  401e9c:	add	x1, sp, #0x138
  401ea0:	mov	w0, w20
  401ea4:	bl	401500 <write@plt>
  401ea8:	cmp	x0, #0x200
  401eac:	b.ne	40237c <ferror@plt+0xcbc>  // b.any
  401eb0:	stp	xzr, xzr, [sp, #248]
  401eb4:	add	x0, sp, #0x200
  401eb8:	stp	xzr, xzr, [x0, #-248]
  401ebc:	stp	xzr, xzr, [x0, #-232]
  401ec0:	stp	xzr, xzr, [x0, #-216]
  401ec4:	mov	w0, #0x2                   	// #2
  401ec8:	strh	w0, [sp, #248]
  401ecc:	add	w0, w26, #0x1
  401ed0:	str	w0, [sp, #252]
  401ed4:	lsl	x1, x21, #4
  401ed8:	sub	x1, x1, #0x1
  401edc:	lsr	x1, x1, #9
  401ee0:	add	w1, w0, w1
  401ee4:	str	w1, [sp, #256]
  401ee8:	lsl	w0, w0, #9
  401eec:	add	w0, w0, #0x1f
  401ef0:	str	w0, [sp, #260]
  401ef4:	mov	w0, #0x2                   	// #2
  401ef8:	str	w0, [sp, #264]
  401efc:	mov	w1, #0x41ed                	// #16877
  401f00:	str	w1, [sp, #268]
  401f04:	mov	w1, #0x1                   	// #1
  401f08:	str	w1, [sp, #276]
  401f0c:	str	w0, [sp, #280]
  401f10:	add	x0, sp, #0x60
  401f14:	bl	401430 <time@plt>
  401f18:	ldr	x0, [sp, #96]
  401f1c:	str	w0, [sp, #284]
  401f20:	str	w0, [sp, #288]
  401f24:	str	w0, [sp, #292]
  401f28:	mov	x2, #0x40                  	// #64
  401f2c:	add	x1, sp, #0xf8
  401f30:	mov	w0, w20
  401f34:	bl	401500 <write@plt>
  401f38:	cmp	x0, #0x40
  401f3c:	b.ne	40239c <ferror@plt+0xcdc>  // b.any
  401f40:	stp	xzr, xzr, [sp, #248]
  401f44:	add	x0, sp, #0x200
  401f48:	stp	xzr, xzr, [x0, #-248]
  401f4c:	stp	xzr, xzr, [x0, #-232]
  401f50:	stp	xzr, xzr, [x0, #-216]
  401f54:	cmp	x24, #0x1
  401f58:	b.le	401f8c <ferror@plt+0x8cc>
  401f5c:	sub	x21, x21, #0x1
  401f60:	mov	x19, #0x0                   	// #0
  401f64:	mov	x23, #0x40                  	// #64
  401f68:	mov	x2, x23
  401f6c:	add	x1, sp, #0xf8
  401f70:	mov	w0, w20
  401f74:	bl	401500 <write@plt>
  401f78:	cmp	x0, #0x40
  401f7c:	b.ne	4023bc <ferror@plt+0xcfc>  // b.any
  401f80:	add	x19, x19, #0x1
  401f84:	cmp	x21, x19
  401f88:	b.ne	401f68 <ferror@plt+0x8a8>  // b.any
  401f8c:	add	x1, x26, #0x1
  401f90:	mov	w2, #0x0                   	// #0
  401f94:	lsl	x1, x1, #9
  401f98:	mov	w0, w20
  401f9c:	bl	4013e0 <lseek@plt>
  401fa0:	cmn	x0, #0x1
  401fa4:	b.eq	4023dc <ferror@plt+0xd1c>  // b.none
  401fa8:	stp	xzr, xzr, [sp, #232]
  401fac:	mov	w0, #0x2                   	// #2
  401fb0:	strh	w0, [sp, #232]
  401fb4:	mov	w0, #0x2e                  	// #46
  401fb8:	strb	w0, [sp, #234]
  401fbc:	mov	x2, #0x10                  	// #16
  401fc0:	add	x1, sp, #0xe8
  401fc4:	mov	w0, w20
  401fc8:	bl	401500 <write@plt>
  401fcc:	cmp	x0, #0x10
  401fd0:	b.ne	4023fc <ferror@plt+0xd3c>  // b.any
  401fd4:	mov	w0, #0x2e2e                	// #11822
  401fd8:	strh	w0, [sp, #234]
  401fdc:	mov	x2, #0x10                  	// #16
  401fe0:	add	x1, sp, #0xe8
  401fe4:	mov	w0, w20
  401fe8:	bl	401500 <write@plt>
  401fec:	cmp	x0, #0x10
  401ff0:	b.ne	40241c <ferror@plt+0xd5c>  // b.any
  401ff4:	mov	w0, w20
  401ff8:	bl	401420 <fsync@plt>
  401ffc:	mov	w19, w0
  402000:	mov	w0, w20
  402004:	bl	4014e0 <close@plt>
  402008:	orr	w19, w19, w0
  40200c:	cbnz	w19, 40243c <ferror@plt+0xd7c>
  402010:	mov	w0, #0x0                   	// #0
  402014:	ldp	x19, x20, [sp, #16]
  402018:	ldp	x21, x22, [sp, #32]
  40201c:	ldp	x23, x24, [sp, #48]
  402020:	ldp	x25, x26, [sp, #64]
  402024:	ldp	x27, x28, [sp, #80]
  402028:	ldp	x29, x30, [sp]
  40202c:	add	sp, sp, #0x340
  402030:	ret
  402034:	mov	w2, #0x5                   	// #5
  402038:	adrp	x1, 404000 <ferror@plt+0x2940>
  40203c:	add	x1, x1, #0xad0
  402040:	mov	x0, #0x0                   	// #0
  402044:	bl	401610 <dcgettext@plt>
  402048:	bl	4015e0 <warnx@plt>
  40204c:	adrp	x0, 416000 <ferror@plt+0x14940>
  402050:	ldr	x19, [x0, #480]
  402054:	mov	w2, #0x5                   	// #5
  402058:	adrp	x1, 404000 <ferror@plt+0x2940>
  40205c:	add	x1, x1, #0x800
  402060:	mov	x0, #0x0                   	// #0
  402064:	bl	401610 <dcgettext@plt>
  402068:	adrp	x1, 416000 <ferror@plt+0x14940>
  40206c:	ldr	x2, [x1, #512]
  402070:	mov	x1, x0
  402074:	mov	x0, x19
  402078:	bl	401680 <fprintf@plt>
  40207c:	mov	w0, #0x1                   	// #1
  402080:	bl	401390 <exit@plt>
  402084:	mov	w2, #0x5                   	// #5
  402088:	adrp	x1, 404000 <ferror@plt+0x2940>
  40208c:	add	x1, x1, #0xae8
  402090:	mov	x0, #0x0                   	// #0
  402094:	bl	401610 <dcgettext@plt>
  402098:	mov	x2, x22
  40209c:	mov	x1, x0
  4020a0:	mov	w0, #0x1                   	// #1
  4020a4:	bl	401690 <err@plt>
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	adrp	x1, 404000 <ferror@plt+0x2940>
  4020b0:	add	x1, x1, #0xb00
  4020b4:	mov	x0, #0x0                   	// #0
  4020b8:	bl	401610 <dcgettext@plt>
  4020bc:	mov	x2, x22
  4020c0:	mov	x1, x0
  4020c4:	mov	w0, #0x1                   	// #1
  4020c8:	bl	401690 <err@plt>
  4020cc:	ldr	x19, [x21, w0, sxtw #3]
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4020d8:	add	x1, x1, #0xb10
  4020dc:	mov	x0, #0x0                   	// #0
  4020e0:	bl	401610 <dcgettext@plt>
  4020e4:	mov	x1, x0
  4020e8:	mov	x0, x19
  4020ec:	bl	4035dc <ferror@plt+0x1f1c>
  4020f0:	mov	x19, x0
  4020f4:	add	x1, sp, #0x338
  4020f8:	mov	w0, w20
  4020fc:	bl	402680 <ferror@plt+0xfc0>
  402100:	cmn	w0, #0x1
  402104:	b.ne	402188 <ferror@plt+0xac8>  // b.any
  402108:	cbz	x19, 402164 <ferror@plt+0xaa4>
  40210c:	str	x19, [sp, #824]
  402110:	b	401ddc <ferror@plt+0x71c>
  402114:	mov	w2, #0x5                   	// #5
  402118:	adrp	x1, 404000 <ferror@plt+0x2940>
  40211c:	add	x1, x1, #0xb28
  402120:	mov	x0, #0x0                   	// #0
  402124:	bl	401610 <dcgettext@plt>
  402128:	bl	4015e0 <warnx@plt>
  40212c:	adrp	x0, 416000 <ferror@plt+0x14940>
  402130:	ldr	x19, [x0, #480]
  402134:	mov	w2, #0x5                   	// #5
  402138:	adrp	x1, 404000 <ferror@plt+0x2940>
  40213c:	add	x1, x1, #0x800
  402140:	mov	x0, #0x0                   	// #0
  402144:	bl	401610 <dcgettext@plt>
  402148:	adrp	x1, 416000 <ferror@plt+0x14940>
  40214c:	ldr	x2, [x1, #512]
  402150:	mov	x1, x0
  402154:	mov	x0, x19
  402158:	bl	401680 <fprintf@plt>
  40215c:	mov	w0, #0x1                   	// #1
  402160:	bl	401390 <exit@plt>
  402164:	mov	w2, #0x5                   	// #5
  402168:	adrp	x1, 404000 <ferror@plt+0x2940>
  40216c:	add	x1, x1, #0xb38
  402170:	mov	x0, #0x0                   	// #0
  402174:	bl	401610 <dcgettext@plt>
  402178:	mov	x2, x22
  40217c:	mov	x1, x0
  402180:	mov	w0, #0x1                   	// #1
  402184:	bl	401690 <err@plt>
  402188:	cbz	x19, 401ddc <ferror@plt+0x71c>
  40218c:	ldr	x0, [sp, #824]
  402190:	cmp	x0, x19
  402194:	b.cc	4021a0 <ferror@plt+0xae0>  // b.lo, b.ul, b.last
  402198:	str	x19, [sp, #824]
  40219c:	b	401ddc <ferror@plt+0x71c>
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4021a8:	add	x1, x1, #0xb50
  4021ac:	mov	x0, #0x0                   	// #0
  4021b0:	bl	401610 <dcgettext@plt>
  4021b4:	ldr	x2, [sp, #824]
  4021b8:	mov	x1, x0
  4021bc:	mov	w0, #0x1                   	// #1
  4021c0:	bl	401620 <errx@plt>
  4021c4:	cmp	x24, #0x200
  4021c8:	b.le	401e08 <ferror@plt+0x748>
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4021d4:	add	x1, x1, #0xb78
  4021d8:	mov	x0, #0x0                   	// #0
  4021dc:	bl	401610 <dcgettext@plt>
  4021e0:	mov	x1, x0
  4021e4:	mov	w0, #0x1                   	// #1
  4021e8:	bl	401620 <errx@plt>
  4021ec:	mov	w2, #0x5                   	// #5
  4021f0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4021f4:	add	x1, x1, #0xb98
  4021f8:	mov	x0, #0x0                   	// #0
  4021fc:	bl	401610 <dcgettext@plt>
  402200:	add	x2, x26, #0x21
  402204:	mov	x1, x0
  402208:	mov	w0, #0x1                   	// #1
  40220c:	bl	401620 <errx@plt>
  402210:	adrp	x19, 416000 <ferror@plt+0x14940>
  402214:	ldr	x27, [x19, #480]
  402218:	mov	w2, #0x5                   	// #5
  40221c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402220:	add	x1, x1, #0xbc8
  402224:	mov	x0, #0x0                   	// #0
  402228:	bl	401610 <dcgettext@plt>
  40222c:	mov	x2, x22
  402230:	mov	x1, x0
  402234:	mov	x0, x27
  402238:	bl	401680 <fprintf@plt>
  40223c:	ldr	x27, [x19, #480]
  402240:	mov	w2, #0x5                   	// #5
  402244:	adrp	x1, 404000 <ferror@plt+0x2940>
  402248:	add	x1, x1, #0xbd8
  40224c:	mov	x0, #0x0                   	// #0
  402250:	bl	401610 <dcgettext@plt>
  402254:	mov	x2, x25
  402258:	mov	x1, x0
  40225c:	mov	x0, x27
  402260:	bl	401680 <fprintf@plt>
  402264:	ldr	x25, [x19, #480]
  402268:	mov	w2, #0x5                   	// #5
  40226c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402270:	add	x1, x1, #0xbe8
  402274:	mov	x0, #0x0                   	// #0
  402278:	bl	401610 <dcgettext@plt>
  40227c:	mov	x2, x23
  402280:	mov	x1, x0
  402284:	mov	x0, x25
  402288:	bl	401680 <fprintf@plt>
  40228c:	ldr	x19, [x19, #480]
  402290:	mov	w2, #0x5                   	// #5
  402294:	adrp	x1, 404000 <ferror@plt+0x2940>
  402298:	add	x1, x1, #0xbf8
  40229c:	mov	x0, #0x0                   	// #0
  4022a0:	bl	401610 <dcgettext@plt>
  4022a4:	mov	w2, #0x200                 	// #512
  4022a8:	mov	x1, x0
  4022ac:	mov	x0, x19
  4022b0:	bl	401680 <fprintf@plt>
  4022b4:	cmp	x26, #0x1
  4022b8:	b.eq	40234c <ferror@plt+0xc8c>  // b.none
  4022bc:	adrp	x0, 416000 <ferror@plt+0x14940>
  4022c0:	ldr	x19, [x0, #480]
  4022c4:	mov	w2, #0x5                   	// #5
  4022c8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4022cc:	add	x1, x1, #0xc28
  4022d0:	mov	x0, #0x0                   	// #0
  4022d4:	bl	401610 <dcgettext@plt>
  4022d8:	mov	x3, x26
  4022dc:	mov	x2, x24
  4022e0:	mov	x1, x0
  4022e4:	mov	x0, x19
  4022e8:	bl	401680 <fprintf@plt>
  4022ec:	adrp	x19, 416000 <ferror@plt+0x14940>
  4022f0:	ldr	x23, [x19, #480]
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4022fc:	add	x1, x1, #0xc48
  402300:	mov	x0, #0x0                   	// #0
  402304:	bl	401610 <dcgettext@plt>
  402308:	ldr	x2, [sp, #824]
  40230c:	mov	x1, x0
  402310:	mov	x0, x23
  402314:	bl	401680 <fprintf@plt>
  402318:	ldr	x19, [x19, #480]
  40231c:	mov	w2, #0x5                   	// #5
  402320:	adrp	x1, 404000 <ferror@plt+0x2940>
  402324:	add	x1, x1, #0xc58
  402328:	mov	x0, #0x0                   	// #0
  40232c:	bl	401610 <dcgettext@plt>
  402330:	ldr	w3, [sp, #320]
  402334:	ldr	w2, [sp, #316]
  402338:	sub	w2, w2, #0x1
  40233c:	mov	x1, x0
  402340:	mov	x0, x19
  402344:	bl	401680 <fprintf@plt>
  402348:	b	401e98 <ferror@plt+0x7d8>
  40234c:	adrp	x0, 416000 <ferror@plt+0x14940>
  402350:	ldr	x19, [x0, #480]
  402354:	mov	w2, #0x5                   	// #5
  402358:	adrp	x1, 404000 <ferror@plt+0x2940>
  40235c:	add	x1, x1, #0xc08
  402360:	mov	x0, #0x0                   	// #0
  402364:	bl	401610 <dcgettext@plt>
  402368:	mov	x2, x24
  40236c:	mov	x1, x0
  402370:	mov	x0, x19
  402374:	bl	401680 <fprintf@plt>
  402378:	b	4022ec <ferror@plt+0xc2c>
  40237c:	mov	w2, #0x5                   	// #5
  402380:	adrp	x1, 404000 <ferror@plt+0x2940>
  402384:	add	x1, x1, #0xc78
  402388:	mov	x0, #0x0                   	// #0
  40238c:	bl	401610 <dcgettext@plt>
  402390:	mov	x1, x0
  402394:	mov	w0, #0x1                   	// #1
  402398:	bl	401690 <err@plt>
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4023a4:	add	x1, x1, #0xc98
  4023a8:	mov	x0, #0x0                   	// #0
  4023ac:	bl	401610 <dcgettext@plt>
  4023b0:	mov	x1, x0
  4023b4:	mov	w0, #0x1                   	// #1
  4023b8:	bl	401690 <err@plt>
  4023bc:	mov	w2, #0x5                   	// #5
  4023c0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4023c4:	add	x1, x1, #0xcb8
  4023c8:	mov	x0, #0x0                   	// #0
  4023cc:	bl	401610 <dcgettext@plt>
  4023d0:	mov	x1, x0
  4023d4:	mov	w0, #0x1                   	// #1
  4023d8:	bl	401690 <err@plt>
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4023e4:	add	x1, x1, #0xcd0
  4023e8:	mov	x0, #0x0                   	// #0
  4023ec:	bl	401610 <dcgettext@plt>
  4023f0:	mov	x1, x0
  4023f4:	mov	w0, #0x1                   	// #1
  4023f8:	bl	401690 <err@plt>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	adrp	x1, 404000 <ferror@plt+0x2940>
  402404:	add	x1, x1, #0xce0
  402408:	mov	x0, #0x0                   	// #0
  40240c:	bl	401610 <dcgettext@plt>
  402410:	mov	x1, x0
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401690 <err@plt>
  40241c:	mov	w2, #0x5                   	// #5
  402420:	adrp	x1, 404000 <ferror@plt+0x2940>
  402424:	add	x1, x1, #0xcf8
  402428:	mov	x0, #0x0                   	// #0
  40242c:	bl	401610 <dcgettext@plt>
  402430:	mov	x1, x0
  402434:	mov	w0, #0x1                   	// #1
  402438:	bl	401690 <err@plt>
  40243c:	mov	w2, #0x5                   	// #5
  402440:	adrp	x1, 404000 <ferror@plt+0x2940>
  402444:	add	x1, x1, #0xd10
  402448:	mov	x0, #0x0                   	// #0
  40244c:	bl	401610 <dcgettext@plt>
  402450:	mov	x2, x22
  402454:	mov	x1, x0
  402458:	mov	w0, #0x1                   	// #1
  40245c:	bl	401690 <err@plt>
  402460:	stp	x29, x30, [sp, #-48]!
  402464:	mov	x29, sp
  402468:	str	x19, [sp, #16]
  40246c:	mov	w19, w0
  402470:	mov	w2, #0x0                   	// #0
  402474:	bl	4013e0 <lseek@plt>
  402478:	tbnz	x0, #63, 4024a0 <ferror@plt+0xde0>
  40247c:	mov	x2, #0x1                   	// #1
  402480:	add	x1, sp, #0x2f
  402484:	mov	w0, w19
  402488:	bl	4015f0 <read@plt>
  40248c:	cmp	x0, #0x0
  402490:	cset	x0, gt
  402494:	ldr	x19, [sp, #16]
  402498:	ldp	x29, x30, [sp], #48
  40249c:	ret
  4024a0:	mov	x0, #0x0                   	// #0
  4024a4:	b	402494 <ferror@plt+0xdd4>
  4024a8:	stp	x29, x30, [sp, #-144]!
  4024ac:	mov	x29, sp
  4024b0:	add	x2, sp, #0x10
  4024b4:	mov	w1, w0
  4024b8:	mov	w0, #0x0                   	// #0
  4024bc:	bl	401600 <__fxstat@plt>
  4024c0:	cbnz	w0, 4024dc <ferror@plt+0xe1c>
  4024c4:	ldr	w0, [sp, #32]
  4024c8:	and	w0, w0, #0xf000
  4024cc:	cmp	w0, #0x6, lsl #12
  4024d0:	cset	w0, eq  // eq = none
  4024d4:	ldp	x29, x30, [sp], #144
  4024d8:	ret
  4024dc:	mov	w0, #0x0                   	// #0
  4024e0:	b	4024d4 <ferror@plt+0xe14>
  4024e4:	stp	x29, x30, [sp, #-64]!
  4024e8:	mov	x29, sp
  4024ec:	stp	x19, x20, [sp, #16]
  4024f0:	stp	x21, x22, [sp, #32]
  4024f4:	str	x23, [sp, #48]
  4024f8:	mov	w22, w0
  4024fc:	mov	x20, #0x0                   	// #0
  402500:	mov	x19, #0x400                 	// #1024
  402504:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  402508:	mov	x21, #0xffffffffffffffff    	// #-1
  40250c:	mov	x1, x19
  402510:	mov	w0, w22
  402514:	bl	402460 <ferror@plt+0xda0>
  402518:	cbz	x0, 402538 <ferror@plt+0xe78>
  40251c:	cmn	x19, #0x1
  402520:	b.eq	402594 <ferror@plt+0xed4>  // b.none
  402524:	lsl	x0, x19, #1
  402528:	cmp	x19, x23
  40252c:	mov	x20, x19
  402530:	csel	x19, x0, x21, ls  // ls = plast
  402534:	b	40250c <ferror@plt+0xe4c>
  402538:	sub	x0, x19, #0x1
  40253c:	cmp	x20, x0
  402540:	b.cs	402570 <ferror@plt+0xeb0>  // b.hs, b.nlast
  402544:	add	x21, x19, x20
  402548:	lsr	x21, x21, #1
  40254c:	mov	x1, x21
  402550:	mov	w0, w22
  402554:	bl	402460 <ferror@plt+0xda0>
  402558:	cmp	x0, #0x0
  40255c:	csel	x19, x19, x21, ne  // ne = any
  402560:	csel	x20, x21, x20, ne  // ne = any
  402564:	sub	x0, x19, #0x1
  402568:	cmp	x0, x20
  40256c:	b.hi	402544 <ferror@plt+0xe84>  // b.pmore
  402570:	mov	x1, #0x0                   	// #0
  402574:	mov	w0, w22
  402578:	bl	402460 <ferror@plt+0xda0>
  40257c:	add	x0, x20, #0x1
  402580:	ldp	x19, x20, [sp, #16]
  402584:	ldp	x21, x22, [sp, #32]
  402588:	ldr	x23, [sp, #48]
  40258c:	ldp	x29, x30, [sp], #64
  402590:	ret
  402594:	mov	x0, #0xffffffffffffffff    	// #-1
  402598:	b	402580 <ferror@plt+0xec0>
  40259c:	stp	x29, x30, [sp, #-160]!
  4025a0:	mov	x29, sp
  4025a4:	stp	x19, x20, [sp, #16]
  4025a8:	mov	w20, w0
  4025ac:	mov	x19, x1
  4025b0:	mov	x2, x1
  4025b4:	mov	x1, #0x1272                	// #4722
  4025b8:	movk	x1, #0x8008, lsl #16
  4025bc:	bl	4016a0 <ioctl@plt>
  4025c0:	tbnz	w0, #31, 4025d4 <ferror@plt+0xf14>
  4025c4:	mov	w0, #0x0                   	// #0
  4025c8:	ldp	x19, x20, [sp, #16]
  4025cc:	ldp	x29, x30, [sp], #160
  4025d0:	ret
  4025d4:	add	x2, sp, #0x20
  4025d8:	mov	x1, #0x1260                	// #4704
  4025dc:	mov	w0, w20
  4025e0:	bl	4016a0 <ioctl@plt>
  4025e4:	tbnz	w0, #31, 4025fc <ferror@plt+0xf3c>
  4025e8:	ldr	x0, [sp, #32]
  4025ec:	lsl	x0, x0, #9
  4025f0:	str	x0, [x19]
  4025f4:	mov	w0, #0x0                   	// #0
  4025f8:	b	4025c8 <ferror@plt+0xf08>
  4025fc:	add	x2, sp, #0x20
  402600:	mov	x1, #0x204                 	// #516
  402604:	movk	x1, #0x8020, lsl #16
  402608:	mov	w0, w20
  40260c:	bl	4016a0 <ioctl@plt>
  402610:	tbnz	w0, #31, 402628 <ferror@plt+0xf68>
  402614:	ldr	w0, [sp, #32]
  402618:	lsl	x0, x0, #9
  40261c:	str	x0, [x19]
  402620:	mov	w0, #0x0                   	// #0
  402624:	b	4025c8 <ferror@plt+0xf08>
  402628:	add	x2, sp, #0x20
  40262c:	mov	w1, w20
  402630:	mov	w0, #0x0                   	// #0
  402634:	bl	401600 <__fxstat@plt>
  402638:	cbnz	w0, 40264c <ferror@plt+0xf8c>
  40263c:	ldr	w1, [sp, #48]
  402640:	and	w1, w1, #0xf000
  402644:	cmp	w1, #0x8, lsl #12
  402648:	b.eq	402674 <ferror@plt+0xfb4>  // b.none
  40264c:	ldr	w1, [sp, #48]
  402650:	and	w1, w1, #0xf000
  402654:	mov	w0, #0xffffffff            	// #-1
  402658:	cmp	w1, #0x6, lsl #12
  40265c:	b.ne	4025c8 <ferror@plt+0xf08>  // b.any
  402660:	mov	w0, w20
  402664:	bl	4024e4 <ferror@plt+0xe24>
  402668:	str	x0, [x19]
  40266c:	mov	w0, #0x0                   	// #0
  402670:	b	4025c8 <ferror@plt+0xf08>
  402674:	ldr	x1, [sp, #80]
  402678:	str	x1, [x19]
  40267c:	b	4025c8 <ferror@plt+0xf08>
  402680:	stp	x29, x30, [sp, #-48]!
  402684:	mov	x29, sp
  402688:	str	x19, [sp, #16]
  40268c:	mov	x19, x1
  402690:	add	x1, sp, #0x28
  402694:	bl	40259c <ferror@plt+0xedc>
  402698:	cbnz	w0, 4026b4 <ferror@plt+0xff4>
  40269c:	ldr	x1, [sp, #40]
  4026a0:	lsr	x1, x1, #9
  4026a4:	str	x1, [x19]
  4026a8:	ldr	x19, [sp, #16]
  4026ac:	ldp	x29, x30, [sp], #48
  4026b0:	ret
  4026b4:	mov	w0, #0xffffffff            	// #-1
  4026b8:	b	4026a8 <ferror@plt+0xfe8>
  4026bc:	stp	x29, x30, [sp, #-16]!
  4026c0:	mov	x29, sp
  4026c4:	mov	x2, x1
  4026c8:	mov	x1, #0x1268                	// #4712
  4026cc:	bl	4016a0 <ioctl@plt>
  4026d0:	asr	w0, w0, #31
  4026d4:	ldp	x29, x30, [sp], #16
  4026d8:	ret
  4026dc:	stp	x29, x30, [sp, #-32]!
  4026e0:	mov	x29, sp
  4026e4:	str	x1, [sp, #24]
  4026e8:	add	x2, sp, #0x18
  4026ec:	mov	x1, #0x127b                	// #4731
  4026f0:	bl	4016a0 <ioctl@plt>
  4026f4:	asr	w0, w0, #31
  4026f8:	ldp	x29, x30, [sp], #32
  4026fc:	ret
  402700:	stp	x29, x30, [sp, #-32]!
  402704:	mov	x29, sp
  402708:	add	x2, sp, #0x1c
  40270c:	mov	x1, #0x127a                	// #4730
  402710:	bl	4016a0 <ioctl@plt>
  402714:	tbnz	w0, #31, 40272c <ferror@plt+0x106c>
  402718:	ldr	w0, [sp, #28]
  40271c:	cmp	w0, #0x0
  402720:	cset	w0, ne  // ne = any
  402724:	ldp	x29, x30, [sp], #32
  402728:	ret
  40272c:	mov	w0, #0x0                   	// #0
  402730:	b	402724 <ferror@plt+0x1064>
  402734:	stp	x29, x30, [sp, #-176]!
  402738:	mov	x29, sp
  40273c:	stp	x19, x20, [sp, #16]
  402740:	str	x21, [sp, #32]
  402744:	mov	x20, x0
  402748:	mov	x21, x1
  40274c:	mov	w1, w2
  402750:	ldr	w2, [x0, #16]
  402754:	and	w2, w2, #0xf000
  402758:	cmp	w2, #0x6, lsl #12
  40275c:	b.eq	402784 <ferror@plt+0x10c4>  // b.none
  402760:	mov	x0, x21
  402764:	bl	401450 <open@plt>
  402768:	mov	w19, w0
  40276c:	tbz	w19, #31, 402798 <ferror@plt+0x10d8>
  402770:	mov	w0, w19
  402774:	ldp	x19, x20, [sp, #16]
  402778:	ldr	x21, [sp, #32]
  40277c:	ldp	x29, x30, [sp], #176
  402780:	ret
  402784:	orr	w1, w1, #0x80
  402788:	mov	x0, x21
  40278c:	bl	401450 <open@plt>
  402790:	mov	w19, w0
  402794:	b	40276c <ferror@plt+0x10ac>
  402798:	add	x2, sp, #0x30
  40279c:	mov	w1, w19
  4027a0:	mov	w0, #0x0                   	// #0
  4027a4:	bl	401600 <__fxstat@plt>
  4027a8:	tbnz	w0, #31, 402808 <ferror@plt+0x1148>
  4027ac:	ldr	x0, [x20]
  4027b0:	ldr	x1, [sp, #48]
  4027b4:	cmp	x1, x0
  4027b8:	b.ne	402808 <ferror@plt+0x1148>  // b.any
  4027bc:	ldr	x0, [x20, #8]
  4027c0:	ldr	x1, [sp, #56]
  4027c4:	cmp	x1, x0
  4027c8:	b.ne	402808 <ferror@plt+0x1148>  // b.any
  4027cc:	ldr	w0, [x20, #16]
  4027d0:	and	w0, w0, #0xf000
  4027d4:	cmp	w0, #0x6, lsl #12
  4027d8:	b.ne	402770 <ferror@plt+0x10b0>  // b.any
  4027dc:	mov	w0, w19
  4027e0:	bl	402700 <ferror@plt+0x1040>
  4027e4:	cbz	w0, 402770 <ferror@plt+0x10b0>
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	adrp	x1, 404000 <ferror@plt+0x2940>
  4027f0:	add	x1, x1, #0xe38
  4027f4:	mov	x0, #0x0                   	// #0
  4027f8:	bl	401610 <dcgettext@plt>
  4027fc:	mov	x1, x21
  402800:	bl	4015e0 <warnx@plt>
  402804:	b	402770 <ferror@plt+0x10b0>
  402808:	mov	w0, w19
  40280c:	bl	4014e0 <close@plt>
  402810:	bl	401660 <__errno_location@plt>
  402814:	mov	w1, #0x4d                  	// #77
  402818:	str	w1, [x0]
  40281c:	mov	w19, #0xffffffff            	// #-1
  402820:	b	402770 <ferror@plt+0x10b0>
  402824:	stp	x29, x30, [sp, #-16]!
  402828:	mov	x29, sp
  40282c:	mov	x2, #0x0                   	// #0
  402830:	mov	x1, #0x5331                	// #21297
  402834:	bl	4016a0 <ioctl@plt>
  402838:	cmp	w0, #0x0
  40283c:	csel	w0, w0, wzr, ge  // ge = tcont
  402840:	ldp	x29, x30, [sp], #16
  402844:	ret
  402848:	stp	x29, x30, [sp, #-48]!
  40284c:	mov	x29, sp
  402850:	stp	x19, x20, [sp, #16]
  402854:	mov	x20, x1
  402858:	mov	x19, x2
  40285c:	add	x2, sp, #0x20
  402860:	mov	x1, #0x301                 	// #769
  402864:	bl	4016a0 <ioctl@plt>
  402868:	cbnz	w0, 402888 <ferror@plt+0x11c8>
  40286c:	ldrb	w1, [sp, #32]
  402870:	str	w1, [x20]
  402874:	ldrb	w1, [sp, #33]
  402878:	str	w1, [x19]
  40287c:	ldp	x19, x20, [sp, #16]
  402880:	ldp	x29, x30, [sp], #48
  402884:	ret
  402888:	mov	w0, #0xffffffff            	// #-1
  40288c:	b	40287c <ferror@plt+0x11bc>
  402890:	cmp	w0, #0x7
  402894:	b.eq	40297c <ferror@plt+0x12bc>  // b.none
  402898:	cmp	w0, #0x7
  40289c:	b.gt	40290c <ferror@plt+0x124c>
  4028a0:	cmp	w0, #0x3
  4028a4:	b.eq	402988 <ferror@plt+0x12c8>  // b.none
  4028a8:	cmp	w0, #0x3
  4028ac:	b.le	4028cc <ferror@plt+0x120c>
  4028b0:	cmp	w0, #0x5
  4028b4:	b.eq	4029a8 <ferror@plt+0x12e8>  // b.none
  4028b8:	cmp	w0, #0x6
  4028bc:	b.ne	4028f8 <ferror@plt+0x1238>  // b.any
  4028c0:	adrp	x0, 404000 <ferror@plt+0x2940>
  4028c4:	add	x0, x0, #0xe78
  4028c8:	b	4028f4 <ferror@plt+0x1234>
  4028cc:	cmp	w0, #0x1
  4028d0:	b.eq	402994 <ferror@plt+0x12d4>  // b.none
  4028d4:	cmp	w0, #0x2
  4028d8:	b.ne	4028e8 <ferror@plt+0x1228>  // b.any
  4028dc:	adrp	x0, 404000 <ferror@plt+0x2940>
  4028e0:	add	x0, x0, #0xed0
  4028e4:	b	4028f4 <ferror@plt+0x1234>
  4028e8:	cbnz	w0, 4029a0 <ferror@plt+0x12e0>
  4028ec:	adrp	x0, 404000 <ferror@plt+0x2940>
  4028f0:	add	x0, x0, #0xe80
  4028f4:	ret
  4028f8:	cmp	w0, #0x4
  4028fc:	b.ne	4029b4 <ferror@plt+0x12f4>  // b.any
  402900:	adrp	x0, 404000 <ferror@plt+0x2940>
  402904:	add	x0, x0, #0xeb0
  402908:	b	4028f4 <ferror@plt+0x1234>
  40290c:	cmp	w0, #0xd
  402910:	b.eq	4029bc <ferror@plt+0x12fc>  // b.none
  402914:	cmp	w0, #0xd
  402918:	b.le	402938 <ferror@plt+0x1278>
  40291c:	cmp	w0, #0x11
  402920:	b.eq	4029dc <ferror@plt+0x131c>  // b.none
  402924:	cmp	w0, #0x7f
  402928:	b.ne	402968 <ferror@plt+0x12a8>  // b.any
  40292c:	adrp	x0, 404000 <ferror@plt+0x2940>
  402930:	add	x0, x0, #0xeb8
  402934:	b	4028f4 <ferror@plt+0x1234>
  402938:	cmp	w0, #0x9
  40293c:	b.eq	4029c8 <ferror@plt+0x1308>  // b.none
  402940:	cmp	w0, #0xc
  402944:	b.ne	402954 <ferror@plt+0x1294>  // b.any
  402948:	adrp	x0, 404000 <ferror@plt+0x2940>
  40294c:	add	x0, x0, #0xe90
  402950:	b	4028f4 <ferror@plt+0x1234>
  402954:	cmp	w0, #0x8
  402958:	b.ne	4029d4 <ferror@plt+0x1314>  // b.any
  40295c:	adrp	x0, 404000 <ferror@plt+0x2940>
  402960:	add	x0, x0, #0xec0
  402964:	b	4028f4 <ferror@plt+0x1234>
  402968:	cmp	w0, #0xe
  40296c:	b.ne	4029e8 <ferror@plt+0x1328>  // b.any
  402970:	adrp	x0, 404000 <ferror@plt+0x2940>
  402974:	add	x0, x0, #0xed8
  402978:	b	4028f4 <ferror@plt+0x1234>
  40297c:	adrp	x0, 404000 <ferror@plt+0x2940>
  402980:	add	x0, x0, #0xe70
  402984:	b	4028f4 <ferror@plt+0x1234>
  402988:	adrp	x0, 404000 <ferror@plt+0x2940>
  40298c:	add	x0, x0, #0xe58
  402990:	b	4028f4 <ferror@plt+0x1234>
  402994:	adrp	x0, 404000 <ferror@plt+0x2940>
  402998:	add	x0, x0, #0xe68
  40299c:	b	4028f4 <ferror@plt+0x1234>
  4029a0:	mov	x0, #0x0                   	// #0
  4029a4:	b	4028f4 <ferror@plt+0x1234>
  4029a8:	adrp	x0, 404000 <ferror@plt+0x2940>
  4029ac:	add	x0, x0, #0xe88
  4029b0:	b	4028f4 <ferror@plt+0x1234>
  4029b4:	mov	x0, #0x0                   	// #0
  4029b8:	b	4028f4 <ferror@plt+0x1234>
  4029bc:	adrp	x0, 404000 <ferror@plt+0x2940>
  4029c0:	add	x0, x0, #0xe98
  4029c4:	b	4028f4 <ferror@plt+0x1234>
  4029c8:	adrp	x0, 404000 <ferror@plt+0x2940>
  4029cc:	add	x0, x0, #0xea8
  4029d0:	b	4028f4 <ferror@plt+0x1234>
  4029d4:	mov	x0, #0x0                   	// #0
  4029d8:	b	4028f4 <ferror@plt+0x1234>
  4029dc:	adrp	x0, 404000 <ferror@plt+0x2940>
  4029e0:	add	x0, x0, #0xec8
  4029e4:	b	4028f4 <ferror@plt+0x1234>
  4029e8:	mov	x0, #0x0                   	// #0
  4029ec:	b	4028f4 <ferror@plt+0x1234>
  4029f0:	str	xzr, [x1]
  4029f4:	cbnz	x0, 402a00 <ferror@plt+0x1340>
  4029f8:	b	402a58 <ferror@plt+0x1398>
  4029fc:	add	x0, x0, #0x1
  402a00:	ldrsb	w2, [x0]
  402a04:	cmp	w2, #0x2f
  402a08:	b.ne	402a18 <ferror@plt+0x1358>  // b.any
  402a0c:	ldrsb	w2, [x0, #1]
  402a10:	cmp	w2, #0x2f
  402a14:	b.eq	4029fc <ferror@plt+0x133c>  // b.none
  402a18:	ldrsb	w2, [x0]
  402a1c:	cbz	w2, 402a5c <ferror@plt+0x139c>
  402a20:	mov	x2, #0x1                   	// #1
  402a24:	str	x2, [x1]
  402a28:	add	x3, x0, x2
  402a2c:	ldrsb	w2, [x0, #1]
  402a30:	cmp	w2, #0x2f
  402a34:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402a38:	b.eq	402a58 <ferror@plt+0x1398>  // b.none
  402a3c:	ldr	x2, [x1]
  402a40:	add	x2, x2, #0x1
  402a44:	str	x2, [x1]
  402a48:	ldrsb	w2, [x3, #1]!
  402a4c:	cmp	w2, #0x2f
  402a50:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402a54:	b.ne	402a3c <ferror@plt+0x137c>  // b.any
  402a58:	ret
  402a5c:	mov	x0, #0x0                   	// #0
  402a60:	b	402a58 <ferror@plt+0x1398>
  402a64:	stp	x29, x30, [sp, #-80]!
  402a68:	mov	x29, sp
  402a6c:	stp	x19, x20, [sp, #16]
  402a70:	stp	x21, x22, [sp, #32]
  402a74:	stp	x23, x24, [sp, #48]
  402a78:	mov	x24, x1
  402a7c:	ldrsb	w1, [x0]
  402a80:	cbz	w1, 402b00 <ferror@plt+0x1440>
  402a84:	str	x25, [sp, #64]
  402a88:	mov	x19, #0x1                   	// #1
  402a8c:	mov	w21, #0x0                   	// #0
  402a90:	mov	w23, #0x0                   	// #0
  402a94:	mov	w25, #0x1                   	// #1
  402a98:	sub	x22, x0, #0x1
  402a9c:	b	402ab4 <ferror@plt+0x13f4>
  402aa0:	mov	w21, w23
  402aa4:	mov	w20, w19
  402aa8:	add	x19, x19, #0x1
  402aac:	ldrsb	w1, [x22, x19]
  402ab0:	cbz	w1, 402ae0 <ferror@plt+0x1420>
  402ab4:	sub	w20, w19, #0x1
  402ab8:	cbnz	w21, 402aa0 <ferror@plt+0x13e0>
  402abc:	cmp	w1, #0x5c
  402ac0:	b.eq	402ad8 <ferror@plt+0x1418>  // b.none
  402ac4:	mov	x0, x24
  402ac8:	bl	4015c0 <strchr@plt>
  402acc:	cbz	x0, 402aa4 <ferror@plt+0x13e4>
  402ad0:	ldr	x25, [sp, #64]
  402ad4:	b	402ae4 <ferror@plt+0x1424>
  402ad8:	mov	w21, w25
  402adc:	b	402aa4 <ferror@plt+0x13e4>
  402ae0:	ldr	x25, [sp, #64]
  402ae4:	sub	w0, w20, w21
  402ae8:	sxtw	x0, w0
  402aec:	ldp	x19, x20, [sp, #16]
  402af0:	ldp	x21, x22, [sp, #32]
  402af4:	ldp	x23, x24, [sp, #48]
  402af8:	ldp	x29, x30, [sp], #80
  402afc:	ret
  402b00:	mov	w20, #0x0                   	// #0
  402b04:	mov	w21, #0x0                   	// #0
  402b08:	b	402ae4 <ferror@plt+0x1424>
  402b0c:	stp	x29, x30, [sp, #-64]!
  402b10:	mov	x29, sp
  402b14:	stp	x19, x20, [sp, #16]
  402b18:	stp	x21, x22, [sp, #32]
  402b1c:	mov	x19, x0
  402b20:	mov	x22, x1
  402b24:	mov	w21, w2
  402b28:	str	xzr, [sp, #56]
  402b2c:	bl	401660 <__errno_location@plt>
  402b30:	str	wzr, [x0]
  402b34:	cbz	x19, 402b44 <ferror@plt+0x1484>
  402b38:	mov	x20, x0
  402b3c:	ldrsb	w0, [x19]
  402b40:	cbnz	w0, 402b60 <ferror@plt+0x14a0>
  402b44:	mov	x3, x19
  402b48:	mov	x2, x22
  402b4c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402b50:	add	x1, x1, #0xee0
  402b54:	adrp	x0, 416000 <ferror@plt+0x14940>
  402b58:	ldr	w0, [x0, #472]
  402b5c:	bl	401620 <errx@plt>
  402b60:	mov	w3, #0x0                   	// #0
  402b64:	mov	w2, w21
  402b68:	add	x1, sp, #0x38
  402b6c:	mov	x0, x19
  402b70:	bl	4014c0 <__strtoul_internal@plt>
  402b74:	ldr	w1, [x20]
  402b78:	cbnz	w1, 402ba4 <ferror@plt+0x14e4>
  402b7c:	ldr	x1, [sp, #56]
  402b80:	cmp	x1, x19
  402b84:	b.eq	402b44 <ferror@plt+0x1484>  // b.none
  402b88:	cbz	x1, 402b94 <ferror@plt+0x14d4>
  402b8c:	ldrsb	w1, [x1]
  402b90:	cbnz	w1, 402b44 <ferror@plt+0x1484>
  402b94:	ldp	x19, x20, [sp, #16]
  402b98:	ldp	x21, x22, [sp, #32]
  402b9c:	ldp	x29, x30, [sp], #64
  402ba0:	ret
  402ba4:	cmp	w1, #0x22
  402ba8:	b.ne	402b44 <ferror@plt+0x1484>  // b.any
  402bac:	mov	x3, x19
  402bb0:	mov	x2, x22
  402bb4:	adrp	x1, 404000 <ferror@plt+0x2940>
  402bb8:	add	x1, x1, #0xee0
  402bbc:	adrp	x0, 416000 <ferror@plt+0x14940>
  402bc0:	ldr	w0, [x0, #472]
  402bc4:	bl	401690 <err@plt>
  402bc8:	stp	x29, x30, [sp, #-32]!
  402bcc:	mov	x29, sp
  402bd0:	stp	x19, x20, [sp, #16]
  402bd4:	mov	x20, x0
  402bd8:	mov	x19, x1
  402bdc:	bl	402b0c <ferror@plt+0x144c>
  402be0:	mov	x1, #0xffffffff            	// #4294967295
  402be4:	cmp	x0, x1
  402be8:	b.hi	402bf8 <ferror@plt+0x1538>  // b.pmore
  402bec:	ldp	x19, x20, [sp, #16]
  402bf0:	ldp	x29, x30, [sp], #32
  402bf4:	ret
  402bf8:	bl	401660 <__errno_location@plt>
  402bfc:	mov	w1, #0x22                  	// #34
  402c00:	str	w1, [x0]
  402c04:	mov	x3, x20
  402c08:	mov	x2, x19
  402c0c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402c10:	add	x1, x1, #0xee0
  402c14:	adrp	x0, 416000 <ferror@plt+0x14940>
  402c18:	ldr	w0, [x0, #472]
  402c1c:	bl	401690 <err@plt>
  402c20:	stp	x29, x30, [sp, #-32]!
  402c24:	mov	x29, sp
  402c28:	stp	x19, x20, [sp, #16]
  402c2c:	mov	x20, x0
  402c30:	mov	x19, x1
  402c34:	bl	402bc8 <ferror@plt+0x1508>
  402c38:	mov	w1, #0xffff                	// #65535
  402c3c:	cmp	w0, w1
  402c40:	b.hi	402c50 <ferror@plt+0x1590>  // b.pmore
  402c44:	ldp	x19, x20, [sp, #16]
  402c48:	ldp	x29, x30, [sp], #32
  402c4c:	ret
  402c50:	bl	401660 <__errno_location@plt>
  402c54:	mov	w1, #0x22                  	// #34
  402c58:	str	w1, [x0]
  402c5c:	mov	x3, x20
  402c60:	mov	x2, x19
  402c64:	adrp	x1, 404000 <ferror@plt+0x2940>
  402c68:	add	x1, x1, #0xee0
  402c6c:	adrp	x0, 416000 <ferror@plt+0x14940>
  402c70:	ldr	w0, [x0, #472]
  402c74:	bl	401690 <err@plt>
  402c78:	adrp	x1, 416000 <ferror@plt+0x14940>
  402c7c:	str	w0, [x1, #472]
  402c80:	ret
  402c84:	stp	x29, x30, [sp, #-128]!
  402c88:	mov	x29, sp
  402c8c:	stp	x19, x20, [sp, #16]
  402c90:	str	xzr, [x1]
  402c94:	cbz	x0, 4030a4 <ferror@plt+0x19e4>
  402c98:	stp	x21, x22, [sp, #32]
  402c9c:	mov	x19, x0
  402ca0:	mov	x21, x1
  402ca4:	mov	x22, x2
  402ca8:	ldrsb	w0, [x0]
  402cac:	cbz	w0, 4030ac <ferror@plt+0x19ec>
  402cb0:	stp	x23, x24, [sp, #48]
  402cb4:	bl	401560 <__ctype_b_loc@plt>
  402cb8:	mov	x24, x0
  402cbc:	ldr	x4, [x0]
  402cc0:	mov	x1, x19
  402cc4:	ldrsb	w2, [x1]
  402cc8:	and	x0, x2, #0xff
  402ccc:	ldrh	w3, [x4, x0, lsl #1]
  402cd0:	tbz	w3, #13, 402cdc <ferror@plt+0x161c>
  402cd4:	add	x1, x1, #0x1
  402cd8:	b	402cc4 <ferror@plt+0x1604>
  402cdc:	cmp	w2, #0x2d
  402ce0:	b.eq	4030d0 <ferror@plt+0x1a10>  // b.none
  402ce4:	stp	x25, x26, [sp, #64]
  402ce8:	bl	401660 <__errno_location@plt>
  402cec:	mov	x25, x0
  402cf0:	str	wzr, [x0]
  402cf4:	str	xzr, [sp, #120]
  402cf8:	mov	w3, #0x0                   	// #0
  402cfc:	mov	w2, #0x0                   	// #0
  402d00:	add	x1, sp, #0x78
  402d04:	mov	x0, x19
  402d08:	bl	4014c0 <__strtoul_internal@plt>
  402d0c:	mov	x26, x0
  402d10:	ldr	x20, [sp, #120]
  402d14:	cmp	x20, x19
  402d18:	b.eq	402d54 <ferror@plt+0x1694>  // b.none
  402d1c:	ldr	w0, [x25]
  402d20:	cbz	w0, 402d30 <ferror@plt+0x1670>
  402d24:	sub	x1, x26, #0x1
  402d28:	cmn	x1, #0x3
  402d2c:	b.hi	402d70 <ferror@plt+0x16b0>  // b.pmore
  402d30:	cbz	x20, 403070 <ferror@plt+0x19b0>
  402d34:	ldrsb	w0, [x20]
  402d38:	cbz	w0, 403078 <ferror@plt+0x19b8>
  402d3c:	stp	x27, x28, [sp, #80]
  402d40:	mov	w19, #0x0                   	// #0
  402d44:	mov	x27, #0x0                   	// #0
  402d48:	add	x0, sp, #0x78
  402d4c:	str	x0, [sp, #104]
  402d50:	b	402e5c <ferror@plt+0x179c>
  402d54:	ldr	w0, [x25]
  402d58:	mov	w20, #0xffffffea            	// #-22
  402d5c:	cbnz	w0, 402d70 <ferror@plt+0x16b0>
  402d60:	ldp	x21, x22, [sp, #32]
  402d64:	ldp	x23, x24, [sp, #48]
  402d68:	ldp	x25, x26, [sp, #64]
  402d6c:	b	4030b4 <ferror@plt+0x19f4>
  402d70:	neg	w20, w0
  402d74:	b	403080 <ferror@plt+0x19c0>
  402d78:	ldrsb	w0, [x20, #2]
  402d7c:	and	w0, w0, #0xffffffdf
  402d80:	cmp	w0, #0x42
  402d84:	b.ne	402e7c <ferror@plt+0x17bc>  // b.any
  402d88:	ldrsb	w0, [x20, #3]
  402d8c:	cbnz	w0, 402e7c <ferror@plt+0x17bc>
  402d90:	mov	w23, #0x400                 	// #1024
  402d94:	b	402da0 <ferror@plt+0x16e0>
  402d98:	cbnz	w0, 402e7c <ferror@plt+0x17bc>
  402d9c:	mov	w23, #0x400                 	// #1024
  402da0:	ldrsb	w20, [x20]
  402da4:	mov	w1, w20
  402da8:	adrp	x0, 404000 <ferror@plt+0x2940>
  402dac:	add	x0, x0, #0xef0
  402db0:	bl	4015c0 <strchr@plt>
  402db4:	cbz	x0, 402f58 <ferror@plt+0x1898>
  402db8:	adrp	x2, 404000 <ferror@plt+0x2940>
  402dbc:	add	x2, x2, #0xef0
  402dc0:	sub	x0, x0, x2
  402dc4:	add	w2, w0, #0x1
  402dc8:	cbz	w2, 403170 <ferror@plt+0x1ab0>
  402dcc:	sxtw	x3, w23
  402dd0:	umulh	x0, x26, x3
  402dd4:	cbnz	x0, 402fa0 <ferror@plt+0x18e0>
  402dd8:	sub	w1, w2, #0x2
  402ddc:	mul	x26, x26, x3
  402de0:	cmn	w1, #0x1
  402de4:	b.eq	402f80 <ferror@plt+0x18c0>  // b.none
  402de8:	umulh	x0, x26, x3
  402dec:	sub	w1, w1, #0x1
  402df0:	cbz	x0, 402ddc <ferror@plt+0x171c>
  402df4:	mov	w20, #0xffffffde            	// #-34
  402df8:	b	402f84 <ferror@plt+0x18c4>
  402dfc:	ldrsb	w0, [x20]
  402e00:	cbz	w0, 403110 <ferror@plt+0x1a50>
  402e04:	mov	x2, x23
  402e08:	mov	x1, x20
  402e0c:	mov	x0, x28
  402e10:	bl	401470 <strncmp@plt>
  402e14:	cbnz	w0, 403128 <ferror@plt+0x1a68>
  402e18:	add	x1, x20, x23
  402e1c:	ldrsb	w0, [x20, x23]
  402e20:	cmp	w0, #0x30
  402e24:	b.ne	402eb4 <ferror@plt+0x17f4>  // b.any
  402e28:	mov	x20, x1
  402e2c:	add	w2, w19, #0x1
  402e30:	sub	w19, w20, w1
  402e34:	add	w19, w19, w2
  402e38:	ldrsb	w0, [x20, #1]!
  402e3c:	cmp	w0, #0x30
  402e40:	b.eq	402e30 <ferror@plt+0x1770>  // b.none
  402e44:	sxtb	x0, w0
  402e48:	ldr	x1, [x24]
  402e4c:	ldrh	w0, [x1, x0, lsl #1]
  402e50:	tbnz	w0, #11, 402ebc <ferror@plt+0x17fc>
  402e54:	str	x20, [sp, #120]
  402e58:	ldr	x20, [sp, #120]
  402e5c:	ldrsb	w0, [x20, #1]
  402e60:	cmp	w0, #0x69
  402e64:	b.eq	402d78 <ferror@plt+0x16b8>  // b.none
  402e68:	and	w1, w0, #0xffffffdf
  402e6c:	cmp	w1, #0x42
  402e70:	b.ne	402d98 <ferror@plt+0x16d8>  // b.any
  402e74:	ldrsb	w0, [x20, #2]
  402e78:	cbz	w0, 402f50 <ferror@plt+0x1890>
  402e7c:	bl	401400 <localeconv@plt>
  402e80:	cbz	x0, 4030e0 <ferror@plt+0x1a20>
  402e84:	ldr	x28, [x0]
  402e88:	cbz	x28, 4030f8 <ferror@plt+0x1a38>
  402e8c:	mov	x0, x28
  402e90:	bl	401370 <strlen@plt>
  402e94:	mov	x23, x0
  402e98:	cbz	x27, 402dfc <ferror@plt+0x173c>
  402e9c:	mov	w20, #0xffffffea            	// #-22
  402ea0:	ldp	x21, x22, [sp, #32]
  402ea4:	ldp	x23, x24, [sp, #48]
  402ea8:	ldp	x25, x26, [sp, #64]
  402eac:	ldp	x27, x28, [sp, #80]
  402eb0:	b	4030b4 <ferror@plt+0x19f4>
  402eb4:	mov	x20, x1
  402eb8:	b	402e44 <ferror@plt+0x1784>
  402ebc:	str	wzr, [x25]
  402ec0:	str	xzr, [sp, #120]
  402ec4:	mov	w3, #0x0                   	// #0
  402ec8:	mov	w2, #0x0                   	// #0
  402ecc:	ldr	x1, [sp, #104]
  402ed0:	mov	x0, x20
  402ed4:	bl	4014c0 <__strtoul_internal@plt>
  402ed8:	mov	x27, x0
  402edc:	ldr	x0, [sp, #120]
  402ee0:	cmp	x0, x20
  402ee4:	b.eq	402f24 <ferror@plt+0x1864>  // b.none
  402ee8:	ldr	w1, [x25]
  402eec:	cbz	w1, 402efc <ferror@plt+0x183c>
  402ef0:	sub	x2, x27, #0x1
  402ef4:	cmn	x2, #0x3
  402ef8:	b.hi	402f44 <ferror@plt+0x1884>  // b.pmore
  402efc:	cbz	x27, 402e58 <ferror@plt+0x1798>
  402f00:	cbz	x0, 403140 <ferror@plt+0x1a80>
  402f04:	ldrsb	w0, [x0]
  402f08:	cbnz	w0, 402e58 <ferror@plt+0x1798>
  402f0c:	mov	w20, #0xffffffea            	// #-22
  402f10:	ldp	x21, x22, [sp, #32]
  402f14:	ldp	x23, x24, [sp, #48]
  402f18:	ldp	x25, x26, [sp, #64]
  402f1c:	ldp	x27, x28, [sp, #80]
  402f20:	b	4030b4 <ferror@plt+0x19f4>
  402f24:	ldr	w1, [x25]
  402f28:	mov	w20, #0xffffffea            	// #-22
  402f2c:	cbnz	w1, 402f44 <ferror@plt+0x1884>
  402f30:	ldp	x21, x22, [sp, #32]
  402f34:	ldp	x23, x24, [sp, #48]
  402f38:	ldp	x25, x26, [sp, #64]
  402f3c:	ldp	x27, x28, [sp, #80]
  402f40:	b	4030b4 <ferror@plt+0x19f4>
  402f44:	neg	w20, w1
  402f48:	ldp	x27, x28, [sp, #80]
  402f4c:	b	403080 <ferror@plt+0x19c0>
  402f50:	mov	w23, #0x3e8                 	// #1000
  402f54:	b	402da0 <ferror@plt+0x16e0>
  402f58:	mov	w1, w20
  402f5c:	adrp	x0, 404000 <ferror@plt+0x2940>
  402f60:	add	x0, x0, #0xf00
  402f64:	bl	4015c0 <strchr@plt>
  402f68:	cbz	x0, 403158 <ferror@plt+0x1a98>
  402f6c:	adrp	x2, 404000 <ferror@plt+0x2940>
  402f70:	add	x2, x2, #0xf00
  402f74:	sub	x0, x0, x2
  402f78:	add	w2, w0, #0x1
  402f7c:	b	402dc8 <ferror@plt+0x1708>
  402f80:	mov	w20, #0x0                   	// #0
  402f84:	cbz	x22, 402f8c <ferror@plt+0x18cc>
  402f88:	str	w2, [x22]
  402f8c:	cmp	x27, #0x0
  402f90:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402f94:	b.ne	402fa8 <ferror@plt+0x18e8>  // b.any
  402f98:	ldp	x27, x28, [sp, #80]
  402f9c:	b	40307c <ferror@plt+0x19bc>
  402fa0:	mov	w20, #0xffffffde            	// #-34
  402fa4:	b	402f84 <ferror@plt+0x18c4>
  402fa8:	sxtw	x23, w23
  402fac:	sub	w0, w2, #0x2
  402fb0:	mov	x4, #0x1                   	// #1
  402fb4:	mul	x4, x4, x23
  402fb8:	cmn	w0, #0x1
  402fbc:	b.eq	402fcc <ferror@plt+0x190c>  // b.none
  402fc0:	umulh	x1, x4, x23
  402fc4:	sub	w0, w0, #0x1
  402fc8:	cbz	x1, 402fb4 <ferror@plt+0x18f4>
  402fcc:	cmp	x27, #0xa
  402fd0:	b.ls	40301c <ferror@plt+0x195c>  // b.plast
  402fd4:	mov	x0, #0xa                   	// #10
  402fd8:	add	x0, x0, x0, lsl #2
  402fdc:	lsl	x1, x0, #1
  402fe0:	mov	x0, x1
  402fe4:	cmp	x27, x1
  402fe8:	b.hi	402fd8 <ferror@plt+0x1918>  // b.pmore
  402fec:	cmp	w19, #0x0
  402ff0:	b.le	40300c <ferror@plt+0x194c>
  402ff4:	mov	w1, #0x0                   	// #0
  402ff8:	add	x0, x0, x0, lsl #2
  402ffc:	lsl	x0, x0, #1
  403000:	add	w1, w1, #0x1
  403004:	cmp	w19, w1
  403008:	b.ne	402ff8 <ferror@plt+0x1938>  // b.any
  40300c:	mov	x2, #0x1                   	// #1
  403010:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  403014:	movk	x6, #0xcccd
  403018:	b	40302c <ferror@plt+0x196c>
  40301c:	mov	x0, #0xa                   	// #10
  403020:	b	402fec <ferror@plt+0x192c>
  403024:	cmp	x5, #0x9
  403028:	b.ls	403068 <ferror@plt+0x19a8>  // b.plast
  40302c:	umulh	x3, x27, x6
  403030:	lsr	x1, x3, #3
  403034:	add	x1, x1, x1, lsl #2
  403038:	sub	x1, x27, x1, lsl #1
  40303c:	mov	x5, x27
  403040:	lsr	x27, x3, #3
  403044:	mov	x3, x2
  403048:	add	x2, x2, x2, lsl #2
  40304c:	lsl	x2, x2, #1
  403050:	cbz	w1, 403024 <ferror@plt+0x1964>
  403054:	udiv	x3, x0, x3
  403058:	udiv	x1, x3, x1
  40305c:	udiv	x1, x4, x1
  403060:	add	x26, x26, x1
  403064:	b	403024 <ferror@plt+0x1964>
  403068:	ldp	x27, x28, [sp, #80]
  40306c:	b	40307c <ferror@plt+0x19bc>
  403070:	mov	w20, #0x0                   	// #0
  403074:	b	40307c <ferror@plt+0x19bc>
  403078:	mov	w20, #0x0                   	// #0
  40307c:	str	x26, [x21]
  403080:	tbnz	w20, #31, 403094 <ferror@plt+0x19d4>
  403084:	ldp	x21, x22, [sp, #32]
  403088:	ldp	x23, x24, [sp, #48]
  40308c:	ldp	x25, x26, [sp, #64]
  403090:	b	4030c0 <ferror@plt+0x1a00>
  403094:	ldp	x21, x22, [sp, #32]
  403098:	ldp	x23, x24, [sp, #48]
  40309c:	ldp	x25, x26, [sp, #64]
  4030a0:	b	4030b4 <ferror@plt+0x19f4>
  4030a4:	mov	w20, #0xffffffea            	// #-22
  4030a8:	b	4030b4 <ferror@plt+0x19f4>
  4030ac:	mov	w20, #0xffffffea            	// #-22
  4030b0:	ldp	x21, x22, [sp, #32]
  4030b4:	bl	401660 <__errno_location@plt>
  4030b8:	neg	w1, w20
  4030bc:	str	w1, [x0]
  4030c0:	mov	w0, w20
  4030c4:	ldp	x19, x20, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #128
  4030cc:	ret
  4030d0:	mov	w20, #0xffffffea            	// #-22
  4030d4:	ldp	x21, x22, [sp, #32]
  4030d8:	ldp	x23, x24, [sp, #48]
  4030dc:	b	4030b4 <ferror@plt+0x19f4>
  4030e0:	mov	w20, #0xffffffea            	// #-22
  4030e4:	ldp	x21, x22, [sp, #32]
  4030e8:	ldp	x23, x24, [sp, #48]
  4030ec:	ldp	x25, x26, [sp, #64]
  4030f0:	ldp	x27, x28, [sp, #80]
  4030f4:	b	4030b4 <ferror@plt+0x19f4>
  4030f8:	mov	w20, #0xffffffea            	// #-22
  4030fc:	ldp	x21, x22, [sp, #32]
  403100:	ldp	x23, x24, [sp, #48]
  403104:	ldp	x25, x26, [sp, #64]
  403108:	ldp	x27, x28, [sp, #80]
  40310c:	b	4030b4 <ferror@plt+0x19f4>
  403110:	mov	w20, #0xffffffea            	// #-22
  403114:	ldp	x21, x22, [sp, #32]
  403118:	ldp	x23, x24, [sp, #48]
  40311c:	ldp	x25, x26, [sp, #64]
  403120:	ldp	x27, x28, [sp, #80]
  403124:	b	4030b4 <ferror@plt+0x19f4>
  403128:	mov	w20, #0xffffffea            	// #-22
  40312c:	ldp	x21, x22, [sp, #32]
  403130:	ldp	x23, x24, [sp, #48]
  403134:	ldp	x25, x26, [sp, #64]
  403138:	ldp	x27, x28, [sp, #80]
  40313c:	b	4030b4 <ferror@plt+0x19f4>
  403140:	mov	w20, #0xffffffea            	// #-22
  403144:	ldp	x21, x22, [sp, #32]
  403148:	ldp	x23, x24, [sp, #48]
  40314c:	ldp	x25, x26, [sp, #64]
  403150:	ldp	x27, x28, [sp, #80]
  403154:	b	4030b4 <ferror@plt+0x19f4>
  403158:	mov	w20, #0xffffffea            	// #-22
  40315c:	ldp	x21, x22, [sp, #32]
  403160:	ldp	x23, x24, [sp, #48]
  403164:	ldp	x25, x26, [sp, #64]
  403168:	ldp	x27, x28, [sp, #80]
  40316c:	b	4030b4 <ferror@plt+0x19f4>
  403170:	mov	w20, w2
  403174:	cbnz	x22, 402f88 <ferror@plt+0x18c8>
  403178:	ldp	x27, x28, [sp, #80]
  40317c:	b	40307c <ferror@plt+0x19bc>
  403180:	stp	x29, x30, [sp, #-16]!
  403184:	mov	x29, sp
  403188:	mov	x2, #0x0                   	// #0
  40318c:	bl	402c84 <ferror@plt+0x15c4>
  403190:	ldp	x29, x30, [sp], #16
  403194:	ret
  403198:	stp	x29, x30, [sp, #-48]!
  40319c:	mov	x29, sp
  4031a0:	stp	x19, x20, [sp, #16]
  4031a4:	stp	x21, x22, [sp, #32]
  4031a8:	mov	x21, x0
  4031ac:	mov	x22, x1
  4031b0:	mov	x20, x0
  4031b4:	cbnz	x0, 4031c8 <ferror@plt+0x1b08>
  4031b8:	cbnz	x1, 4031e8 <ferror@plt+0x1b28>
  4031bc:	mov	w0, #0x0                   	// #0
  4031c0:	b	403208 <ferror@plt+0x1b48>
  4031c4:	add	x20, x20, #0x1
  4031c8:	ldrsb	w19, [x20]
  4031cc:	cbz	w19, 4031e4 <ferror@plt+0x1b24>
  4031d0:	bl	401560 <__ctype_b_loc@plt>
  4031d4:	and	x19, x19, #0xff
  4031d8:	ldr	x2, [x0]
  4031dc:	ldrh	w2, [x2, x19, lsl #1]
  4031e0:	tbnz	w2, #11, 4031c4 <ferror@plt+0x1b04>
  4031e4:	cbz	x22, 4031ec <ferror@plt+0x1b2c>
  4031e8:	str	x20, [x22]
  4031ec:	cmp	x20, #0x0
  4031f0:	mov	w0, #0x0                   	// #0
  4031f4:	ccmp	x21, x20, #0x2, ne  // ne = any
  4031f8:	b.cs	403208 <ferror@plt+0x1b48>  // b.hs, b.nlast
  4031fc:	ldrsb	w0, [x20]
  403200:	cmp	w0, #0x0
  403204:	cset	w0, eq  // eq = none
  403208:	ldp	x19, x20, [sp, #16]
  40320c:	ldp	x21, x22, [sp, #32]
  403210:	ldp	x29, x30, [sp], #48
  403214:	ret
  403218:	stp	x29, x30, [sp, #-48]!
  40321c:	mov	x29, sp
  403220:	stp	x19, x20, [sp, #16]
  403224:	stp	x21, x22, [sp, #32]
  403228:	mov	x21, x0
  40322c:	mov	x22, x1
  403230:	mov	x20, x0
  403234:	cbnz	x0, 403248 <ferror@plt+0x1b88>
  403238:	cbnz	x1, 403268 <ferror@plt+0x1ba8>
  40323c:	mov	w0, #0x0                   	// #0
  403240:	b	403288 <ferror@plt+0x1bc8>
  403244:	add	x20, x20, #0x1
  403248:	ldrsb	w19, [x20]
  40324c:	cbz	w19, 403264 <ferror@plt+0x1ba4>
  403250:	bl	401560 <__ctype_b_loc@plt>
  403254:	and	x19, x19, #0xff
  403258:	ldr	x2, [x0]
  40325c:	ldrh	w2, [x2, x19, lsl #1]
  403260:	tbnz	w2, #12, 403244 <ferror@plt+0x1b84>
  403264:	cbz	x22, 40326c <ferror@plt+0x1bac>
  403268:	str	x20, [x22]
  40326c:	cmp	x20, #0x0
  403270:	mov	w0, #0x0                   	// #0
  403274:	ccmp	x21, x20, #0x2, ne  // ne = any
  403278:	b.cs	403288 <ferror@plt+0x1bc8>  // b.hs, b.nlast
  40327c:	ldrsb	w0, [x20]
  403280:	cmp	w0, #0x0
  403284:	cset	w0, eq  // eq = none
  403288:	ldp	x19, x20, [sp, #16]
  40328c:	ldp	x21, x22, [sp, #32]
  403290:	ldp	x29, x30, [sp], #48
  403294:	ret
  403298:	stp	x29, x30, [sp, #-128]!
  40329c:	mov	x29, sp
  4032a0:	stp	x19, x20, [sp, #16]
  4032a4:	stp	x21, x22, [sp, #32]
  4032a8:	mov	x20, x0
  4032ac:	mov	x22, x1
  4032b0:	str	x2, [sp, #80]
  4032b4:	str	x3, [sp, #88]
  4032b8:	str	x4, [sp, #96]
  4032bc:	str	x5, [sp, #104]
  4032c0:	str	x6, [sp, #112]
  4032c4:	str	x7, [sp, #120]
  4032c8:	add	x0, sp, #0x80
  4032cc:	str	x0, [sp, #48]
  4032d0:	str	x0, [sp, #56]
  4032d4:	add	x0, sp, #0x50
  4032d8:	str	x0, [sp, #64]
  4032dc:	mov	w0, #0xffffffd0            	// #-48
  4032e0:	str	w0, [sp, #72]
  4032e4:	str	wzr, [sp, #76]
  4032e8:	add	x21, sp, #0x80
  4032ec:	b	40338c <ferror@plt+0x1ccc>
  4032f0:	add	w0, w3, #0x8
  4032f4:	str	w0, [sp, #72]
  4032f8:	cmp	w0, #0x0
  4032fc:	b.le	403310 <ferror@plt+0x1c50>
  403300:	add	x0, x2, #0xf
  403304:	and	x0, x0, #0xfffffffffffffff8
  403308:	str	x0, [sp, #48]
  40330c:	b	4033a4 <ferror@plt+0x1ce4>
  403310:	ldr	x1, [x21, w3, sxtw]
  403314:	cbz	x1, 4033ac <ferror@plt+0x1cec>
  403318:	cbz	w0, 40335c <ferror@plt+0x1c9c>
  40331c:	add	w3, w3, #0x10
  403320:	str	w3, [sp, #72]
  403324:	cmp	w3, #0x0
  403328:	b.le	40333c <ferror@plt+0x1c7c>
  40332c:	add	x0, x2, #0xf
  403330:	and	x0, x0, #0xfffffffffffffff8
  403334:	str	x0, [sp, #48]
  403338:	b	403368 <ferror@plt+0x1ca8>
  40333c:	add	x2, x21, w0, sxtw
  403340:	b	403368 <ferror@plt+0x1ca8>
  403344:	mov	w0, #0x1                   	// #1
  403348:	ldp	x19, x20, [sp, #16]
  40334c:	ldp	x21, x22, [sp, #32]
  403350:	ldp	x29, x30, [sp], #128
  403354:	ret
  403358:	ldr	x2, [sp, #48]
  40335c:	add	x0, x2, #0xf
  403360:	and	x0, x0, #0xfffffffffffffff8
  403364:	str	x0, [sp, #48]
  403368:	ldr	x19, [x2]
  40336c:	cbz	x19, 4033ac <ferror@plt+0x1cec>
  403370:	mov	x0, x20
  403374:	bl	401540 <strcmp@plt>
  403378:	cbz	w0, 403344 <ferror@plt+0x1c84>
  40337c:	mov	x1, x19
  403380:	mov	x0, x20
  403384:	bl	401540 <strcmp@plt>
  403388:	cbz	w0, 403348 <ferror@plt+0x1c88>
  40338c:	ldr	w3, [sp, #72]
  403390:	ldr	x2, [sp, #48]
  403394:	tbnz	w3, #31, 4032f0 <ferror@plt+0x1c30>
  403398:	add	x0, x2, #0xf
  40339c:	and	x0, x0, #0xfffffffffffffff8
  4033a0:	str	x0, [sp, #48]
  4033a4:	ldr	x1, [x2]
  4033a8:	cbnz	x1, 403358 <ferror@plt+0x1c98>
  4033ac:	mov	x3, x20
  4033b0:	mov	x2, x22
  4033b4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4033b8:	add	x1, x1, #0xee0
  4033bc:	adrp	x0, 416000 <ferror@plt+0x14940>
  4033c0:	ldr	w0, [x0, #472]
  4033c4:	bl	401620 <errx@plt>
  4033c8:	cbz	x1, 403400 <ferror@plt+0x1d40>
  4033cc:	add	x3, x0, x1
  4033d0:	sxtb	w2, w2
  4033d4:	ldrsb	w1, [x0]
  4033d8:	cbz	w1, 4033f8 <ferror@plt+0x1d38>
  4033dc:	cmp	w2, w1
  4033e0:	b.eq	4033fc <ferror@plt+0x1d3c>  // b.none
  4033e4:	add	x0, x0, #0x1
  4033e8:	cmp	x3, x0
  4033ec:	b.ne	4033d4 <ferror@plt+0x1d14>  // b.any
  4033f0:	mov	x0, #0x0                   	// #0
  4033f4:	b	4033fc <ferror@plt+0x1d3c>
  4033f8:	mov	x0, #0x0                   	// #0
  4033fc:	ret
  403400:	mov	x0, #0x0                   	// #0
  403404:	b	4033fc <ferror@plt+0x1d3c>
  403408:	stp	x29, x30, [sp, #-16]!
  40340c:	mov	x29, sp
  403410:	mov	w2, #0xa                   	// #10
  403414:	bl	402c20 <ferror@plt+0x1560>
  403418:	ldp	x29, x30, [sp], #16
  40341c:	ret
  403420:	stp	x29, x30, [sp, #-16]!
  403424:	mov	x29, sp
  403428:	mov	w2, #0x10                  	// #16
  40342c:	bl	402c20 <ferror@plt+0x1560>
  403430:	ldp	x29, x30, [sp], #16
  403434:	ret
  403438:	stp	x29, x30, [sp, #-16]!
  40343c:	mov	x29, sp
  403440:	mov	w2, #0xa                   	// #10
  403444:	bl	402bc8 <ferror@plt+0x1508>
  403448:	ldp	x29, x30, [sp], #16
  40344c:	ret
  403450:	stp	x29, x30, [sp, #-16]!
  403454:	mov	x29, sp
  403458:	mov	w2, #0x10                  	// #16
  40345c:	bl	402bc8 <ferror@plt+0x1508>
  403460:	ldp	x29, x30, [sp], #16
  403464:	ret
  403468:	stp	x29, x30, [sp, #-64]!
  40346c:	mov	x29, sp
  403470:	stp	x19, x20, [sp, #16]
  403474:	str	x21, [sp, #32]
  403478:	mov	x19, x0
  40347c:	mov	x21, x1
  403480:	str	xzr, [sp, #56]
  403484:	bl	401660 <__errno_location@plt>
  403488:	str	wzr, [x0]
  40348c:	cbz	x19, 40349c <ferror@plt+0x1ddc>
  403490:	mov	x20, x0
  403494:	ldrsb	w0, [x19]
  403498:	cbnz	w0, 4034b8 <ferror@plt+0x1df8>
  40349c:	mov	x3, x19
  4034a0:	mov	x2, x21
  4034a4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4034a8:	add	x1, x1, #0xee0
  4034ac:	adrp	x0, 416000 <ferror@plt+0x14940>
  4034b0:	ldr	w0, [x0, #472]
  4034b4:	bl	401620 <errx@plt>
  4034b8:	mov	w3, #0x0                   	// #0
  4034bc:	mov	w2, #0xa                   	// #10
  4034c0:	add	x1, sp, #0x38
  4034c4:	mov	x0, x19
  4034c8:	bl	401460 <__strtol_internal@plt>
  4034cc:	ldr	w1, [x20]
  4034d0:	cbnz	w1, 4034fc <ferror@plt+0x1e3c>
  4034d4:	ldr	x1, [sp, #56]
  4034d8:	cmp	x1, x19
  4034dc:	b.eq	40349c <ferror@plt+0x1ddc>  // b.none
  4034e0:	cbz	x1, 4034ec <ferror@plt+0x1e2c>
  4034e4:	ldrsb	w1, [x1]
  4034e8:	cbnz	w1, 40349c <ferror@plt+0x1ddc>
  4034ec:	ldp	x19, x20, [sp, #16]
  4034f0:	ldr	x21, [sp, #32]
  4034f4:	ldp	x29, x30, [sp], #64
  4034f8:	ret
  4034fc:	cmp	w1, #0x22
  403500:	b.ne	40349c <ferror@plt+0x1ddc>  // b.any
  403504:	mov	x3, x19
  403508:	mov	x2, x21
  40350c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403510:	add	x1, x1, #0xee0
  403514:	adrp	x0, 416000 <ferror@plt+0x14940>
  403518:	ldr	w0, [x0, #472]
  40351c:	bl	401690 <err@plt>
  403520:	stp	x29, x30, [sp, #-32]!
  403524:	mov	x29, sp
  403528:	stp	x19, x20, [sp, #16]
  40352c:	mov	x20, x0
  403530:	mov	x19, x1
  403534:	bl	403468 <ferror@plt+0x1da8>
  403538:	mov	x2, #0x80000000            	// #2147483648
  40353c:	add	x2, x0, x2
  403540:	mov	x1, #0xffffffff            	// #4294967295
  403544:	cmp	x2, x1
  403548:	b.hi	403558 <ferror@plt+0x1e98>  // b.pmore
  40354c:	ldp	x19, x20, [sp, #16]
  403550:	ldp	x29, x30, [sp], #32
  403554:	ret
  403558:	bl	401660 <__errno_location@plt>
  40355c:	mov	w1, #0x22                  	// #34
  403560:	str	w1, [x0]
  403564:	mov	x3, x20
  403568:	mov	x2, x19
  40356c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403570:	add	x1, x1, #0xee0
  403574:	adrp	x0, 416000 <ferror@plt+0x14940>
  403578:	ldr	w0, [x0, #472]
  40357c:	bl	401690 <err@plt>
  403580:	stp	x29, x30, [sp, #-32]!
  403584:	mov	x29, sp
  403588:	stp	x19, x20, [sp, #16]
  40358c:	mov	x20, x0
  403590:	mov	x19, x1
  403594:	bl	403520 <ferror@plt+0x1e60>
  403598:	add	w2, w0, #0x8, lsl #12
  40359c:	mov	w1, #0xffff                	// #65535
  4035a0:	cmp	w2, w1
  4035a4:	b.hi	4035b4 <ferror@plt+0x1ef4>  // b.pmore
  4035a8:	ldp	x19, x20, [sp, #16]
  4035ac:	ldp	x29, x30, [sp], #32
  4035b0:	ret
  4035b4:	bl	401660 <__errno_location@plt>
  4035b8:	mov	w1, #0x22                  	// #34
  4035bc:	str	w1, [x0]
  4035c0:	mov	x3, x20
  4035c4:	mov	x2, x19
  4035c8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4035cc:	add	x1, x1, #0xee0
  4035d0:	adrp	x0, 416000 <ferror@plt+0x14940>
  4035d4:	ldr	w0, [x0, #472]
  4035d8:	bl	401690 <err@plt>
  4035dc:	stp	x29, x30, [sp, #-16]!
  4035e0:	mov	x29, sp
  4035e4:	mov	w2, #0xa                   	// #10
  4035e8:	bl	402b0c <ferror@plt+0x144c>
  4035ec:	ldp	x29, x30, [sp], #16
  4035f0:	ret
  4035f4:	stp	x29, x30, [sp, #-16]!
  4035f8:	mov	x29, sp
  4035fc:	mov	w2, #0x10                  	// #16
  403600:	bl	402b0c <ferror@plt+0x144c>
  403604:	ldp	x29, x30, [sp], #16
  403608:	ret
  40360c:	stp	x29, x30, [sp, #-64]!
  403610:	mov	x29, sp
  403614:	stp	x19, x20, [sp, #16]
  403618:	str	x21, [sp, #32]
  40361c:	mov	x19, x0
  403620:	mov	x21, x1
  403624:	str	xzr, [sp, #56]
  403628:	bl	401660 <__errno_location@plt>
  40362c:	str	wzr, [x0]
  403630:	cbz	x19, 403640 <ferror@plt+0x1f80>
  403634:	mov	x20, x0
  403638:	ldrsb	w0, [x19]
  40363c:	cbnz	w0, 40365c <ferror@plt+0x1f9c>
  403640:	mov	x3, x19
  403644:	mov	x2, x21
  403648:	adrp	x1, 404000 <ferror@plt+0x2940>
  40364c:	add	x1, x1, #0xee0
  403650:	adrp	x0, 416000 <ferror@plt+0x14940>
  403654:	ldr	w0, [x0, #472]
  403658:	bl	401620 <errx@plt>
  40365c:	add	x1, sp, #0x38
  403660:	mov	x0, x19
  403664:	bl	4013b0 <strtod@plt>
  403668:	ldr	w0, [x20]
  40366c:	cbnz	w0, 403698 <ferror@plt+0x1fd8>
  403670:	ldr	x0, [sp, #56]
  403674:	cmp	x0, x19
  403678:	b.eq	403640 <ferror@plt+0x1f80>  // b.none
  40367c:	cbz	x0, 403688 <ferror@plt+0x1fc8>
  403680:	ldrsb	w0, [x0]
  403684:	cbnz	w0, 403640 <ferror@plt+0x1f80>
  403688:	ldp	x19, x20, [sp, #16]
  40368c:	ldr	x21, [sp, #32]
  403690:	ldp	x29, x30, [sp], #64
  403694:	ret
  403698:	cmp	w0, #0x22
  40369c:	b.ne	403640 <ferror@plt+0x1f80>  // b.any
  4036a0:	mov	x3, x19
  4036a4:	mov	x2, x21
  4036a8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4036ac:	add	x1, x1, #0xee0
  4036b0:	adrp	x0, 416000 <ferror@plt+0x14940>
  4036b4:	ldr	w0, [x0, #472]
  4036b8:	bl	401690 <err@plt>
  4036bc:	stp	x29, x30, [sp, #-64]!
  4036c0:	mov	x29, sp
  4036c4:	stp	x19, x20, [sp, #16]
  4036c8:	str	x21, [sp, #32]
  4036cc:	mov	x19, x0
  4036d0:	mov	x21, x1
  4036d4:	str	xzr, [sp, #56]
  4036d8:	bl	401660 <__errno_location@plt>
  4036dc:	str	wzr, [x0]
  4036e0:	cbz	x19, 4036f0 <ferror@plt+0x2030>
  4036e4:	mov	x20, x0
  4036e8:	ldrsb	w0, [x19]
  4036ec:	cbnz	w0, 40370c <ferror@plt+0x204c>
  4036f0:	mov	x3, x19
  4036f4:	mov	x2, x21
  4036f8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4036fc:	add	x1, x1, #0xee0
  403700:	adrp	x0, 416000 <ferror@plt+0x14940>
  403704:	ldr	w0, [x0, #472]
  403708:	bl	401620 <errx@plt>
  40370c:	mov	w2, #0xa                   	// #10
  403710:	add	x1, sp, #0x38
  403714:	mov	x0, x19
  403718:	bl	401570 <strtol@plt>
  40371c:	ldr	w1, [x20]
  403720:	cbnz	w1, 40374c <ferror@plt+0x208c>
  403724:	ldr	x1, [sp, #56]
  403728:	cmp	x1, x19
  40372c:	b.eq	4036f0 <ferror@plt+0x2030>  // b.none
  403730:	cbz	x1, 40373c <ferror@plt+0x207c>
  403734:	ldrsb	w1, [x1]
  403738:	cbnz	w1, 4036f0 <ferror@plt+0x2030>
  40373c:	ldp	x19, x20, [sp, #16]
  403740:	ldr	x21, [sp, #32]
  403744:	ldp	x29, x30, [sp], #64
  403748:	ret
  40374c:	cmp	w1, #0x22
  403750:	b.ne	4036f0 <ferror@plt+0x2030>  // b.any
  403754:	mov	x3, x19
  403758:	mov	x2, x21
  40375c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403760:	add	x1, x1, #0xee0
  403764:	adrp	x0, 416000 <ferror@plt+0x14940>
  403768:	ldr	w0, [x0, #472]
  40376c:	bl	401690 <err@plt>
  403770:	stp	x29, x30, [sp, #-64]!
  403774:	mov	x29, sp
  403778:	stp	x19, x20, [sp, #16]
  40377c:	str	x21, [sp, #32]
  403780:	mov	x19, x0
  403784:	mov	x21, x1
  403788:	str	xzr, [sp, #56]
  40378c:	bl	401660 <__errno_location@plt>
  403790:	str	wzr, [x0]
  403794:	cbz	x19, 4037a4 <ferror@plt+0x20e4>
  403798:	mov	x20, x0
  40379c:	ldrsb	w0, [x19]
  4037a0:	cbnz	w0, 4037c0 <ferror@plt+0x2100>
  4037a4:	mov	x3, x19
  4037a8:	mov	x2, x21
  4037ac:	adrp	x1, 404000 <ferror@plt+0x2940>
  4037b0:	add	x1, x1, #0xee0
  4037b4:	adrp	x0, 416000 <ferror@plt+0x14940>
  4037b8:	ldr	w0, [x0, #472]
  4037bc:	bl	401620 <errx@plt>
  4037c0:	mov	w2, #0xa                   	// #10
  4037c4:	add	x1, sp, #0x38
  4037c8:	mov	x0, x19
  4037cc:	bl	401360 <strtoul@plt>
  4037d0:	ldr	w1, [x20]
  4037d4:	cbnz	w1, 403800 <ferror@plt+0x2140>
  4037d8:	ldr	x1, [sp, #56]
  4037dc:	cmp	x1, x19
  4037e0:	b.eq	4037a4 <ferror@plt+0x20e4>  // b.none
  4037e4:	cbz	x1, 4037f0 <ferror@plt+0x2130>
  4037e8:	ldrsb	w1, [x1]
  4037ec:	cbnz	w1, 4037a4 <ferror@plt+0x20e4>
  4037f0:	ldp	x19, x20, [sp, #16]
  4037f4:	ldr	x21, [sp, #32]
  4037f8:	ldp	x29, x30, [sp], #64
  4037fc:	ret
  403800:	cmp	w1, #0x22
  403804:	b.ne	4037a4 <ferror@plt+0x20e4>  // b.any
  403808:	mov	x3, x19
  40380c:	mov	x2, x21
  403810:	adrp	x1, 404000 <ferror@plt+0x2940>
  403814:	add	x1, x1, #0xee0
  403818:	adrp	x0, 416000 <ferror@plt+0x14940>
  40381c:	ldr	w0, [x0, #472]
  403820:	bl	401690 <err@plt>
  403824:	stp	x29, x30, [sp, #-48]!
  403828:	mov	x29, sp
  40382c:	stp	x19, x20, [sp, #16]
  403830:	mov	x20, x0
  403834:	mov	x19, x1
  403838:	add	x1, sp, #0x28
  40383c:	bl	403180 <ferror@plt+0x1ac0>
  403840:	cbz	w0, 40386c <ferror@plt+0x21ac>
  403844:	bl	401660 <__errno_location@plt>
  403848:	ldr	w0, [x0]
  40384c:	cbz	w0, 40387c <ferror@plt+0x21bc>
  403850:	mov	x3, x20
  403854:	mov	x2, x19
  403858:	adrp	x1, 404000 <ferror@plt+0x2940>
  40385c:	add	x1, x1, #0xee0
  403860:	adrp	x0, 416000 <ferror@plt+0x14940>
  403864:	ldr	w0, [x0, #472]
  403868:	bl	401690 <err@plt>
  40386c:	ldr	x0, [sp, #40]
  403870:	ldp	x19, x20, [sp, #16]
  403874:	ldp	x29, x30, [sp], #48
  403878:	ret
  40387c:	mov	x3, x20
  403880:	mov	x2, x19
  403884:	adrp	x1, 404000 <ferror@plt+0x2940>
  403888:	add	x1, x1, #0xee0
  40388c:	adrp	x0, 416000 <ferror@plt+0x14940>
  403890:	ldr	w0, [x0, #472]
  403894:	bl	401620 <errx@plt>
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	mov	x29, sp
  4038a0:	str	x19, [sp, #16]
  4038a4:	mov	x19, x1
  4038a8:	mov	x1, x2
  4038ac:	bl	40360c <ferror@plt+0x1f4c>
  4038b0:	fcvtzs	d1, d0
  4038b4:	str	d1, [x19]
  4038b8:	scvtf	d1, d1
  4038bc:	fsub	d0, d0, d1
  4038c0:	mov	x0, #0x848000000000        	// #145685290680320
  4038c4:	movk	x0, #0x412e, lsl #48
  4038c8:	fmov	d1, x0
  4038cc:	fmul	d0, d0, d1
  4038d0:	fcvtzs	d0, d0
  4038d4:	str	d0, [x19, #8]
  4038d8:	ldr	x19, [sp, #16]
  4038dc:	ldp	x29, x30, [sp], #32
  4038e0:	ret
  4038e4:	mov	w2, w0
  4038e8:	mov	x0, x1
  4038ec:	and	w1, w2, #0xf000
  4038f0:	cmp	w1, #0x4, lsl #12
  4038f4:	b.eq	40393c <ferror@plt+0x227c>  // b.none
  4038f8:	cmp	w1, #0xa, lsl #12
  4038fc:	b.eq	403a68 <ferror@plt+0x23a8>  // b.none
  403900:	cmp	w1, #0x2, lsl #12
  403904:	b.eq	403a78 <ferror@plt+0x23b8>  // b.none
  403908:	cmp	w1, #0x6, lsl #12
  40390c:	b.eq	403a88 <ferror@plt+0x23c8>  // b.none
  403910:	cmp	w1, #0xc, lsl #12
  403914:	b.eq	403a98 <ferror@plt+0x23d8>  // b.none
  403918:	cmp	w1, #0x1, lsl #12
  40391c:	b.eq	403aa8 <ferror@plt+0x23e8>  // b.none
  403920:	mov	w3, #0x0                   	// #0
  403924:	cmp	w1, #0x8, lsl #12
  403928:	b.ne	403948 <ferror@plt+0x2288>  // b.any
  40392c:	mov	w1, #0x2d                  	// #45
  403930:	strb	w1, [x0]
  403934:	mov	w3, #0x1                   	// #1
  403938:	b	403948 <ferror@plt+0x2288>
  40393c:	mov	w1, #0x64                  	// #100
  403940:	strb	w1, [x0]
  403944:	mov	w3, #0x1                   	// #1
  403948:	tst	x2, #0x100
  40394c:	mov	w1, #0x72                  	// #114
  403950:	mov	w4, #0x2d                  	// #45
  403954:	csel	w1, w1, w4, ne  // ne = any
  403958:	add	w4, w3, #0x1
  40395c:	and	x5, x3, #0xffff
  403960:	strb	w1, [x0, x5]
  403964:	tst	x2, #0x80
  403968:	mov	w5, #0x77                  	// #119
  40396c:	mov	w1, #0x2d                  	// #45
  403970:	csel	w5, w5, w1, ne  // ne = any
  403974:	add	w1, w3, #0x2
  403978:	and	w1, w1, #0xffff
  40397c:	and	x4, x4, #0x3
  403980:	strb	w5, [x0, x4]
  403984:	tbz	w2, #11, 403ab8 <ferror@plt+0x23f8>
  403988:	tst	x2, #0x40
  40398c:	mov	w5, #0x73                  	// #115
  403990:	mov	w4, #0x53                  	// #83
  403994:	csel	w5, w5, w4, ne  // ne = any
  403998:	add	w4, w3, #0x3
  40399c:	and	x1, x1, #0xffff
  4039a0:	strb	w5, [x0, x1]
  4039a4:	tst	x2, #0x20
  4039a8:	mov	w5, #0x72                  	// #114
  4039ac:	mov	w1, #0x2d                  	// #45
  4039b0:	csel	w5, w5, w1, ne  // ne = any
  4039b4:	add	w1, w3, #0x4
  4039b8:	and	x4, x4, #0x7
  4039bc:	strb	w5, [x0, x4]
  4039c0:	tst	x2, #0x10
  4039c4:	mov	w5, #0x77                  	// #119
  4039c8:	mov	w4, #0x2d                  	// #45
  4039cc:	csel	w5, w5, w4, ne  // ne = any
  4039d0:	add	w4, w3, #0x5
  4039d4:	and	w4, w4, #0xffff
  4039d8:	and	x1, x1, #0xf
  4039dc:	strb	w5, [x0, x1]
  4039e0:	tbz	w2, #10, 403acc <ferror@plt+0x240c>
  4039e4:	tst	x2, #0x8
  4039e8:	mov	w5, #0x73                  	// #115
  4039ec:	mov	w1, #0x53                  	// #83
  4039f0:	csel	w5, w5, w1, ne  // ne = any
  4039f4:	add	w1, w3, #0x6
  4039f8:	and	x4, x4, #0xffff
  4039fc:	strb	w5, [x0, x4]
  403a00:	tst	x2, #0x4
  403a04:	mov	w5, #0x72                  	// #114
  403a08:	mov	w4, #0x2d                  	// #45
  403a0c:	csel	w5, w5, w4, ne  // ne = any
  403a10:	add	w4, w3, #0x7
  403a14:	and	x1, x1, #0xf
  403a18:	strb	w5, [x0, x1]
  403a1c:	tst	x2, #0x2
  403a20:	mov	w5, #0x77                  	// #119
  403a24:	mov	w1, #0x2d                  	// #45
  403a28:	csel	w5, w5, w1, ne  // ne = any
  403a2c:	add	w1, w3, #0x8
  403a30:	and	w1, w1, #0xffff
  403a34:	and	x4, x4, #0xf
  403a38:	strb	w5, [x0, x4]
  403a3c:	tbz	w2, #9, 403ae0 <ferror@plt+0x2420>
  403a40:	tst	x2, #0x1
  403a44:	mov	w2, #0x74                  	// #116
  403a48:	mov	w4, #0x54                  	// #84
  403a4c:	csel	w2, w2, w4, ne  // ne = any
  403a50:	and	x1, x1, #0xffff
  403a54:	strb	w2, [x0, x1]
  403a58:	add	w3, w3, #0x9
  403a5c:	and	x3, x3, #0xffff
  403a60:	strb	wzr, [x0, x3]
  403a64:	ret
  403a68:	mov	w1, #0x6c                  	// #108
  403a6c:	strb	w1, [x0]
  403a70:	mov	w3, #0x1                   	// #1
  403a74:	b	403948 <ferror@plt+0x2288>
  403a78:	mov	w1, #0x63                  	// #99
  403a7c:	strb	w1, [x0]
  403a80:	mov	w3, #0x1                   	// #1
  403a84:	b	403948 <ferror@plt+0x2288>
  403a88:	mov	w1, #0x62                  	// #98
  403a8c:	strb	w1, [x0]
  403a90:	mov	w3, #0x1                   	// #1
  403a94:	b	403948 <ferror@plt+0x2288>
  403a98:	mov	w1, #0x73                  	// #115
  403a9c:	strb	w1, [x0]
  403aa0:	mov	w3, #0x1                   	// #1
  403aa4:	b	403948 <ferror@plt+0x2288>
  403aa8:	mov	w1, #0x70                  	// #112
  403aac:	strb	w1, [x0]
  403ab0:	mov	w3, #0x1                   	// #1
  403ab4:	b	403948 <ferror@plt+0x2288>
  403ab8:	tst	x2, #0x40
  403abc:	mov	w5, #0x78                  	// #120
  403ac0:	mov	w4, #0x2d                  	// #45
  403ac4:	csel	w5, w5, w4, ne  // ne = any
  403ac8:	b	403998 <ferror@plt+0x22d8>
  403acc:	tst	x2, #0x8
  403ad0:	mov	w5, #0x78                  	// #120
  403ad4:	mov	w1, #0x2d                  	// #45
  403ad8:	csel	w5, w5, w1, ne  // ne = any
  403adc:	b	4039f4 <ferror@plt+0x2334>
  403ae0:	tst	x2, #0x1
  403ae4:	mov	w2, #0x78                  	// #120
  403ae8:	mov	w4, #0x2d                  	// #45
  403aec:	csel	w2, w2, w4, ne  // ne = any
  403af0:	b	403a50 <ferror@plt+0x2390>
  403af4:	stp	x29, x30, [sp, #-80]!
  403af8:	mov	x29, sp
  403afc:	stp	x19, x20, [sp, #16]
  403b00:	add	x5, sp, #0x28
  403b04:	tbz	w0, #1, 403b14 <ferror@plt+0x2454>
  403b08:	mov	w2, #0x20                  	// #32
  403b0c:	strb	w2, [sp, #40]
  403b10:	add	x5, sp, #0x29
  403b14:	cmp	x1, #0x3ff
  403b18:	b.ls	403ca8 <ferror@plt+0x25e8>  // b.plast
  403b1c:	mov	x2, #0xfffff               	// #1048575
  403b20:	cmp	x1, x2
  403b24:	b.ls	403bc0 <ferror@plt+0x2500>  // b.plast
  403b28:	mov	x2, #0x3fffffff            	// #1073741823
  403b2c:	cmp	x1, x2
  403b30:	b.ls	403bc8 <ferror@plt+0x2508>  // b.plast
  403b34:	mov	x2, #0xffffffffff          	// #1099511627775
  403b38:	cmp	x1, x2
  403b3c:	b.ls	403bd0 <ferror@plt+0x2510>  // b.plast
  403b40:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403b44:	cmp	x1, x2
  403b48:	b.ls	403bd8 <ferror@plt+0x2518>  // b.plast
  403b4c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403b50:	cmp	x1, x2
  403b54:	mov	w19, #0x3c                  	// #60
  403b58:	mov	w2, #0x46                  	// #70
  403b5c:	csel	w19, w19, w2, ls  // ls = plast
  403b60:	sub	w4, w19, #0xa
  403b64:	mov	w3, #0x6667                	// #26215
  403b68:	movk	w3, #0x6666, lsl #16
  403b6c:	smull	x3, w4, w3
  403b70:	asr	x3, x3, #34
  403b74:	sub	w3, w3, w4, asr #31
  403b78:	adrp	x2, 404000 <ferror@plt+0x2940>
  403b7c:	add	x2, x2, #0xf18
  403b80:	ldrsb	w3, [x2, w3, sxtw]
  403b84:	lsr	x20, x1, x4
  403b88:	mov	x2, #0xffffffffffffffff    	// #-1
  403b8c:	lsl	x2, x2, x4
  403b90:	bic	x1, x1, x2
  403b94:	strb	w3, [x5]
  403b98:	and	w2, w0, #0x1
  403b9c:	cmp	w3, #0x42
  403ba0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403ba4:	b.eq	403cbc <ferror@plt+0x25fc>  // b.none
  403ba8:	mov	w2, #0x69                  	// #105
  403bac:	strb	w2, [x5, #1]
  403bb0:	add	x2, x5, #0x3
  403bb4:	mov	w3, #0x42                  	// #66
  403bb8:	strb	w3, [x5, #2]
  403bbc:	b	403cc0 <ferror@plt+0x2600>
  403bc0:	mov	w19, #0x14                  	// #20
  403bc4:	b	403b60 <ferror@plt+0x24a0>
  403bc8:	mov	w19, #0x1e                  	// #30
  403bcc:	b	403b60 <ferror@plt+0x24a0>
  403bd0:	mov	w19, #0x28                  	// #40
  403bd4:	b	403b60 <ferror@plt+0x24a0>
  403bd8:	mov	w19, #0x32                  	// #50
  403bdc:	b	403b60 <ferror@plt+0x24a0>
  403be0:	sub	w19, w19, #0x14
  403be4:	lsr	x19, x1, x19
  403be8:	add	x19, x19, #0x32
  403bec:	lsr	x19, x19, #2
  403bf0:	mov	x0, #0xf5c3                	// #62915
  403bf4:	movk	x0, #0x5c28, lsl #16
  403bf8:	movk	x0, #0xc28f, lsl #32
  403bfc:	movk	x0, #0x28f5, lsl #48
  403c00:	umulh	x19, x19, x0
  403c04:	lsr	x19, x19, #2
  403c08:	cmp	x19, #0xa
  403c0c:	b.eq	403c5c <ferror@plt+0x259c>  // b.none
  403c10:	cbz	x19, 403c60 <ferror@plt+0x25a0>
  403c14:	bl	401400 <localeconv@plt>
  403c18:	cbz	x0, 403c90 <ferror@plt+0x25d0>
  403c1c:	ldr	x4, [x0]
  403c20:	cbz	x4, 403c9c <ferror@plt+0x25dc>
  403c24:	ldrsb	w1, [x4]
  403c28:	adrp	x0, 404000 <ferror@plt+0x2940>
  403c2c:	add	x0, x0, #0xf10
  403c30:	cmp	w1, #0x0
  403c34:	csel	x4, x0, x4, eq  // eq = none
  403c38:	add	x6, sp, #0x28
  403c3c:	mov	x5, x19
  403c40:	mov	w3, w20
  403c44:	adrp	x2, 404000 <ferror@plt+0x2940>
  403c48:	add	x2, x2, #0xf20
  403c4c:	mov	x1, #0x20                  	// #32
  403c50:	add	x0, sp, #0x30
  403c54:	bl	4013f0 <snprintf@plt>
  403c58:	b	403c7c <ferror@plt+0x25bc>
  403c5c:	add	w20, w20, #0x1
  403c60:	add	x4, sp, #0x28
  403c64:	mov	w3, w20
  403c68:	adrp	x2, 404000 <ferror@plt+0x2940>
  403c6c:	add	x2, x2, #0xf30
  403c70:	mov	x1, #0x20                  	// #32
  403c74:	add	x0, sp, #0x30
  403c78:	bl	4013f0 <snprintf@plt>
  403c7c:	add	x0, sp, #0x30
  403c80:	bl	4014d0 <strdup@plt>
  403c84:	ldp	x19, x20, [sp, #16]
  403c88:	ldp	x29, x30, [sp], #80
  403c8c:	ret
  403c90:	adrp	x4, 404000 <ferror@plt+0x2940>
  403c94:	add	x4, x4, #0xf10
  403c98:	b	403c38 <ferror@plt+0x2578>
  403c9c:	adrp	x4, 404000 <ferror@plt+0x2940>
  403ca0:	add	x4, x4, #0xf10
  403ca4:	b	403c38 <ferror@plt+0x2578>
  403ca8:	mov	w20, w1
  403cac:	mov	w1, #0x42                  	// #66
  403cb0:	strb	w1, [x5]
  403cb4:	mov	w19, #0xa                   	// #10
  403cb8:	mov	x1, #0x0                   	// #0
  403cbc:	add	x2, x5, #0x1
  403cc0:	strb	wzr, [x2]
  403cc4:	cbz	x1, 403c60 <ferror@plt+0x25a0>
  403cc8:	tbz	w0, #2, 403be0 <ferror@plt+0x2520>
  403ccc:	sub	w19, w19, #0x14
  403cd0:	lsr	x19, x1, x19
  403cd4:	add	x19, x19, #0x5
  403cd8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403cdc:	movk	x0, #0xcccd
  403ce0:	umulh	x19, x19, x0
  403ce4:	lsr	x19, x19, #3
  403ce8:	umulh	x0, x19, x0
  403cec:	lsr	x0, x0, #3
  403cf0:	add	x0, x0, x0, lsl #2
  403cf4:	cmp	x19, x0, lsl #1
  403cf8:	b.ne	403c10 <ferror@plt+0x2550>  // b.any
  403cfc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403d00:	movk	x0, #0xcccd
  403d04:	umulh	x19, x19, x0
  403d08:	lsr	x19, x19, #3
  403d0c:	b	403c10 <ferror@plt+0x2550>
  403d10:	cbz	x0, 403df0 <ferror@plt+0x2730>
  403d14:	stp	x29, x30, [sp, #-64]!
  403d18:	mov	x29, sp
  403d1c:	stp	x19, x20, [sp, #16]
  403d20:	stp	x21, x22, [sp, #32]
  403d24:	stp	x23, x24, [sp, #48]
  403d28:	mov	x19, x0
  403d2c:	mov	x24, x1
  403d30:	mov	x22, x2
  403d34:	mov	x23, x3
  403d38:	ldrsb	w4, [x0]
  403d3c:	cbz	w4, 403df8 <ferror@plt+0x2738>
  403d40:	cmp	x1, #0x0
  403d44:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403d48:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403d4c:	b.eq	403e00 <ferror@plt+0x2740>  // b.none
  403d50:	mov	x21, #0x0                   	// #0
  403d54:	mov	x0, #0x0                   	// #0
  403d58:	b	403db0 <ferror@plt+0x26f0>
  403d5c:	ldrsb	w1, [x19, #1]
  403d60:	mov	x20, x19
  403d64:	cbnz	w1, 403d6c <ferror@plt+0x26ac>
  403d68:	add	x20, x19, #0x1
  403d6c:	cmp	x0, #0x0
  403d70:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403d74:	b.eq	403da8 <ferror@plt+0x26e8>  // b.none
  403d78:	cmp	x0, x20
  403d7c:	b.cs	403e10 <ferror@plt+0x2750>  // b.hs, b.nlast
  403d80:	sub	x1, x20, x0
  403d84:	blr	x23
  403d88:	cmn	w0, #0x1
  403d8c:	b.eq	403ddc <ferror@plt+0x271c>  // b.none
  403d90:	add	x1, x21, #0x1
  403d94:	str	w0, [x24, x21, lsl #2]
  403d98:	ldrsb	w0, [x20]
  403d9c:	cbz	w0, 403dd4 <ferror@plt+0x2714>
  403da0:	mov	x21, x1
  403da4:	mov	x0, #0x0                   	// #0
  403da8:	ldrsb	w4, [x19, #1]!
  403dac:	cbz	w4, 403dd8 <ferror@plt+0x2718>
  403db0:	cmp	x22, x21
  403db4:	b.ls	403e08 <ferror@plt+0x2748>  // b.plast
  403db8:	cmp	x0, #0x0
  403dbc:	csel	x0, x0, x19, ne  // ne = any
  403dc0:	cmp	w4, #0x2c
  403dc4:	b.eq	403d5c <ferror@plt+0x269c>  // b.none
  403dc8:	ldrsb	w1, [x19, #1]
  403dcc:	cbz	w1, 403d68 <ferror@plt+0x26a8>
  403dd0:	b	403da8 <ferror@plt+0x26e8>
  403dd4:	mov	x21, x1
  403dd8:	mov	w0, w21
  403ddc:	ldp	x19, x20, [sp, #16]
  403de0:	ldp	x21, x22, [sp, #32]
  403de4:	ldp	x23, x24, [sp, #48]
  403de8:	ldp	x29, x30, [sp], #64
  403dec:	ret
  403df0:	mov	w0, #0xffffffff            	// #-1
  403df4:	ret
  403df8:	mov	w0, #0xffffffff            	// #-1
  403dfc:	b	403ddc <ferror@plt+0x271c>
  403e00:	mov	w0, #0xffffffff            	// #-1
  403e04:	b	403ddc <ferror@plt+0x271c>
  403e08:	mov	w0, #0xfffffffe            	// #-2
  403e0c:	b	403ddc <ferror@plt+0x271c>
  403e10:	mov	w0, #0xffffffff            	// #-1
  403e14:	b	403ddc <ferror@plt+0x271c>
  403e18:	cbz	x0, 403e90 <ferror@plt+0x27d0>
  403e1c:	stp	x29, x30, [sp, #-32]!
  403e20:	mov	x29, sp
  403e24:	str	x19, [sp, #16]
  403e28:	mov	x19, x3
  403e2c:	mov	x3, x4
  403e30:	ldrsb	w4, [x0]
  403e34:	cmp	x19, #0x0
  403e38:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403e3c:	b.eq	403e98 <ferror@plt+0x27d8>  // b.none
  403e40:	ldr	x5, [x19]
  403e44:	cmp	x5, x2
  403e48:	b.hi	403ea0 <ferror@plt+0x27e0>  // b.pmore
  403e4c:	cmp	w4, #0x2b
  403e50:	b.eq	403e88 <ferror@plt+0x27c8>  // b.none
  403e54:	str	xzr, [x19]
  403e58:	ldr	x4, [x19]
  403e5c:	sub	x2, x2, x4
  403e60:	add	x1, x1, x4, lsl #2
  403e64:	bl	403d10 <ferror@plt+0x2650>
  403e68:	cmp	w0, #0x0
  403e6c:	b.le	403e7c <ferror@plt+0x27bc>
  403e70:	ldr	x1, [x19]
  403e74:	add	x1, x1, w0, sxtw
  403e78:	str	x1, [x19]
  403e7c:	ldr	x19, [sp, #16]
  403e80:	ldp	x29, x30, [sp], #32
  403e84:	ret
  403e88:	add	x0, x0, #0x1
  403e8c:	b	403e58 <ferror@plt+0x2798>
  403e90:	mov	w0, #0xffffffff            	// #-1
  403e94:	ret
  403e98:	mov	w0, #0xffffffff            	// #-1
  403e9c:	b	403e7c <ferror@plt+0x27bc>
  403ea0:	mov	w0, #0xffffffff            	// #-1
  403ea4:	b	403e7c <ferror@plt+0x27bc>
  403ea8:	cmp	x2, #0x0
  403eac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403eb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403eb4:	b.eq	403f90 <ferror@plt+0x28d0>  // b.none
  403eb8:	stp	x29, x30, [sp, #-64]!
  403ebc:	mov	x29, sp
  403ec0:	stp	x19, x20, [sp, #16]
  403ec4:	stp	x21, x22, [sp, #32]
  403ec8:	str	x23, [sp, #48]
  403ecc:	mov	x19, x0
  403ed0:	mov	x21, x1
  403ed4:	mov	x22, x2
  403ed8:	mov	x0, #0x0                   	// #0
  403edc:	mov	w23, #0x1                   	// #1
  403ee0:	b	403f54 <ferror@plt+0x2894>
  403ee4:	ldrsb	w1, [x19, #1]
  403ee8:	mov	x20, x19
  403eec:	cbnz	w1, 403ef4 <ferror@plt+0x2834>
  403ef0:	add	x20, x19, #0x1
  403ef4:	cmp	x0, #0x0
  403ef8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403efc:	b.eq	403f50 <ferror@plt+0x2890>  // b.none
  403f00:	cmp	x0, x20
  403f04:	b.cs	403f98 <ferror@plt+0x28d8>  // b.hs, b.nlast
  403f08:	sub	x1, x20, x0
  403f0c:	blr	x22
  403f10:	tbnz	w0, #31, 403f7c <ferror@plt+0x28bc>
  403f14:	add	w1, w0, #0x7
  403f18:	cmp	w0, #0x0
  403f1c:	csel	w1, w1, w0, lt  // lt = tstop
  403f20:	asr	w1, w1, #3
  403f24:	negs	w3, w0
  403f28:	and	w0, w0, #0x7
  403f2c:	and	w3, w3, #0x7
  403f30:	csneg	w0, w0, w3, mi  // mi = first
  403f34:	lsl	w3, w23, w0
  403f38:	ldrb	w0, [x21, w1, sxtw]
  403f3c:	orr	w3, w3, w0
  403f40:	strb	w3, [x21, w1, sxtw]
  403f44:	ldrsb	w0, [x20]
  403f48:	cbz	w0, 403fa0 <ferror@plt+0x28e0>
  403f4c:	mov	x0, #0x0                   	// #0
  403f50:	add	x19, x19, #0x1
  403f54:	ldrsb	w1, [x19]
  403f58:	cbz	w1, 403f78 <ferror@plt+0x28b8>
  403f5c:	cmp	x0, #0x0
  403f60:	csel	x0, x0, x19, ne  // ne = any
  403f64:	cmp	w1, #0x2c
  403f68:	b.eq	403ee4 <ferror@plt+0x2824>  // b.none
  403f6c:	ldrsb	w1, [x19, #1]
  403f70:	cbz	w1, 403ef0 <ferror@plt+0x2830>
  403f74:	b	403f50 <ferror@plt+0x2890>
  403f78:	mov	w0, #0x0                   	// #0
  403f7c:	ldp	x19, x20, [sp, #16]
  403f80:	ldp	x21, x22, [sp, #32]
  403f84:	ldr	x23, [sp, #48]
  403f88:	ldp	x29, x30, [sp], #64
  403f8c:	ret
  403f90:	mov	w0, #0xffffffea            	// #-22
  403f94:	ret
  403f98:	mov	w0, #0xffffffff            	// #-1
  403f9c:	b	403f7c <ferror@plt+0x28bc>
  403fa0:	mov	w0, #0x0                   	// #0
  403fa4:	b	403f7c <ferror@plt+0x28bc>
  403fa8:	cmp	x2, #0x0
  403fac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403fb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403fb4:	b.eq	404060 <ferror@plt+0x29a0>  // b.none
  403fb8:	stp	x29, x30, [sp, #-48]!
  403fbc:	mov	x29, sp
  403fc0:	stp	x19, x20, [sp, #16]
  403fc4:	stp	x21, x22, [sp, #32]
  403fc8:	mov	x19, x0
  403fcc:	mov	x21, x1
  403fd0:	mov	x22, x2
  403fd4:	mov	x0, #0x0                   	// #0
  403fd8:	b	404028 <ferror@plt+0x2968>
  403fdc:	ldrsb	w1, [x19, #1]
  403fe0:	mov	x20, x19
  403fe4:	cbnz	w1, 403fec <ferror@plt+0x292c>
  403fe8:	add	x20, x19, #0x1
  403fec:	cmp	x0, #0x0
  403ff0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403ff4:	b.eq	404024 <ferror@plt+0x2964>  // b.none
  403ff8:	cmp	x0, x20
  403ffc:	b.cs	404068 <ferror@plt+0x29a8>  // b.hs, b.nlast
  404000:	sub	x1, x20, x0
  404004:	blr	x22
  404008:	tbnz	x0, #63, 404050 <ferror@plt+0x2990>
  40400c:	ldr	x3, [x21]
  404010:	orr	x0, x3, x0
  404014:	str	x0, [x21]
  404018:	ldrsb	w0, [x20]
  40401c:	cbz	w0, 404070 <ferror@plt+0x29b0>
  404020:	mov	x0, #0x0                   	// #0
  404024:	add	x19, x19, #0x1
  404028:	ldrsb	w3, [x19]
  40402c:	cbz	w3, 40404c <ferror@plt+0x298c>
  404030:	cmp	x0, #0x0
  404034:	csel	x0, x0, x19, ne  // ne = any
  404038:	cmp	w3, #0x2c
  40403c:	b.eq	403fdc <ferror@plt+0x291c>  // b.none
  404040:	ldrsb	w1, [x19, #1]
  404044:	cbz	w1, 403fe8 <ferror@plt+0x2928>
  404048:	b	404024 <ferror@plt+0x2964>
  40404c:	mov	w0, #0x0                   	// #0
  404050:	ldp	x19, x20, [sp, #16]
  404054:	ldp	x21, x22, [sp, #32]
  404058:	ldp	x29, x30, [sp], #48
  40405c:	ret
  404060:	mov	w0, #0xffffffea            	// #-22
  404064:	ret
  404068:	mov	w0, #0xffffffff            	// #-1
  40406c:	b	404050 <ferror@plt+0x2990>
  404070:	mov	w0, #0x0                   	// #0
  404074:	b	404050 <ferror@plt+0x2990>
  404078:	stp	x29, x30, [sp, #-80]!
  40407c:	mov	x29, sp
  404080:	str	xzr, [sp, #72]
  404084:	cbz	x0, 4041d0 <ferror@plt+0x2b10>
  404088:	stp	x19, x20, [sp, #16]
  40408c:	stp	x21, x22, [sp, #32]
  404090:	str	x23, [sp, #48]
  404094:	mov	x19, x0
  404098:	mov	x23, x1
  40409c:	mov	x20, x2
  4040a0:	mov	w21, w3
  4040a4:	str	w3, [x1]
  4040a8:	str	w3, [x2]
  4040ac:	bl	401660 <__errno_location@plt>
  4040b0:	mov	x22, x0
  4040b4:	str	wzr, [x0]
  4040b8:	ldrsb	w0, [x19]
  4040bc:	cmp	w0, #0x3a
  4040c0:	b.eq	40411c <ferror@plt+0x2a5c>  // b.none
  4040c4:	mov	w2, #0xa                   	// #10
  4040c8:	add	x1, sp, #0x48
  4040cc:	mov	x0, x19
  4040d0:	bl	401570 <strtol@plt>
  4040d4:	str	w0, [x23]
  4040d8:	str	w0, [x20]
  4040dc:	ldr	w0, [x22]
  4040e0:	cbnz	w0, 404200 <ferror@plt+0x2b40>
  4040e4:	ldr	x1, [sp, #72]
  4040e8:	cmp	x1, #0x0
  4040ec:	ccmp	x1, x19, #0x4, ne  // ne = any
  4040f0:	b.eq	404214 <ferror@plt+0x2b54>  // b.none
  4040f4:	ldrsb	w2, [x1]
  4040f8:	cmp	w2, #0x3a
  4040fc:	b.eq	404164 <ferror@plt+0x2aa4>  // b.none
  404100:	cmp	w2, #0x2d
  404104:	b.eq	404180 <ferror@plt+0x2ac0>  // b.none
  404108:	ldp	x19, x20, [sp, #16]
  40410c:	ldp	x21, x22, [sp, #32]
  404110:	ldr	x23, [sp, #48]
  404114:	ldp	x29, x30, [sp], #80
  404118:	ret
  40411c:	add	x19, x19, #0x1
  404120:	mov	w2, #0xa                   	// #10
  404124:	add	x1, sp, #0x48
  404128:	mov	x0, x19
  40412c:	bl	401570 <strtol@plt>
  404130:	str	w0, [x20]
  404134:	ldr	w0, [x22]
  404138:	cbnz	w0, 4041d8 <ferror@plt+0x2b18>
  40413c:	ldr	x0, [sp, #72]
  404140:	cbz	x0, 4041ec <ferror@plt+0x2b2c>
  404144:	ldrsb	w1, [x0]
  404148:	cmp	w1, #0x0
  40414c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404150:	csetm	w0, eq  // eq = none
  404154:	ldp	x19, x20, [sp, #16]
  404158:	ldp	x21, x22, [sp, #32]
  40415c:	ldr	x23, [sp, #48]
  404160:	b	404114 <ferror@plt+0x2a54>
  404164:	ldrsb	w2, [x1, #1]
  404168:	cbnz	w2, 404180 <ferror@plt+0x2ac0>
  40416c:	str	w21, [x20]
  404170:	ldp	x19, x20, [sp, #16]
  404174:	ldp	x21, x22, [sp, #32]
  404178:	ldr	x23, [sp, #48]
  40417c:	b	404114 <ferror@plt+0x2a54>
  404180:	add	x19, x1, #0x1
  404184:	str	xzr, [sp, #72]
  404188:	str	wzr, [x22]
  40418c:	mov	w2, #0xa                   	// #10
  404190:	add	x1, sp, #0x48
  404194:	mov	x0, x19
  404198:	bl	401570 <strtol@plt>
  40419c:	str	w0, [x20]
  4041a0:	ldr	w0, [x22]
  4041a4:	cbnz	w0, 404228 <ferror@plt+0x2b68>
  4041a8:	ldr	x0, [sp, #72]
  4041ac:	cbz	x0, 40423c <ferror@plt+0x2b7c>
  4041b0:	ldrsb	w1, [x0]
  4041b4:	cmp	w1, #0x0
  4041b8:	ccmp	x0, x19, #0x4, eq  // eq = none
  4041bc:	csetm	w0, eq  // eq = none
  4041c0:	ldp	x19, x20, [sp, #16]
  4041c4:	ldp	x21, x22, [sp, #32]
  4041c8:	ldr	x23, [sp, #48]
  4041cc:	b	404114 <ferror@plt+0x2a54>
  4041d0:	mov	w0, #0x0                   	// #0
  4041d4:	b	404114 <ferror@plt+0x2a54>
  4041d8:	mov	w0, #0xffffffff            	// #-1
  4041dc:	ldp	x19, x20, [sp, #16]
  4041e0:	ldp	x21, x22, [sp, #32]
  4041e4:	ldr	x23, [sp, #48]
  4041e8:	b	404114 <ferror@plt+0x2a54>
  4041ec:	mov	w0, #0xffffffff            	// #-1
  4041f0:	ldp	x19, x20, [sp, #16]
  4041f4:	ldp	x21, x22, [sp, #32]
  4041f8:	ldr	x23, [sp, #48]
  4041fc:	b	404114 <ferror@plt+0x2a54>
  404200:	mov	w0, #0xffffffff            	// #-1
  404204:	ldp	x19, x20, [sp, #16]
  404208:	ldp	x21, x22, [sp, #32]
  40420c:	ldr	x23, [sp, #48]
  404210:	b	404114 <ferror@plt+0x2a54>
  404214:	mov	w0, #0xffffffff            	// #-1
  404218:	ldp	x19, x20, [sp, #16]
  40421c:	ldp	x21, x22, [sp, #32]
  404220:	ldr	x23, [sp, #48]
  404224:	b	404114 <ferror@plt+0x2a54>
  404228:	mov	w0, #0xffffffff            	// #-1
  40422c:	ldp	x19, x20, [sp, #16]
  404230:	ldp	x21, x22, [sp, #32]
  404234:	ldr	x23, [sp, #48]
  404238:	b	404114 <ferror@plt+0x2a54>
  40423c:	mov	w0, #0xffffffff            	// #-1
  404240:	ldp	x19, x20, [sp, #16]
  404244:	ldp	x21, x22, [sp, #32]
  404248:	ldr	x23, [sp, #48]
  40424c:	b	404114 <ferror@plt+0x2a54>
  404250:	cmp	x0, #0x0
  404254:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404258:	b.eq	404320 <ferror@plt+0x2c60>  // b.none
  40425c:	stp	x29, x30, [sp, #-80]!
  404260:	mov	x29, sp
  404264:	stp	x19, x20, [sp, #16]
  404268:	stp	x21, x22, [sp, #32]
  40426c:	stp	x23, x24, [sp, #48]
  404270:	mov	x20, x1
  404274:	add	x24, sp, #0x40
  404278:	add	x23, sp, #0x48
  40427c:	b	4042ac <ferror@plt+0x2bec>
  404280:	cmp	x19, #0x0
  404284:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404288:	ccmp	x21, x22, #0x0, ne  // ne = any
  40428c:	b.ne	404308 <ferror@plt+0x2c48>  // b.any
  404290:	mov	x2, x21
  404294:	mov	x1, x20
  404298:	mov	x0, x19
  40429c:	bl	401470 <strncmp@plt>
  4042a0:	cbnz	w0, 404308 <ferror@plt+0x2c48>
  4042a4:	add	x0, x19, x21
  4042a8:	add	x20, x20, x22
  4042ac:	mov	x1, x24
  4042b0:	bl	4029f0 <ferror@plt+0x1330>
  4042b4:	mov	x19, x0
  4042b8:	mov	x1, x23
  4042bc:	mov	x0, x20
  4042c0:	bl	4029f0 <ferror@plt+0x1330>
  4042c4:	mov	x20, x0
  4042c8:	ldr	x21, [sp, #64]
  4042cc:	ldr	x22, [sp, #72]
  4042d0:	adds	x0, x21, x22
  4042d4:	b.eq	404300 <ferror@plt+0x2c40>  // b.none
  4042d8:	cmp	x0, #0x1
  4042dc:	b.ne	404280 <ferror@plt+0x2bc0>  // b.any
  4042e0:	cbz	x19, 4042f0 <ferror@plt+0x2c30>
  4042e4:	ldrsb	w0, [x19]
  4042e8:	cmp	w0, #0x2f
  4042ec:	b.eq	404300 <ferror@plt+0x2c40>  // b.none
  4042f0:	cbz	x20, 404308 <ferror@plt+0x2c48>
  4042f4:	ldrsb	w0, [x20]
  4042f8:	cmp	w0, #0x2f
  4042fc:	b.ne	404280 <ferror@plt+0x2bc0>  // b.any
  404300:	mov	w0, #0x1                   	// #1
  404304:	b	40430c <ferror@plt+0x2c4c>
  404308:	mov	w0, #0x0                   	// #0
  40430c:	ldp	x19, x20, [sp, #16]
  404310:	ldp	x21, x22, [sp, #32]
  404314:	ldp	x23, x24, [sp, #48]
  404318:	ldp	x29, x30, [sp], #80
  40431c:	ret
  404320:	mov	w0, #0x0                   	// #0
  404324:	ret
  404328:	stp	x29, x30, [sp, #-64]!
  40432c:	mov	x29, sp
  404330:	stp	x19, x20, [sp, #16]
  404334:	mov	x19, x0
  404338:	orr	x0, x0, x1
  40433c:	cbz	x0, 4043c0 <ferror@plt+0x2d00>
  404340:	stp	x21, x22, [sp, #32]
  404344:	mov	x21, x1
  404348:	mov	x22, x2
  40434c:	cbz	x19, 4043d4 <ferror@plt+0x2d14>
  404350:	cbz	x1, 4043ec <ferror@plt+0x2d2c>
  404354:	stp	x23, x24, [sp, #48]
  404358:	mov	x0, x19
  40435c:	bl	401370 <strlen@plt>
  404360:	mov	x23, x0
  404364:	mvn	x0, x0
  404368:	mov	x20, #0x0                   	// #0
  40436c:	cmp	x0, x22
  404370:	b.cc	404400 <ferror@plt+0x2d40>  // b.lo, b.ul, b.last
  404374:	add	x24, x23, x22
  404378:	add	x0, x24, #0x1
  40437c:	bl	401440 <malloc@plt>
  404380:	mov	x20, x0
  404384:	cbz	x0, 40440c <ferror@plt+0x2d4c>
  404388:	mov	x2, x23
  40438c:	mov	x1, x19
  404390:	bl	401340 <memcpy@plt>
  404394:	mov	x2, x22
  404398:	mov	x1, x21
  40439c:	add	x0, x20, x23
  4043a0:	bl	401340 <memcpy@plt>
  4043a4:	strb	wzr, [x20, x24]
  4043a8:	ldp	x21, x22, [sp, #32]
  4043ac:	ldp	x23, x24, [sp, #48]
  4043b0:	mov	x0, x20
  4043b4:	ldp	x19, x20, [sp, #16]
  4043b8:	ldp	x29, x30, [sp], #64
  4043bc:	ret
  4043c0:	adrp	x0, 404000 <ferror@plt+0x2940>
  4043c4:	add	x0, x0, #0xa88
  4043c8:	bl	4014d0 <strdup@plt>
  4043cc:	mov	x20, x0
  4043d0:	b	4043b0 <ferror@plt+0x2cf0>
  4043d4:	mov	x1, x2
  4043d8:	mov	x0, x21
  4043dc:	bl	4015a0 <strndup@plt>
  4043e0:	mov	x20, x0
  4043e4:	ldp	x21, x22, [sp, #32]
  4043e8:	b	4043b0 <ferror@plt+0x2cf0>
  4043ec:	mov	x0, x19
  4043f0:	bl	4014d0 <strdup@plt>
  4043f4:	mov	x20, x0
  4043f8:	ldp	x21, x22, [sp, #32]
  4043fc:	b	4043b0 <ferror@plt+0x2cf0>
  404400:	ldp	x21, x22, [sp, #32]
  404404:	ldp	x23, x24, [sp, #48]
  404408:	b	4043b0 <ferror@plt+0x2cf0>
  40440c:	ldp	x21, x22, [sp, #32]
  404410:	ldp	x23, x24, [sp, #48]
  404414:	b	4043b0 <ferror@plt+0x2cf0>
  404418:	stp	x29, x30, [sp, #-32]!
  40441c:	mov	x29, sp
  404420:	stp	x19, x20, [sp, #16]
  404424:	mov	x20, x0
  404428:	mov	x19, x1
  40442c:	mov	x2, #0x0                   	// #0
  404430:	cbz	x1, 404440 <ferror@plt+0x2d80>
  404434:	mov	x0, x1
  404438:	bl	401370 <strlen@plt>
  40443c:	mov	x2, x0
  404440:	mov	x1, x19
  404444:	mov	x0, x20
  404448:	bl	404328 <ferror@plt+0x2c68>
  40444c:	ldp	x19, x20, [sp, #16]
  404450:	ldp	x29, x30, [sp], #32
  404454:	ret
  404458:	stp	x29, x30, [sp, #-288]!
  40445c:	mov	x29, sp
  404460:	str	x19, [sp, #16]
  404464:	mov	x19, x0
  404468:	str	x2, [sp, #240]
  40446c:	str	x3, [sp, #248]
  404470:	str	x4, [sp, #256]
  404474:	str	x5, [sp, #264]
  404478:	str	x6, [sp, #272]
  40447c:	str	x7, [sp, #280]
  404480:	str	q0, [sp, #112]
  404484:	str	q1, [sp, #128]
  404488:	str	q2, [sp, #144]
  40448c:	str	q3, [sp, #160]
  404490:	str	q4, [sp, #176]
  404494:	str	q5, [sp, #192]
  404498:	str	q6, [sp, #208]
  40449c:	str	q7, [sp, #224]
  4044a0:	add	x0, sp, #0x120
  4044a4:	str	x0, [sp, #80]
  4044a8:	str	x0, [sp, #88]
  4044ac:	add	x0, sp, #0xf0
  4044b0:	str	x0, [sp, #96]
  4044b4:	mov	w0, #0xffffffd0            	// #-48
  4044b8:	str	w0, [sp, #104]
  4044bc:	mov	w0, #0xffffff80            	// #-128
  4044c0:	str	w0, [sp, #108]
  4044c4:	ldp	x2, x3, [sp, #80]
  4044c8:	stp	x2, x3, [sp, #32]
  4044cc:	ldp	x2, x3, [sp, #96]
  4044d0:	stp	x2, x3, [sp, #48]
  4044d4:	add	x2, sp, #0x20
  4044d8:	add	x0, sp, #0x48
  4044dc:	bl	401590 <vasprintf@plt>
  4044e0:	tbnz	w0, #31, 404510 <ferror@plt+0x2e50>
  4044e4:	sxtw	x2, w0
  4044e8:	ldr	x1, [sp, #72]
  4044ec:	mov	x0, x19
  4044f0:	bl	404328 <ferror@plt+0x2c68>
  4044f4:	mov	x19, x0
  4044f8:	ldr	x0, [sp, #72]
  4044fc:	bl	401580 <free@plt>
  404500:	mov	x0, x19
  404504:	ldr	x19, [sp, #16]
  404508:	ldp	x29, x30, [sp], #288
  40450c:	ret
  404510:	mov	x19, #0x0                   	// #0
  404514:	b	404500 <ferror@plt+0x2e40>
  404518:	stp	x29, x30, [sp, #-80]!
  40451c:	mov	x29, sp
  404520:	stp	x19, x20, [sp, #16]
  404524:	stp	x21, x22, [sp, #32]
  404528:	mov	x19, x0
  40452c:	ldr	x21, [x0]
  404530:	ldrsb	w0, [x21]
  404534:	cbz	w0, 404668 <ferror@plt+0x2fa8>
  404538:	stp	x23, x24, [sp, #48]
  40453c:	mov	x24, x1
  404540:	mov	x22, x2
  404544:	mov	w23, w3
  404548:	mov	x1, x2
  40454c:	mov	x0, x21
  404550:	bl	4015b0 <strspn@plt>
  404554:	add	x20, x21, x0
  404558:	ldrsb	w21, [x21, x0]
  40455c:	cbz	w21, 4045d4 <ferror@plt+0x2f14>
  404560:	cbz	w23, 404638 <ferror@plt+0x2f78>
  404564:	mov	w1, w21
  404568:	adrp	x0, 404000 <ferror@plt+0x2940>
  40456c:	add	x0, x0, #0xf38
  404570:	bl	4015c0 <strchr@plt>
  404574:	cbz	x0, 4045f4 <ferror@plt+0x2f34>
  404578:	strb	w21, [sp, #72]
  40457c:	strb	wzr, [sp, #73]
  404580:	add	x23, x20, #0x1
  404584:	add	x1, sp, #0x48
  404588:	mov	x0, x23
  40458c:	bl	402a64 <ferror@plt+0x13a4>
  404590:	str	x0, [x24]
  404594:	add	x1, x20, x0
  404598:	ldrsb	w1, [x1, #1]
  40459c:	cmp	w1, #0x0
  4045a0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4045a4:	b.ne	4045e4 <ferror@plt+0x2f24>  // b.any
  4045a8:	add	x0, x0, #0x2
  4045ac:	add	x21, x20, x0
  4045b0:	ldrsb	w1, [x20, x0]
  4045b4:	cbz	w1, 4045c4 <ferror@plt+0x2f04>
  4045b8:	mov	x0, x22
  4045bc:	bl	4015c0 <strchr@plt>
  4045c0:	cbz	x0, 4045e4 <ferror@plt+0x2f24>
  4045c4:	str	x21, [x19]
  4045c8:	mov	x20, x23
  4045cc:	ldp	x23, x24, [sp, #48]
  4045d0:	b	404654 <ferror@plt+0x2f94>
  4045d4:	str	x20, [x19]
  4045d8:	mov	x20, #0x0                   	// #0
  4045dc:	ldp	x23, x24, [sp, #48]
  4045e0:	b	404654 <ferror@plt+0x2f94>
  4045e4:	str	x20, [x19]
  4045e8:	mov	x20, #0x0                   	// #0
  4045ec:	ldp	x23, x24, [sp, #48]
  4045f0:	b	404654 <ferror@plt+0x2f94>
  4045f4:	mov	x1, x22
  4045f8:	mov	x0, x20
  4045fc:	bl	402a64 <ferror@plt+0x13a4>
  404600:	str	x0, [x24]
  404604:	add	x21, x20, x0
  404608:	ldrsb	w1, [x20, x0]
  40460c:	cbz	w1, 40461c <ferror@plt+0x2f5c>
  404610:	mov	x0, x22
  404614:	bl	4015c0 <strchr@plt>
  404618:	cbz	x0, 404628 <ferror@plt+0x2f68>
  40461c:	str	x21, [x19]
  404620:	ldp	x23, x24, [sp, #48]
  404624:	b	404654 <ferror@plt+0x2f94>
  404628:	str	x20, [x19]
  40462c:	mov	x20, x0
  404630:	ldp	x23, x24, [sp, #48]
  404634:	b	404654 <ferror@plt+0x2f94>
  404638:	mov	x1, x22
  40463c:	mov	x0, x20
  404640:	bl	401630 <strcspn@plt>
  404644:	str	x0, [x24]
  404648:	add	x0, x20, x0
  40464c:	str	x0, [x19]
  404650:	ldp	x23, x24, [sp, #48]
  404654:	mov	x0, x20
  404658:	ldp	x19, x20, [sp, #16]
  40465c:	ldp	x21, x22, [sp, #32]
  404660:	ldp	x29, x30, [sp], #80
  404664:	ret
  404668:	mov	x20, #0x0                   	// #0
  40466c:	b	404654 <ferror@plt+0x2f94>
  404670:	stp	x29, x30, [sp, #-32]!
  404674:	mov	x29, sp
  404678:	str	x19, [sp, #16]
  40467c:	mov	x19, x0
  404680:	mov	x0, x19
  404684:	bl	4014a0 <fgetc@plt>
  404688:	cmn	w0, #0x1
  40468c:	b.eq	4046a0 <ferror@plt+0x2fe0>  // b.none
  404690:	cmp	w0, #0xa
  404694:	b.ne	404680 <ferror@plt+0x2fc0>  // b.any
  404698:	mov	w0, #0x0                   	// #0
  40469c:	b	4046a4 <ferror@plt+0x2fe4>
  4046a0:	mov	w0, #0x1                   	// #1
  4046a4:	ldr	x19, [sp, #16]
  4046a8:	ldp	x29, x30, [sp], #32
  4046ac:	ret
  4046b0:	stp	x29, x30, [sp, #-64]!
  4046b4:	mov	x29, sp
  4046b8:	stp	x19, x20, [sp, #16]
  4046bc:	adrp	x20, 415000 <ferror@plt+0x13940>
  4046c0:	add	x20, x20, #0xdf0
  4046c4:	stp	x21, x22, [sp, #32]
  4046c8:	adrp	x21, 415000 <ferror@plt+0x13940>
  4046cc:	add	x21, x21, #0xde8
  4046d0:	sub	x20, x20, x21
  4046d4:	mov	w22, w0
  4046d8:	stp	x23, x24, [sp, #48]
  4046dc:	mov	x23, x1
  4046e0:	mov	x24, x2
  4046e4:	bl	401300 <memcpy@plt-0x40>
  4046e8:	cmp	xzr, x20, asr #3
  4046ec:	b.eq	404718 <ferror@plt+0x3058>  // b.none
  4046f0:	asr	x20, x20, #3
  4046f4:	mov	x19, #0x0                   	// #0
  4046f8:	ldr	x3, [x21, x19, lsl #3]
  4046fc:	mov	x2, x24
  404700:	add	x19, x19, #0x1
  404704:	mov	x1, x23
  404708:	mov	w0, w22
  40470c:	blr	x3
  404710:	cmp	x20, x19
  404714:	b.ne	4046f8 <ferror@plt+0x3038>  // b.any
  404718:	ldp	x19, x20, [sp, #16]
  40471c:	ldp	x21, x22, [sp, #32]
  404720:	ldp	x23, x24, [sp, #48]
  404724:	ldp	x29, x30, [sp], #64
  404728:	ret
  40472c:	nop
  404730:	ret
  404734:	nop
  404738:	adrp	x2, 416000 <ferror@plt+0x14940>
  40473c:	mov	x1, #0x0                   	// #0
  404740:	ldr	x2, [x2, #464]
  404744:	b	4013c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404748 <.fini>:
  404748:	stp	x29, x30, [sp, #-16]!
  40474c:	mov	x29, sp
  404750:	ldp	x29, x30, [sp], #16
  404754:	ret
