#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  6 22:47:16 2023
# Process ID: 30992
# Current directory: C:/vivadofiles/lab4/Lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10944 C:\vivadofiles\lab4\Lab4\Lab4.xpr
# Log file: C:/vivadofiles/lab4/Lab4/vivado.log
# Journal file: C:/vivadofiles/lab4/Lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivadofiles/lab4/Lab4/Lab4.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
close_sim
open_project C:/vivadofiles/dp_ram/dp_ram.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/vivadofiles/ALU/ALU.xpr
update_compile_order -fileset sources_1
open_project C:/vivadofiles/cpu/cpu.xpr
update_compile_order -fileset sources_1
current_project ALU
close_project
close_project
open_project C:/vivadofiles/data_ram/data_ram.xpr
open_project C:/vivadofiles/dp_ram/dp_ram.xpr
update_compile_order -fileset sources_1
current_project Lab4
file mkdir C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/new
close [ open C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/new/display.v w ]
add_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/new/display.v
update_compile_order -fileset sources_1
close [ open C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/new/seg7.v w ]
add_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/new/seg7.v
update_compile_order -fileset sources_1
current_project dp_ram
close_project
current_project Lab4
close [ open C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/new/top_display.v w ]
add_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/new/top_display.v
update_compile_order -fileset sources_1
current_project data_ram
current_project Lab4
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/mipstest.coe}] [get_ips inst_ram]
delete_ip_run [get_files -of_objects [get_fileset inst_ram] C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci]
set_property generate_synth_checkpoint false [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci]
generate_target all [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project data_ram
current_project Lab4
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Load_Init_File {false}] [get_ips data_ram]
delete_ip_run [get_files -of_objects [get_fileset data_ram] C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci]
set_property generate_synth_checkpoint false [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci]
generate_target all [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci] -directory C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project data_ram
current_project Lab4
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/mipstest.coe}] [get_ips data_ram]
generate_target all [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci] -directory C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/vivadofiles/lab4/mipstest.coe] -no_script -reset -force -quiet
remove_files  C:/vivadofiles/lab4/mipstest.coe
close_sim
launch_simulation
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property flow {Vivado Synthesis 2018} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
current_project data_ram
current_project Lab4
set_property flow {Vivado Implementation 2017} [get_runs impl_2]
current_project data_ram
current_project Lab4
close_design
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  data_ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips data_ram] -no_script -sync -force -quiet
generate_target all [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/data_ram/data_ram.xci] -directory C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  inst_ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips inst_ram] -no_script -sync -force -quiet
generate_target all [get_files  C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/vivadofiles/lab4/Lab4/Lab4.srcs/sources_1/ip/inst_ram/inst_ram.xci] -directory C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files -ipstatic_source_dir C:/vivadofiles/lab4/Lab4/Lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/modelsim} {questa=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/questa} {riviera=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/riviera} {activehdl=C:/vivadofiles/lab4/Lab4/Lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
current_project data_ram
current_project Lab4
launch_simulation
source testbench.tcl
close_sim
launch_runs synth_2 -jobs 4
wait_on_run synth_2
open_run synth_2 -name synth_2
current_project data_ram
current_project Lab4
set_property package_pin "" [get_ports [list  rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
place_ports rst V11
set_property package_pin "" [get_ports [list  control]]
set_property IOSTANDARD LVCMOS33 [get_ports [list control]]
place_ports control V12
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seat[8]} {seat[7]} {seat[6]} {seat[5]} {seat[4]} {seat[3]} {seat[2]} {seat[1]} {seat[0]}]]
place_ports {ans[0]} J17
place_ports {ans[1]} J18
place_ports {ans[2]} T9
place_ports {ans[3]} J14
place_ports {ans[4]} P14
place_ports {ans[5]} T14
place_ports {ans[6]} K2
place_ports {ans[7]} U13
place_ports rst V10
place_ports control V11
place_ports clk E3
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_design
open_run synth_2 -name synth_2
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg[6]} {seg[5]} {seg[4]} {seg[3]} {seg[2]} {seg[1]} {seg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seat[8]} {seat[7]} {seat[6]} {seat[5]} {seat[4]} {seat[3]} {seat[2]} {seat[1]} {seat[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {ans[7]} {ans[6]} {ans[5]} {ans[4]} {ans[3]} {ans[2]} {ans[1]} {ans[0]}]]
place_ports clk E3
place_ports control V10
place_ports rst V11
place_ports {seg[0]} L18
place_ports {seg[1]} T11
place_ports {seg[2]} P14
place_ports {seg[2]} P15
place_ports {seg[3]} K13
place_ports {seg[4]} K16
place_ports {seg[5]} R10
place_ports {seg[6]} T10
place_ports {ans[0]} J17
place_ports {ans[1]} J18
place_ports {ans[2]} T9
place_ports {ans[3]} J14
place_ports {ans[4]} P14
place_ports {ans[5]} T14
place_ports {ans[6]} K2
place_ports {ans[7]} U13
place_ports {seat[0]} J15
place_ports {seat[1]} L16
place_ports {seat[2]} M13
place_ports {seat[3]} R15
place_ports {seat[4]} R17
place_ports {seat[5]} T18
place_ports {seat[6]} U18
place_ports {seat[7]} R13
place_ports {seat[8]} T8
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list control]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
file mkdir C:/vivadofiles/lab4/Lab4/Lab4.srcs/constrs_1/new
close [ open C:/vivadofiles/lab4/Lab4/Lab4.srcs/constrs_1/new/constrain.xdc w ]
add_files -fileset constrs_1 C:/vivadofiles/lab4/Lab4/Lab4.srcs/constrs_1/new/constrain.xdc
set_property target_constrs_file C:/vivadofiles/lab4/Lab4/Lab4.srcs/constrs_1/new/constrain.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/vivadofiles/lab4/Lab4/Lab4.runs/impl_2/top_display.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivadofiles/lab4/Lab4/Lab4.runs/impl_2/top_display.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
refresh_design
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/vivadofiles/lab4/Lab4/Lab4.runs/impl_2/top_display.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivadofiles/lab4/Lab4/Lab4.runs/impl_2/top_display.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
close_design
launch_simulation
source testbench.tcl
close_sim
close_project
