// Seed: 3533197722
`default_nettype wire
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  always #1 id_2 = 1;
  tri id_3;
  type_6(
      id_1, 1
  ); type_7(
      1, 1
  );
  assign id_3[1] = id_2;
endmodule
