TimeQuest Timing Analyzer report for multicycle
Wed Nov 13 14:11:23 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[1]'
 12. Slow Model Hold: 'KEY[1]'
 13. Slow Model Minimum Pulse Width: 'KEY[1]'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'KEY[1]'
 26. Fast Model Hold: 'KEY[1]'
 27. Fast Model Minimum Pulse Width: 'KEY[1]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; multicycle                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[1]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[1] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 69.4 MHz ; 69.4 MHz        ; KEY[1]     ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -8.299 ; -687.696      ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 0.516 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -2.000 ; -336.222             ;
+--------+--------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[1]'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.299 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 9.337      ;
; -7.981 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 9.019      ;
; -7.860 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.898      ;
; -7.840 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.878      ;
; -7.731 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[2]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.769      ;
; -7.616 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[4]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.654      ;
; -7.610 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; N                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.648      ;
; -7.604 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[7]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.642      ;
; -7.552 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[6]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.590      ;
; -7.475 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[1]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.513      ;
; -7.475 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[3]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.513      ;
; -7.465 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[2]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.503      ;
; -7.441 ; register_8bit:R2|q[3]                                                                                                      ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 8.461      ;
; -7.440 ; register_8bit:R2|q[0]                                                                                                      ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 8.460      ;
; -7.390 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[4]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.428      ;
; -7.350 ; register_8bit:ZE5_reg|q[0]                                                                                                 ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.011      ; 8.397      ;
; -7.344 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[2]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.382      ;
; -7.341 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[5]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.379      ;
; -7.327 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:PC|q[0]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.365      ;
; -7.295 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[6]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.333      ;
; -7.292 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; N                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.330      ;
; -7.286 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[7]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.324      ;
; -7.269 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[4]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.307      ;
; -7.249 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[3]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.287      ;
; -7.174 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[6]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.212      ;
; -7.171 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; N                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.209      ;
; -7.165 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[7]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.203      ;
; -7.151 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; N                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.189      ;
; -7.145 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[7]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.183      ;
; -7.128 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[3]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.166      ;
; -7.115 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[5]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.153      ;
; -7.092 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[2]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.130      ;
; -7.025 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[1]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.063      ;
; -7.021 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[4]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.059      ;
; -7.001 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[1]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.039      ;
; -6.994 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[5]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 8.032      ;
; -6.924 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC|q[2]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.944      ;
; -6.922 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[6]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 7.960      ;
; -6.876 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[3]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 7.914      ;
; -6.855 ; register_8bit:ZE5_reg|q[2]                                                                                                 ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.012      ; 7.903      ;
; -6.849 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC|q[4]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.869      ;
; -6.834 ; register_8bit:ZE5_reg|q[0]                                                                                                 ; register_8bit:PC|q[2]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.011      ; 7.881      ;
; -6.831 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[1]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 7.869      ;
; -6.822 ; register_8bit:R2|q[4]                                                                                                      ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.842      ;
; -6.814 ; register_8bit_special:IR_3_reg|q[2]                                                                                        ; register_8bit:PC|q[0]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 7.852      ;
; -6.804 ; register_8bit:R1|q[1]                                                                                                      ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.009     ; 7.831      ;
; -6.790 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; register_8bit:PC|q[0]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 7.828      ;
; -6.759 ; register_8bit:ZE5_reg|q[1]                                                                                                 ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.012      ; 7.807      ;
; -6.759 ; register_8bit:ZE5_reg|q[0]                                                                                                 ; register_8bit:PC|q[4]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.011      ; 7.806      ;
; -6.754 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC|q[6]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.774      ;
; -6.752 ; register_8bit:R2|q[3]                                                                                                      ; N                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.772      ;
; -6.751 ; register_8bit:R2|q[0]                                                                                                      ; N                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.771      ;
; -6.746 ; register_8bit:R2|q[3]                                                                                                      ; register_8bit:PC|q[7]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.766      ;
; -6.745 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC|q[7]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.765      ;
; -6.742 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[5]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 7.780      ;
; -6.718 ; register_8bit:ZE5_reg|q[3]                                                                                                 ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.012      ; 7.766      ;
; -6.708 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC|q[3]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.728      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.705 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.146      ;
; -6.698 ; register_8bit:ZE5_reg|q[4]                                                                                                 ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.012      ; 7.746      ;
; -6.664 ; register_8bit:ZE5_reg|q[0]                                                                                                 ; register_8bit:PC|q[6]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.011      ; 7.711      ;
; -6.661 ; register_8bit:ZE5_reg|q[0]                                                                                                 ; N                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.011      ; 7.708      ;
; -6.655 ; register_8bit:ZE5_reg|q[0]                                                                                                 ; register_8bit:PC|q[7]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.011      ; 7.702      ;
; -6.654 ; register_8bit:R2|q[2]                                                                                                      ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.674      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.634 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.075      ;
; -6.622 ; register_8bit:R2|q[3]                                                                                                      ; register_8bit:PC|q[4]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.642      ;
; -6.620 ; register_8bit_special:IR_3_reg|q[3]                                                                                        ; register_8bit:PC|q[0]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.002      ; 7.658      ;
; -6.618 ; register_8bit:ZE5_reg|q[0]                                                                                                 ; register_8bit:PC|q[3]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.011      ; 7.665      ;
; -6.574 ; register_8bit:R2|q[0]                                                                                                      ; register_8bit:PC|q[5]                     ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.594      ;
; -6.573 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:WBin|q[7]                   ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.010      ; 7.619      ;
; -6.565 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:WBin|q[2]                   ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.010      ; 7.611      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.563 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 7.004      ;
; -6.557 ; register_8bit:R2|q[1]                                                                                                      ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; -0.016     ; 7.577      ;
; -6.493 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; register_8bit:WBin|q[4]                   ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.010      ; 7.539      ;
; -6.492 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 6.933      ;
; -6.492 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 6.933      ;
; -6.492 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 6.933      ;
; -6.492 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 6.933      ;
; -6.492 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 6.933      ;
; -6.492 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.095     ; 6.933      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[1]'                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.516 ; register_8bit:PC1|q[1]                    ; register_8bit:PC2|q[1]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.782      ;
; 0.519 ; register_8bit_special:IR_1_reg|q[3]       ; register_8bit_special:IR_2_reg|q[3]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; register_8bit_special:IR_1_reg|q[6]       ; register_8bit_special:IR_2_reg|q[6]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; register_8bit_special:IR_2_reg|q[6]       ; register_8bit_special:IR_3_reg|q[6]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.788      ;
; 0.531 ; register_8bit_special:IR_1_reg|q[7]       ; register_8bit_special:IR_2_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Counter:PerformanceCounter|counterOut[15] ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.797      ;
; 0.656 ; register_8bit_special:IR_3_reg|q[6]       ; register_8bit_special:IR_4_reg|q[6]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; register_8bit:PC2|q[5]                    ; register_8bit:PC3|q[5]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; register_8bit:PC1|q[0]                    ; register_8bit:PC2|q[0]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.924      ;
; 0.660 ; register_8bit_special:IR_1_reg|q[4]       ; register_8bit_special:IR_2_reg|q[4]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; register_8bit:PC2|q[0]                    ; register_8bit:PC3|q[0]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; register_8bit:PC2|q[3]                    ; register_8bit:PC3|q[3]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; register_8bit:PC2|q[4]                    ; register_8bit:PC3|q[4]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; register_8bit_special:IR_1_reg|q[5]       ; register_8bit_special:IR_2_reg|q[5]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.928      ;
; 0.667 ; register_8bit:PC2|q[2]                    ; register_8bit:PC3|q[2]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; register_8bit:PC2|q[6]                    ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.933      ;
; 0.676 ; register_8bit_special:IR_1_reg|q[0]       ; register_8bit_special:IR_2_reg|q[0]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.942      ;
; 0.678 ; register_8bit_special:IR_2_reg|q[2]       ; register_8bit_special:IR_3_reg|q[2]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.944      ;
; 0.686 ; register_8bit_special:IR_1_reg|q[1]       ; register_8bit_special:IR_2_reg|q[1]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.952      ;
; 0.693 ; register_8bit_special:IR_2_reg|q[0]       ; register_8bit_special:IR_3_reg|q[0]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.959      ;
; 0.720 ; RF:RF_block|k3[1]                         ; register_8bit:R1|q[1]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.986      ;
; 0.805 ; Counter:PerformanceCounter|counterOut[1]  ; Counter:PerformanceCounter|counterOut[1]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Counter:PerformanceCounter|counterOut[2]  ; Counter:PerformanceCounter|counterOut[2]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Counter:PerformanceCounter|counterOut[4]  ; Counter:PerformanceCounter|counterOut[4]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Counter:PerformanceCounter|counterOut[7]  ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Counter:PerformanceCounter|counterOut[9]  ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Counter:PerformanceCounter|counterOut[11] ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Counter:PerformanceCounter|counterOut[13] ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Counter:PerformanceCounter|counterOut[14] ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.072      ;
; 0.838 ; Counter:PerformanceCounter|counterOut[3]  ; Counter:PerformanceCounter|counterOut[3]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Counter:PerformanceCounter|counterOut[8]  ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Counter:PerformanceCounter|counterOut[10] ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Counter:PerformanceCounter|counterOut[12] ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; Counter:PerformanceCounter|counterOut[5]  ; Counter:PerformanceCounter|counterOut[5]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Counter:PerformanceCounter|counterOut[6]  ; Counter:PerformanceCounter|counterOut[6]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.105      ;
; 0.842 ; register_8bit_special:IR_1_reg|q[2]       ; register_8bit_special:IR_2_reg|q[2]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.108      ;
; 0.846 ; RF:RF_block|k2[1]                         ; register_8bit:R2|q[1]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.123      ;
; 0.851 ; register_8bit_special:IR_2_reg|q[3]       ; register_8bit_special:IR_3_reg|q[3]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.117      ;
; 0.851 ; register_8bit_special:IR_2_reg|q[1]       ; register_8bit_special:IR_3_reg|q[1]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.117      ;
; 0.866 ; register_8bit:PC2|q[7]                    ; register_8bit:PC3|q[7]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; register_8bit:PC1|q[2]                    ; register_8bit:PC2|q[2]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.133      ;
; 0.960 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.237      ;
; 0.969 ; RF:RF_block|k2[7]                         ; register_8bit:R1|q[7]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.010      ; 1.245      ;
; 0.970 ; register_8bit_special:IR_2_reg|q[4]       ; register_8bit:R2|q[4]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.247      ;
; 0.970 ; RF:RF_block|k2[7]                         ; register_8bit:R2|q[7]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.010      ; 1.246      ;
; 0.988 ; register_8bit:PC|q[2]                     ; register_8bit:PC1|q[2]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.253      ;
; 0.993 ; RF:RF_block|k2[5]                         ; register_8bit:R1|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.270      ;
; 0.994 ; RF:RF_block|k2[5]                         ; register_8bit:R2|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.271      ;
; 0.995 ; register_8bit:PC|q[4]                     ; register_8bit:PC1|q[4]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.260      ;
; 1.009 ; register_8bit:PC|q[3]                     ; register_8bit:PC1|q[3]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.274      ;
; 1.019 ; Counter:PerformanceCounter|counterOut[0]  ; Counter:PerformanceCounter|counterOut[0]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.285      ;
; 1.025 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.302      ;
; 1.027 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.304      ;
; 1.029 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[1]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.306      ;
; 1.090 ; register_8bit:WBin|q[2]                   ; RF:RF_block|k3[2]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 1.357      ;
; 1.097 ; RF:RF_block|k2[0]                         ; register_8bit:R2|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.374      ;
; 1.103 ; register_8bit:WBin|q[4]                   ; RF:RF_block|k3[4]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 1.370      ;
; 1.112 ; register_8bit_special:IR_2_reg|q[4]       ; register_8bit:R2|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.389      ;
; 1.113 ; register_8bit_special:IR_2_reg|q[4]       ; register_8bit:R2|q[2]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.390      ;
; 1.124 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[4]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.401      ;
; 1.133 ; register_8bit:WBin|q[2]                   ; RF:RF_block|k1[2]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.008      ; 1.407      ;
; 1.133 ; register_8bit:WBin|q[1]                   ; RF:RF_block|k0[1]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.008      ; 1.407      ;
; 1.133 ; register_8bit:WBin|q[2]                   ; RF:RF_block|k0[2]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.008      ; 1.407      ;
; 1.133 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[7]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.010      ; 1.409      ;
; 1.134 ; register_8bit:WBin|q[1]                   ; RF:RF_block|k1[1]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.008      ; 1.408      ;
; 1.145 ; RF:RF_block|k3[5]                         ; register_8bit:R2|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 1.418      ;
; 1.156 ; RF:RF_block|k3[0]                         ; register_8bit:R1|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.010     ; 1.412      ;
; 1.166 ; register_8bit_special:IR_2_reg|q[7]       ; register_8bit:ZE5_reg|q[4]                ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.010     ; 1.422      ;
; 1.167 ; register_8bit_special:IR_2_reg|q[7]       ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.010     ; 1.423      ;
; 1.188 ; Counter:PerformanceCounter|counterOut[1]  ; Counter:PerformanceCounter|counterOut[2]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; Counter:PerformanceCounter|counterOut[14] ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Counter:PerformanceCounter|counterOut[13] ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Counter:PerformanceCounter|counterOut[2]  ; Counter:PerformanceCounter|counterOut[3]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Counter:PerformanceCounter|counterOut[9]  ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Counter:PerformanceCounter|counterOut[11] ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Counter:PerformanceCounter|counterOut[4]  ; Counter:PerformanceCounter|counterOut[5]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.455      ;
; 1.193 ; RF:RF_block|k2[2]                         ; register_8bit:R2|q[2]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.470      ;
; 1.196 ; RF:RF_block|k3[3]                         ; register_8bit:R2|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 1.469      ;
; 1.197 ; RF:RF_block|k3[3]                         ; register_8bit:R1|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 1.470      ;
; 1.202 ; RF:RF_block|k0[4]                         ; register_8bit:R1|q[4]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.001      ; 1.469      ;
; 1.207 ; register_8bit:PC1|q[3]                    ; register_8bit:PC2|q[3]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.009      ; 1.482      ;
; 1.210 ; RF:RF_block|k0[2]                         ; register_8bit:R1|q[2]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.476      ;
; 1.211 ; register_8bit:PC1|q[4]                    ; register_8bit:PC2|q[4]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.009      ; 1.486      ;
; 1.224 ; Counter:PerformanceCounter|counterOut[3]  ; Counter:PerformanceCounter|counterOut[4]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Counter:PerformanceCounter|counterOut[8]  ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Counter:PerformanceCounter|counterOut[10] ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Counter:PerformanceCounter|counterOut[12] ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; Counter:PerformanceCounter|counterOut[6]  ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; Counter:PerformanceCounter|counterOut[5]  ; Counter:PerformanceCounter|counterOut[6]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.491      ;
; 1.229 ; register_8bit:PC|q[7]                     ; register_8bit:PC1|q[7]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.494      ;
; 1.231 ; RF:RF_block|k2[3]                         ; register_8bit:R2|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.508      ;
; 1.231 ; RF:RF_block|k2[3]                         ; register_8bit:R1|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.011      ; 1.508      ;
; 1.235 ; register_8bit_special:IR_2_reg|q[3]       ; register_8bit:ZE5_reg|q[0]                ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.009     ; 1.492      ;
; 1.249 ; RF:RF_block|k1[7]                         ; register_8bit:R2|q[7]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.515      ;
; 1.251 ; register_8bit:PC|q[0]                     ; register_8bit:PC1|q[0]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.516      ;
; 1.256 ; register_8bit:PC|q[5]                     ; register_8bit:PC1|q[5]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 1.521      ;
; 1.258 ; RF:RF_block|k1[3]                         ; register_8bit:R1|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.524      ;
; 1.259 ; Counter:PerformanceCounter|counterOut[1]  ; Counter:PerformanceCounter|counterOut[3]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; Counter:PerformanceCounter|counterOut[13] ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; Counter:PerformanceCounter|counterOut[2]  ; Counter:PerformanceCounter|counterOut[4]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 1.526      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:PerformanceCounter|counterOut[0]                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 4.444 ; 4.444 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 4.444 ; 4.444 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -4.214 ; -4.214 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -4.214 ; -4.214 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 9.990  ; 9.990  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 9.990  ; 9.990  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 9.525  ; 9.525  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 9.966  ; 9.966  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 9.504  ; 9.504  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 9.321  ; 9.321  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 9.889  ; 9.889  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 9.308  ; 9.308  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 9.532  ; 9.532  ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.487  ; 9.487  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 9.532  ; 9.532  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.353  ; 9.353  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 9.370  ; 9.370  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 9.362  ; 9.362  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.371  ; 9.371  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 9.342  ; 9.342  ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 10.218 ; 10.218 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 10.057 ; 10.057 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.866  ; 9.866  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 10.145 ; 10.145 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 10.218 ; 10.218 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 10.122 ; 10.122 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 10.130 ; 10.130 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 9.870  ; 9.870  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 9.473  ; 9.473  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 9.473  ; 9.473  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 9.271  ; 9.271  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 9.285  ; 9.285  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 9.276  ; 9.276  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 9.323  ; 9.323  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 9.235  ; 9.235  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 9.285  ; 9.285  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 10.435 ; 10.435 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 9.682  ; 9.682  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 8.186  ; 8.186  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 10.181 ; 10.181 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 9.930  ; 9.930  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 8.374  ; 8.374  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 10.435 ; 10.435 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 8.800  ; 8.800  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 10.771 ; 10.771 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 10.771 ; 10.771 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 9.465  ; 9.465  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 9.270  ; 9.270  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 9.757  ; 9.757  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 10.064 ; 10.064 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 8.574  ; 8.574  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 9.046  ; 9.046  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 11.340 ; 11.340 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 10.718 ; 10.718 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 9.877  ; 9.877  ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 8.879  ; 8.879  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.830 ; 10.830 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 11.340 ; 11.340 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 10.087 ; 10.087 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 10.864 ; 10.864 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 11.649 ; 11.649 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 9.549  ; 9.549  ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 10.267 ; 10.267 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 9.482  ; 9.482  ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 9.679  ; 9.679  ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 10.573 ; 10.573 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 10.268 ; 10.268 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 11.649 ; 11.649 ; Rise       ; KEY[1]          ;
; LEDG[*]   ; KEY[1]     ; 8.869  ; 8.869  ; Rise       ; KEY[1]          ;
;  LEDG[0]  ; KEY[1]     ; 7.586  ; 7.586  ; Rise       ; KEY[1]          ;
;  LEDG[1]  ; KEY[1]     ; 7.668  ; 7.668  ; Rise       ; KEY[1]          ;
;  LEDG[7]  ; KEY[1]     ; 8.869  ; 8.869  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 9.785  ; 9.785  ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 9.502  ; 9.502  ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.482  ; 9.482  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 9.659  ; 9.659  ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 9.305  ; 9.305  ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 9.036  ; 9.036  ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 8.283  ; 8.283  ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 8.360  ; 8.360  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 8.538  ; 8.538  ; Rise       ; KEY[1]          ;
;  LEDR[9]  ; KEY[1]     ; 8.842  ; 8.842  ; Rise       ; KEY[1]          ;
;  LEDR[12] ; KEY[1]     ; 9.090  ; 9.090  ; Rise       ; KEY[1]          ;
;  LEDR[14] ; KEY[1]     ; 9.785  ; 9.785  ; Rise       ; KEY[1]          ;
;  LEDR[15] ; KEY[1]     ; 9.440  ; 9.440  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 12.658 ; 12.658 ; Fall       ; KEY[1]          ;
;  LEDR[13] ; KEY[1]     ; 12.429 ; 12.429 ; Fall       ; KEY[1]          ;
;  LEDR[17] ; KEY[1]     ; 12.658 ; 12.658 ; Fall       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 8.397  ; 8.397  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 9.080  ; 9.080  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 8.615  ; 8.615  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 9.061  ; 9.061  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 8.593  ; 8.593  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 8.411  ; 8.411  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 8.979  ; 8.979  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 8.397  ; 8.397  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 8.397  ; 8.397  ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 8.529  ; 8.529  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 8.575  ; 8.575  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 8.413  ; 8.413  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 8.415  ; 8.415  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 8.409  ; 8.409  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 8.427  ; 8.427  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 8.397  ; 8.397  ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 8.114  ; 8.114  ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 8.309  ; 8.309  ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 8.114  ; 8.114  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 8.404  ; 8.404  ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 8.468  ; 8.468  ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 8.377  ; 8.377  ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 8.381  ; 8.381  ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 8.119  ; 8.119  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 8.064  ; 8.064  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 8.302  ; 8.302  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 8.098  ; 8.098  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 8.112  ; 8.112  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 8.105  ; 8.105  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 8.152  ; 8.152  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 8.064  ; 8.064  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 8.114  ; 8.114  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 7.888  ; 7.888  ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 9.386  ; 9.386  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 7.888  ; 7.888  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 9.910  ; 9.910  ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 9.634  ; 9.634  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 8.074  ; 8.074  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 9.809  ; 9.809  ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 8.323  ; 8.323  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 7.698  ; 7.698  ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 10.475 ; 10.475 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 9.194  ; 9.194  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 9.011  ; 9.011  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 9.486  ; 9.486  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 9.793  ; 9.793  ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 7.698  ; 7.698  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 8.596  ; 8.596  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 8.568  ; 8.568  ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 10.408 ; 10.408 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 9.567  ; 9.567  ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 8.568  ; 8.568  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.534 ; 10.534 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 11.043 ; 11.043 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 9.789  ; 9.789  ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 10.567 ; 10.567 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 8.890  ; 8.890  ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 8.955  ; 8.955  ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 9.674  ; 9.674  ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 8.890  ; 8.890  ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 9.085  ; 9.085  ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 9.982  ; 9.982  ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 9.676  ; 9.676  ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 11.056 ; 11.056 ; Rise       ; KEY[1]          ;
; LEDG[*]   ; KEY[1]     ; 7.586  ; 7.586  ; Rise       ; KEY[1]          ;
;  LEDG[0]  ; KEY[1]     ; 7.586  ; 7.586  ; Rise       ; KEY[1]          ;
;  LEDG[1]  ; KEY[1]     ; 7.668  ; 7.668  ; Rise       ; KEY[1]          ;
;  LEDG[7]  ; KEY[1]     ; 8.636  ; 8.636  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 7.884  ; 7.884  ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 8.394  ; 8.394  ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 8.086  ; 8.086  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 8.923  ; 8.923  ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 9.058  ; 9.058  ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 8.923  ; 8.923  ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 8.162  ; 8.162  ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 7.884  ; 7.884  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 8.425  ; 8.425  ; Rise       ; KEY[1]          ;
;  LEDR[9]  ; KEY[1]     ; 8.515  ; 8.515  ; Rise       ; KEY[1]          ;
;  LEDR[12] ; KEY[1]     ; 8.819  ; 8.819  ; Rise       ; KEY[1]          ;
;  LEDR[14] ; KEY[1]     ; 9.391  ; 9.391  ; Rise       ; KEY[1]          ;
;  LEDR[15] ; KEY[1]     ; 9.192  ; 9.192  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 12.115 ; 12.115 ; Fall       ; KEY[1]          ;
;  LEDR[13] ; KEY[1]     ; 12.115 ; 12.115 ; Fall       ; KEY[1]          ;
;  LEDR[17] ; KEY[1]     ; 12.344 ; 12.344 ; Fall       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX0[0]     ; 8.994 ; 8.994 ; 8.994 ; 8.994 ;
; SW[2]      ; HEX0[1]     ; 8.528 ; 8.528 ; 8.528 ; 8.528 ;
; SW[2]      ; HEX0[2]     ; 8.947 ; 8.947 ; 8.947 ; 8.947 ;
; SW[2]      ; HEX0[3]     ; 8.508 ; 8.508 ; 8.508 ; 8.508 ;
; SW[2]      ; HEX0[4]     ; 8.325 ; 8.325 ; 8.325 ; 8.325 ;
; SW[2]      ; HEX0[5]     ; 8.893 ; 8.893 ; 8.893 ; 8.893 ;
; SW[2]      ; HEX0[6]     ; 8.311 ; 8.311 ; 8.311 ; 8.311 ;
; SW[2]      ; HEX1[0]     ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; SW[2]      ; HEX1[1]     ; 8.546 ; 8.546 ; 8.546 ; 8.546 ;
; SW[2]      ; HEX1[2]     ; 8.367 ; 8.367 ; 8.367 ; 8.367 ;
; SW[2]      ; HEX1[3]     ; 8.384 ; 8.384 ; 8.384 ; 8.384 ;
; SW[2]      ; HEX1[4]     ; 8.376 ; 8.376 ; 8.376 ; 8.376 ;
; SW[2]      ; HEX1[5]     ; 8.385 ; 8.385 ; 8.385 ; 8.385 ;
; SW[2]      ; HEX1[6]     ; 8.356 ; 8.356 ; 8.356 ; 8.356 ;
; SW[2]      ; HEX2[0]     ; 8.719 ; 8.719 ; 8.719 ; 8.719 ;
; SW[2]      ; HEX2[1]     ; 8.524 ; 8.524 ; 8.524 ; 8.524 ;
; SW[2]      ; HEX2[2]     ; 8.626 ; 8.626 ; 8.626 ; 8.626 ;
; SW[2]      ; HEX2[3]     ; 8.697 ; 8.697 ; 8.697 ; 8.697 ;
; SW[2]      ; HEX2[4]     ; 8.601 ; 8.601 ; 8.601 ; 8.601 ;
; SW[2]      ; HEX2[5]     ; 8.610 ; 8.610 ; 8.610 ; 8.610 ;
; SW[2]      ; HEX2[6]     ; 8.348 ; 8.348 ; 8.348 ; 8.348 ;
; SW[2]      ; HEX3[0]     ; 8.459 ; 8.459 ; 8.459 ; 8.459 ;
; SW[2]      ; HEX3[1]     ; 8.291 ; 8.291 ; 8.291 ; 8.291 ;
; SW[2]      ; HEX3[2]     ; 8.305 ; 8.305 ; 8.305 ; 8.305 ;
; SW[2]      ; HEX3[3]     ; 8.293 ; 8.293 ; 8.293 ; 8.293 ;
; SW[2]      ; HEX3[4]     ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; SW[2]      ; HEX3[5]     ; 8.253 ; 8.253 ; 8.253 ; 8.253 ;
; SW[2]      ; HEX3[6]     ; 8.305 ; 8.305 ; 8.305 ; 8.305 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX0[0]     ; 8.686 ; 8.686 ; 8.686 ; 8.686 ;
; SW[2]      ; HEX0[1]     ; 8.221 ; 8.221 ; 8.221 ; 8.221 ;
; SW[2]      ; HEX0[2]     ; 8.667 ; 8.667 ; 8.667 ; 8.667 ;
; SW[2]      ; HEX0[3]     ; 8.199 ; 8.199 ; 8.199 ; 8.199 ;
; SW[2]      ; HEX0[4]     ; 8.017 ; 8.017 ; 8.017 ; 8.017 ;
; SW[2]      ; HEX0[5]     ; 8.585 ; 8.585 ; 8.585 ; 8.585 ;
; SW[2]      ; HEX0[6]     ; 8.003 ; 8.003 ; 8.003 ; 8.003 ;
; SW[2]      ; HEX1[0]     ; 8.137 ; 8.137 ; 8.137 ; 8.137 ;
; SW[2]      ; HEX1[1]     ; 8.183 ; 8.183 ; 8.183 ; 8.183 ;
; SW[2]      ; HEX1[2]     ; 8.021 ; 8.021 ; 8.021 ; 8.021 ;
; SW[2]      ; HEX1[3]     ; 8.023 ; 8.023 ; 8.023 ; 8.023 ;
; SW[2]      ; HEX1[4]     ; 8.017 ; 8.017 ; 8.017 ; 8.017 ;
; SW[2]      ; HEX1[5]     ; 8.035 ; 8.035 ; 8.035 ; 8.035 ;
; SW[2]      ; HEX1[6]     ; 8.005 ; 8.005 ; 8.005 ; 8.005 ;
; SW[2]      ; HEX2[0]     ; 8.191 ; 8.191 ; 8.191 ; 8.191 ;
; SW[2]      ; HEX2[1]     ; 7.996 ; 7.996 ; 7.996 ; 7.996 ;
; SW[2]      ; HEX2[2]     ; 8.286 ; 8.286 ; 8.286 ; 8.286 ;
; SW[2]      ; HEX2[3]     ; 8.350 ; 8.350 ; 8.350 ; 8.350 ;
; SW[2]      ; HEX2[4]     ; 8.259 ; 8.259 ; 8.259 ; 8.259 ;
; SW[2]      ; HEX2[5]     ; 8.263 ; 8.263 ; 8.263 ; 8.263 ;
; SW[2]      ; HEX2[6]     ; 8.001 ; 8.001 ; 8.001 ; 8.001 ;
; SW[2]      ; HEX3[0]     ; 8.136 ; 8.136 ; 8.136 ; 8.136 ;
; SW[2]      ; HEX3[1]     ; 7.938 ; 7.938 ; 7.938 ; 7.938 ;
; SW[2]      ; HEX3[2]     ; 7.951 ; 7.951 ; 7.951 ; 7.951 ;
; SW[2]      ; HEX3[3]     ; 7.941 ; 7.941 ; 7.941 ; 7.941 ;
; SW[2]      ; HEX3[4]     ; 7.989 ; 7.989 ; 7.989 ; 7.989 ;
; SW[2]      ; HEX3[5]     ; 7.902 ; 7.902 ; 7.902 ; 7.902 ;
; SW[2]      ; HEX3[6]     ; 7.952 ; 7.952 ; 7.952 ; 7.952 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[1] ; -3.368 ; -298.662      ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[1] ; 0.238 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[1] ; -2.000 ; -336.222             ;
+--------+--------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[1]'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.368 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.824      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.333 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.789      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.298 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.754      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.263 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.719      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.228 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.684      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.193 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.649      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.158 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.614      ;
; -3.144 ; register_8bit_special:IR_3_reg|q[0]                                                                                        ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.003      ; 4.179      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.123 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.579      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.029 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.485      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.025 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit_special:IR_3_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.085     ; 3.472      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -3.001 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ; register_8bit:PC2|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.072     ; 3.461      ;
; -2.997 ; register_8bit_special:IR_3_reg|q[1]                                                                                        ; Z                                         ; KEY[1]       ; KEY[1]      ; 1.000        ; 0.003      ; 4.032      ;
; -2.994 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ; Counter:PerformanceCounter|counterOut[6]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.450      ;
; -2.994 ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ; Counter:PerformanceCounter|counterOut[6]  ; KEY[1]       ; KEY[1]      ; 0.500        ; -0.076     ; 3.450      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[1]'                                                                                                                                           ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; register_8bit_special:IR_2_reg|q[6]       ; register_8bit_special:IR_3_reg|q[6]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; register_8bit:PC1|q[1]                    ; register_8bit:PC2|q[1]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; register_8bit_special:IR_1_reg|q[3]       ; register_8bit_special:IR_2_reg|q[3]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; register_8bit_special:IR_1_reg|q[6]       ; register_8bit_special:IR_2_reg|q[6]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; Counter:PerformanceCounter|counterOut[15] ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; register_8bit_special:IR_1_reg|q[7]       ; register_8bit_special:IR_2_reg|q[7]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.399      ;
; 0.322 ; register_8bit_special:IR_3_reg|q[6]       ; register_8bit_special:IR_4_reg|q[6]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.474      ;
; 0.324 ; register_8bit:PC2|q[0]                    ; register_8bit:PC3|q[0]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; register_8bit:PC1|q[0]                    ; register_8bit:PC2|q[0]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; register_8bit:PC2|q[5]                    ; register_8bit:PC3|q[5]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; register_8bit_special:IR_1_reg|q[4]       ; register_8bit_special:IR_2_reg|q[4]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; register_8bit:PC2|q[4]                    ; register_8bit:PC3|q[4]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; register_8bit:PC2|q[3]                    ; register_8bit:PC3|q[3]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; register_8bit_special:IR_1_reg|q[5]       ; register_8bit_special:IR_2_reg|q[5]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.478      ;
; 0.329 ; register_8bit:PC2|q[6]                    ; register_8bit:PC3|q[6]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; register_8bit:PC2|q[2]                    ; register_8bit:PC3|q[2]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; RF:RF_block|k3[1]                         ; register_8bit:R1|q[1]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.483      ;
; 0.335 ; register_8bit_special:IR_2_reg|q[2]       ; register_8bit_special:IR_3_reg|q[2]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; register_8bit_special:IR_1_reg|q[0]       ; register_8bit_special:IR_2_reg|q[0]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.488      ;
; 0.342 ; register_8bit_special:IR_1_reg|q[1]       ; register_8bit_special:IR_2_reg|q[1]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.494      ;
; 0.344 ; register_8bit_special:IR_2_reg|q[0]       ; register_8bit_special:IR_3_reg|q[0]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.496      ;
; 0.359 ; Counter:PerformanceCounter|counterOut[1]  ; Counter:PerformanceCounter|counterOut[1]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Counter:PerformanceCounter|counterOut[2]  ; Counter:PerformanceCounter|counterOut[2]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Counter:PerformanceCounter|counterOut[9]  ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Counter:PerformanceCounter|counterOut[11] ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Counter:PerformanceCounter|counterOut[4]  ; Counter:PerformanceCounter|counterOut[4]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Counter:PerformanceCounter|counterOut[7]  ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Counter:PerformanceCounter|counterOut[13] ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Counter:PerformanceCounter|counterOut[14] ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; RF:RF_block|k2[1]                         ; register_8bit:R2|q[1]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.534      ;
; 0.371 ; Counter:PerformanceCounter|counterOut[3]  ; Counter:PerformanceCounter|counterOut[3]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Counter:PerformanceCounter|counterOut[8]  ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Counter:PerformanceCounter|counterOut[10] ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Counter:PerformanceCounter|counterOut[5]  ; Counter:PerformanceCounter|counterOut[5]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Counter:PerformanceCounter|counterOut[6]  ; Counter:PerformanceCounter|counterOut[6]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Counter:PerformanceCounter|counterOut[12] ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.408 ; register_8bit_special:IR_1_reg|q[2]       ; register_8bit_special:IR_2_reg|q[2]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; register_8bit_special:IR_2_reg|q[3]       ; register_8bit_special:IR_3_reg|q[3]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.562      ;
; 0.412 ; register_8bit_special:IR_2_reg|q[1]       ; register_8bit_special:IR_3_reg|q[1]       ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.564      ;
; 0.422 ; register_8bit:PC1|q[2]                    ; register_8bit:PC2|q[2]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.001     ; 0.573      ;
; 0.423 ; register_8bit:PC2|q[7]                    ; register_8bit:PC3|q[7]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.575      ;
; 0.438 ; RF:RF_block|k2[7]                         ; register_8bit:R2|q[7]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.603      ;
; 0.438 ; RF:RF_block|k2[7]                         ; register_8bit:R1|q[7]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.603      ;
; 0.442 ; register_8bit:PC|q[2]                     ; register_8bit:PC1|q[2]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.594      ;
; 0.445 ; RF:RF_block|k2[5]                         ; register_8bit:R2|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.610      ;
; 0.445 ; RF:RF_block|k2[5]                         ; register_8bit:R1|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.610      ;
; 0.446 ; register_8bit:PC|q[4]                     ; register_8bit:PC1|q[4]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.598      ;
; 0.453 ; Counter:PerformanceCounter|counterOut[0]  ; Counter:PerformanceCounter|counterOut[0]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.605      ;
; 0.453 ; register_8bit_special:IR_2_reg|q[4]       ; register_8bit:R2|q[4]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.618      ;
; 0.457 ; register_8bit:PC|q[3]                     ; register_8bit:PC1|q[3]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.609      ;
; 0.460 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.625      ;
; 0.470 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.635      ;
; 0.471 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.636      ;
; 0.472 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[1]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.637      ;
; 0.488 ; RF:RF_block|k2[0]                         ; register_8bit:R2|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.653      ;
; 0.490 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[4]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.655      ;
; 0.497 ; register_8bit_special:IR_2_reg|q[4]       ; register_8bit:R2|q[2]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.662      ;
; 0.497 ; Counter:PerformanceCounter|counterOut[1]  ; Counter:PerformanceCounter|counterOut[2]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; register_8bit_special:IR_2_reg|q[4]       ; register_8bit:R2|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.662      ;
; 0.498 ; Counter:PerformanceCounter|counterOut[2]  ; Counter:PerformanceCounter|counterOut[3]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Counter:PerformanceCounter|counterOut[9]  ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Counter:PerformanceCounter|counterOut[11] ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; Counter:PerformanceCounter|counterOut[14] ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Counter:PerformanceCounter|counterOut[13] ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Counter:PerformanceCounter|counterOut[4]  ; Counter:PerformanceCounter|counterOut[5]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; register_8bit_special:IR_2_reg|q[5]       ; register_8bit:R2|q[7]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.672      ;
; 0.511 ; Counter:PerformanceCounter|counterOut[8]  ; Counter:PerformanceCounter|counterOut[9]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Counter:PerformanceCounter|counterOut[10] ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Counter:PerformanceCounter|counterOut[3]  ; Counter:PerformanceCounter|counterOut[4]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; RF:RF_block|k3[5]                         ; register_8bit:R2|q[5]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 0.670      ;
; 0.512 ; Counter:PerformanceCounter|counterOut[6]  ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Counter:PerformanceCounter|counterOut[12] ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Counter:PerformanceCounter|counterOut[5]  ; Counter:PerformanceCounter|counterOut[6]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.520 ; RF:RF_block|k3[0]                         ; register_8bit:R1|q[0]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; -0.008     ; 0.664      ;
; 0.522 ; register_8bit:WBin|q[2]                   ; RF:RF_block|k3[2]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.674      ;
; 0.527 ; register_8bit:WBin|q[4]                   ; RF:RF_block|k3[4]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.679      ;
; 0.532 ; Counter:PerformanceCounter|counterOut[1]  ; Counter:PerformanceCounter|counterOut[3]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; Counter:PerformanceCounter|counterOut[9]  ; Counter:PerformanceCounter|counterOut[11] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; Counter:PerformanceCounter|counterOut[2]  ; Counter:PerformanceCounter|counterOut[4]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; Counter:PerformanceCounter|counterOut[11] ; Counter:PerformanceCounter|counterOut[13] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; Counter:PerformanceCounter|counterOut[13] ; Counter:PerformanceCounter|counterOut[15] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; Counter:PerformanceCounter|counterOut[4]  ; Counter:PerformanceCounter|counterOut[6]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; register_8bit:WBin|q[2]                   ; RF:RF_block|k1[2]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 0.694      ;
; 0.535 ; register_8bit:WBin|q[2]                   ; RF:RF_block|k0[2]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 0.694      ;
; 0.536 ; register_8bit:WBin|q[1]                   ; RF:RF_block|k1[1]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 0.695      ;
; 0.536 ; register_8bit:WBin|q[1]                   ; RF:RF_block|k0[1]                         ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 0.695      ;
; 0.539 ; register_8bit:PC1|q[3]                    ; register_8bit:PC2|q[3]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.008      ; 0.699      ;
; 0.542 ; register_8bit:PC1|q[4]                    ; register_8bit:PC2|q[4]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.008      ; 0.702      ;
; 0.543 ; RF:RF_block|k3[3]                         ; register_8bit:R1|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 0.702      ;
; 0.543 ; RF:RF_block|k3[3]                         ; register_8bit:R2|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.007      ; 0.702      ;
; 0.546 ; Counter:PerformanceCounter|counterOut[8]  ; Counter:PerformanceCounter|counterOut[10] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Counter:PerformanceCounter|counterOut[10] ; Counter:PerformanceCounter|counterOut[12] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Counter:PerformanceCounter|counterOut[3]  ; Counter:PerformanceCounter|counterOut[5]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; Counter:PerformanceCounter|counterOut[12] ; Counter:PerformanceCounter|counterOut[14] ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; Counter:PerformanceCounter|counterOut[5]  ; Counter:PerformanceCounter|counterOut[7]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; RF:RF_block|k2[3]                         ; register_8bit:R2|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.714      ;
; 0.549 ; RF:RF_block|k2[3]                         ; register_8bit:R1|q[3]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.714      ;
; 0.551 ; RF:RF_block|k2[2]                         ; register_8bit:R2|q[2]                     ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.013      ; 0.716      ;
; 0.554 ; register_8bit:PC|q[7]                     ; register_8bit:PC1|q[7]                    ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; Counter:PerformanceCounter|counterOut[7]  ; Counter:PerformanceCounter|counterOut[8]  ; KEY[1]       ; KEY[1]      ; 0.000        ; 0.000      ; 0.706      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[1]'                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a4~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a5~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a6~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[1] ; Fall       ; memory:DataMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_lv82:auto_generated|ram_block1a7~portb_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[1] ; Rise       ; KEY[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; KEY[1] ; Rise       ; Counter:PerformanceCounter|counterOut[0]                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 2.543 ; 2.543 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 2.543 ; 2.543 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -2.423 ; -2.423 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -2.423 ; -2.423 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 5.243 ; 5.243 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 5.243 ; 5.243 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 5.047 ; 5.047 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 5.215 ; 5.215 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 5.048 ; 5.048 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.987 ; 4.987 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 5.213 ; 5.213 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.958 ; 4.958 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 5.018 ; 5.018 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 4.993 ; 4.993 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 5.018 ; 5.018 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 4.896 ; 4.896 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 4.890 ; 4.890 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.890 ; 4.890 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.897 ; 4.897 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 4.887 ; 4.887 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 5.306 ; 5.306 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 5.255 ; 5.255 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 5.114 ; 5.114 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 5.256 ; 5.256 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 5.306 ; 5.306 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 5.235 ; 5.235 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 5.239 ; 5.239 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 5.122 ; 5.122 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.925 ; 4.925 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.925 ; 4.925 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.848 ; 4.848 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.857 ; 4.857 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.845 ; 4.845 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.878 ; 4.878 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.812 ; 4.812 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.850 ; 4.850 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 5.568 ; 5.568 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.244 ; 5.244 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 4.444 ; 4.444 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.458 ; 5.458 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 5.127 ; 5.127 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 4.524 ; 4.524 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.568 ; 5.568 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 4.710 ; 4.710 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 5.768 ; 5.768 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 5.768 ; 5.768 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.984 ; 4.984 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.910 ; 4.910 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 5.131 ; 5.131 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 5.246 ; 5.246 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.606 ; 4.606 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.808 ; 4.808 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 6.035 ; 6.035 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 5.726 ; 5.726 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 5.298 ; 5.298 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.734 ; 4.734 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.594 ; 5.594 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 6.035 ; 6.035 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.283 ; 5.283 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 5.638 ; 5.638 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 6.146 ; 6.146 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 5.133 ; 5.133 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.497 ; 5.497 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 5.037 ; 5.037 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 5.171 ; 5.171 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.626 ; 5.626 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.411 ; 5.411 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 6.146 ; 6.146 ; Rise       ; KEY[1]          ;
; LEDG[*]   ; KEY[1]     ; 4.716 ; 4.716 ; Rise       ; KEY[1]          ;
;  LEDG[0]  ; KEY[1]     ; 4.171 ; 4.171 ; Rise       ; KEY[1]          ;
;  LEDG[1]  ; KEY[1]     ; 4.224 ; 4.224 ; Rise       ; KEY[1]          ;
;  LEDG[7]  ; KEY[1]     ; 4.716 ; 4.716 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 5.209 ; 5.209 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 5.045 ; 5.045 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 5.024 ; 5.024 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 5.131 ; 5.131 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.933 ; 4.933 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.910 ; 4.910 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.509 ; 4.509 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.519 ; 4.519 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.619 ; 4.619 ; Rise       ; KEY[1]          ;
;  LEDR[9]  ; KEY[1]     ; 4.772 ; 4.772 ; Rise       ; KEY[1]          ;
;  LEDR[12] ; KEY[1]     ; 4.888 ; 4.888 ; Rise       ; KEY[1]          ;
;  LEDR[14] ; KEY[1]     ; 5.209 ; 5.209 ; Rise       ; KEY[1]          ;
;  LEDR[15] ; KEY[1]     ; 5.020 ; 5.020 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 7.155 ; 7.155 ; Fall       ; KEY[1]          ;
;  LEDR[13] ; KEY[1]     ; 7.034 ; 7.034 ; Fall       ; KEY[1]          ;
;  LEDR[17] ; KEY[1]     ; 7.155 ; 7.155 ; Fall       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.599 ; 4.599 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 4.877 ; 4.877 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.687 ; 4.687 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.855 ; 4.855 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.688 ; 4.688 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.620 ; 4.620 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.853 ; 4.853 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.599 ; 4.599 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.500 ; 4.500 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 4.599 ; 4.599 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 4.626 ; 4.626 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 4.502 ; 4.502 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 4.501 ; 4.501 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.501 ; 4.501 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.510 ; 4.510 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 4.500 ; 4.500 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.344 ; 4.344 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 4.489 ; 4.489 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.344 ; 4.344 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 4.508 ; 4.508 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 4.551 ; 4.551 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 4.484 ; 4.484 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 4.484 ; 4.484 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.367 ; 4.367 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.323 ; 4.323 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.438 ; 4.438 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.358 ; 4.358 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.362 ; 4.362 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.357 ; 4.357 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.389 ; 4.389 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.323 ; 4.323 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.360 ; 4.360 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 4.321 ; 4.321 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.123 ; 5.123 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 4.321 ; 4.321 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.335 ; 5.335 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 5.006 ; 5.006 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 4.401 ; 4.401 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.331 ; 5.331 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 4.529 ; 4.529 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.256 ; 4.256 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 5.639 ; 5.639 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.854 ; 4.854 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.780 ; 4.780 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.999 ; 4.999 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 5.119 ; 5.119 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.256 ; 4.256 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.649 ; 4.649 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.605 ; 4.605 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 5.597 ; 5.597 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 5.169 ; 5.169 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.605 ; 4.605 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.456 ; 5.456 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 5.898 ; 5.898 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.147 ; 5.147 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 5.502 ; 5.502 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 4.769 ; 4.769 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 4.865 ; 4.865 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.229 ; 5.229 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 4.769 ; 4.769 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 4.903 ; 4.903 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.362 ; 5.362 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.144 ; 5.144 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.879 ; 5.879 ; Rise       ; KEY[1]          ;
; LEDG[*]   ; KEY[1]     ; 4.171 ; 4.171 ; Rise       ; KEY[1]          ;
;  LEDG[0]  ; KEY[1]     ; 4.171 ; 4.171 ; Rise       ; KEY[1]          ;
;  LEDG[1]  ; KEY[1]     ; 4.224 ; 4.224 ; Rise       ; KEY[1]          ;
;  LEDG[7]  ; KEY[1]     ; 4.605 ; 4.605 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.346 ; 4.346 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.574 ; 4.574 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.445 ; 4.445 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.766 ; 4.766 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.838 ; 4.838 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.854 ; 4.854 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.452 ; 4.452 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.346 ; 4.346 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.563 ; 4.563 ; Rise       ; KEY[1]          ;
;  LEDR[9]  ; KEY[1]     ; 4.601 ; 4.601 ; Rise       ; KEY[1]          ;
;  LEDR[12] ; KEY[1]     ; 4.767 ; 4.767 ; Rise       ; KEY[1]          ;
;  LEDR[14] ; KEY[1]     ; 5.053 ; 5.053 ; Rise       ; KEY[1]          ;
;  LEDR[15] ; KEY[1]     ; 4.917 ; 4.917 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 6.917 ; 6.917 ; Fall       ; KEY[1]          ;
;  LEDR[13] ; KEY[1]     ; 6.917 ; 6.917 ; Fall       ; KEY[1]          ;
;  LEDR[17] ; KEY[1]     ; 7.038 ; 7.038 ; Fall       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX0[0]     ; 4.571 ; 4.571 ; 4.571 ; 4.571 ;
; SW[2]      ; HEX0[1]     ; 4.375 ; 4.375 ; 4.375 ; 4.375 ;
; SW[2]      ; HEX0[2]     ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; SW[2]      ; HEX0[3]     ; 4.376 ; 4.376 ; 4.376 ; 4.376 ;
; SW[2]      ; HEX0[4]     ; 4.315 ; 4.315 ; 4.315 ; 4.315 ;
; SW[2]      ; HEX0[5]     ; 4.541 ; 4.541 ; 4.541 ; 4.541 ;
; SW[2]      ; HEX0[6]     ; 4.286 ; 4.286 ; 4.286 ; 4.286 ;
; SW[2]      ; HEX1[0]     ; 4.333 ; 4.333 ; 4.333 ; 4.333 ;
; SW[2]      ; HEX1[1]     ; 4.358 ; 4.358 ; 4.358 ; 4.358 ;
; SW[2]      ; HEX1[2]     ; 4.236 ; 4.236 ; 4.236 ; 4.236 ;
; SW[2]      ; HEX1[3]     ; 4.230 ; 4.230 ; 4.230 ; 4.230 ;
; SW[2]      ; HEX1[4]     ; 4.230 ; 4.230 ; 4.230 ; 4.230 ;
; SW[2]      ; HEX1[5]     ; 4.237 ; 4.237 ; 4.237 ; 4.237 ;
; SW[2]      ; HEX1[6]     ; 4.227 ; 4.227 ; 4.227 ; 4.227 ;
; SW[2]      ; HEX2[0]     ; 4.402 ; 4.402 ; 4.402 ; 4.402 ;
; SW[2]      ; HEX2[1]     ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; SW[2]      ; HEX2[2]     ; 4.325 ; 4.325 ; 4.325 ; 4.325 ;
; SW[2]      ; HEX2[3]     ; 4.376 ; 4.376 ; 4.376 ; 4.376 ;
; SW[2]      ; HEX2[4]     ; 4.306 ; 4.306 ; 4.306 ; 4.306 ;
; SW[2]      ; HEX2[5]     ; 4.309 ; 4.309 ; 4.309 ; 4.309 ;
; SW[2]      ; HEX2[6]     ; 4.192 ; 4.192 ; 4.192 ; 4.192 ;
; SW[2]      ; HEX3[0]     ; 4.255 ; 4.255 ; 4.255 ; 4.255 ;
; SW[2]      ; HEX3[1]     ; 4.170 ; 4.170 ; 4.170 ; 4.170 ;
; SW[2]      ; HEX3[2]     ; 4.182 ; 4.182 ; 4.182 ; 4.182 ;
; SW[2]      ; HEX3[3]     ; 4.175 ; 4.175 ; 4.175 ; 4.175 ;
; SW[2]      ; HEX3[4]     ; 4.206 ; 4.206 ; 4.206 ; 4.206 ;
; SW[2]      ; HEX3[5]     ; 4.139 ; 4.139 ; 4.139 ; 4.139 ;
; SW[2]      ; HEX3[6]     ; 4.172 ; 4.172 ; 4.172 ; 4.172 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX0[0]     ; 4.438 ; 4.438 ; 4.438 ; 4.438 ;
; SW[2]      ; HEX0[1]     ; 4.248 ; 4.248 ; 4.248 ; 4.248 ;
; SW[2]      ; HEX0[2]     ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; SW[2]      ; HEX0[3]     ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; SW[2]      ; HEX0[4]     ; 4.181 ; 4.181 ; 4.181 ; 4.181 ;
; SW[2]      ; HEX0[5]     ; 4.414 ; 4.414 ; 4.414 ; 4.414 ;
; SW[2]      ; HEX0[6]     ; 4.160 ; 4.160 ; 4.160 ; 4.160 ;
; SW[2]      ; HEX1[0]     ; 4.162 ; 4.162 ; 4.162 ; 4.162 ;
; SW[2]      ; HEX1[1]     ; 4.189 ; 4.189 ; 4.189 ; 4.189 ;
; SW[2]      ; HEX1[2]     ; 4.065 ; 4.065 ; 4.065 ; 4.065 ;
; SW[2]      ; HEX1[3]     ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; SW[2]      ; HEX1[4]     ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; SW[2]      ; HEX1[5]     ; 4.073 ; 4.073 ; 4.073 ; 4.073 ;
; SW[2]      ; HEX1[6]     ; 4.063 ; 4.063 ; 4.063 ; 4.063 ;
; SW[2]      ; HEX2[0]     ; 4.176 ; 4.176 ; 4.176 ; 4.176 ;
; SW[2]      ; HEX2[1]     ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; SW[2]      ; HEX2[2]     ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[2]      ; HEX2[3]     ; 4.238 ; 4.238 ; 4.238 ; 4.238 ;
; SW[2]      ; HEX2[4]     ; 4.171 ; 4.171 ; 4.171 ; 4.171 ;
; SW[2]      ; HEX2[5]     ; 4.171 ; 4.171 ; 4.171 ; 4.171 ;
; SW[2]      ; HEX2[6]     ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; SW[2]      ; HEX3[0]     ; 4.078 ; 4.078 ; 4.078 ; 4.078 ;
; SW[2]      ; HEX3[1]     ; 4.004 ; 4.004 ; 4.004 ; 4.004 ;
; SW[2]      ; HEX3[2]     ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; SW[2]      ; HEX3[3]     ; 3.999 ; 3.999 ; 3.999 ; 3.999 ;
; SW[2]      ; HEX3[4]     ; 4.032 ; 4.032 ; 4.032 ; 4.032 ;
; SW[2]      ; HEX3[5]     ; 3.966 ; 3.966 ; 3.966 ; 3.966 ;
; SW[2]      ; HEX3[6]     ; 4.006 ; 4.006 ; 4.006 ; 4.006 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.299   ; 0.238 ; N/A      ; N/A     ; -2.000              ;
;  KEY[1]          ; -8.299   ; 0.238 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -687.696 ; 0.0   ; 0.0      ; 0.0     ; -336.222            ;
;  KEY[1]          ; -687.696 ; 0.000 ; N/A      ; N/A     ; -336.222            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; 4.444 ; 4.444 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; 4.444 ; 4.444 ; Rise       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; KEY[1]     ; -2.423 ; -2.423 ; Rise       ; KEY[1]          ;
;  KEY[0]   ; KEY[1]     ; -2.423 ; -2.423 ; Rise       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 9.990  ; 9.990  ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 9.990  ; 9.990  ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 9.525  ; 9.525  ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 9.966  ; 9.966  ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 9.504  ; 9.504  ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 9.321  ; 9.321  ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 9.889  ; 9.889  ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 9.308  ; 9.308  ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 9.532  ; 9.532  ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 9.487  ; 9.487  ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 9.532  ; 9.532  ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 9.353  ; 9.353  ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 9.370  ; 9.370  ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 9.362  ; 9.362  ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 9.371  ; 9.371  ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 9.342  ; 9.342  ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 10.218 ; 10.218 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 10.057 ; 10.057 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 9.866  ; 9.866  ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 10.145 ; 10.145 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 10.218 ; 10.218 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 10.122 ; 10.122 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 10.130 ; 10.130 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 9.870  ; 9.870  ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 9.473  ; 9.473  ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 9.473  ; 9.473  ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 9.271  ; 9.271  ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 9.285  ; 9.285  ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 9.276  ; 9.276  ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 9.323  ; 9.323  ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 9.235  ; 9.235  ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 9.285  ; 9.285  ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 10.435 ; 10.435 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 9.682  ; 9.682  ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 8.186  ; 8.186  ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 10.181 ; 10.181 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 9.930  ; 9.930  ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 8.374  ; 8.374  ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 10.435 ; 10.435 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 8.800  ; 8.800  ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 10.771 ; 10.771 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 10.771 ; 10.771 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 9.465  ; 9.465  ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 9.270  ; 9.270  ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 9.757  ; 9.757  ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 10.064 ; 10.064 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 8.574  ; 8.574  ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 9.046  ; 9.046  ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 11.340 ; 11.340 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 10.718 ; 10.718 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 9.877  ; 9.877  ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 8.879  ; 8.879  ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 10.830 ; 10.830 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 11.340 ; 11.340 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 10.087 ; 10.087 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 10.864 ; 10.864 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 11.649 ; 11.649 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 9.549  ; 9.549  ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 10.267 ; 10.267 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 9.482  ; 9.482  ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 9.679  ; 9.679  ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 10.573 ; 10.573 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 10.268 ; 10.268 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 11.649 ; 11.649 ; Rise       ; KEY[1]          ;
; LEDG[*]   ; KEY[1]     ; 8.869  ; 8.869  ; Rise       ; KEY[1]          ;
;  LEDG[0]  ; KEY[1]     ; 7.586  ; 7.586  ; Rise       ; KEY[1]          ;
;  LEDG[1]  ; KEY[1]     ; 7.668  ; 7.668  ; Rise       ; KEY[1]          ;
;  LEDG[7]  ; KEY[1]     ; 8.869  ; 8.869  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 9.785  ; 9.785  ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 9.502  ; 9.502  ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 9.482  ; 9.482  ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 9.659  ; 9.659  ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 9.305  ; 9.305  ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 9.036  ; 9.036  ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 8.283  ; 8.283  ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 8.360  ; 8.360  ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 8.538  ; 8.538  ; Rise       ; KEY[1]          ;
;  LEDR[9]  ; KEY[1]     ; 8.842  ; 8.842  ; Rise       ; KEY[1]          ;
;  LEDR[12] ; KEY[1]     ; 9.090  ; 9.090  ; Rise       ; KEY[1]          ;
;  LEDR[14] ; KEY[1]     ; 9.785  ; 9.785  ; Rise       ; KEY[1]          ;
;  LEDR[15] ; KEY[1]     ; 9.440  ; 9.440  ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 12.658 ; 12.658 ; Fall       ; KEY[1]          ;
;  LEDR[13] ; KEY[1]     ; 12.429 ; 12.429 ; Fall       ; KEY[1]          ;
;  LEDR[17] ; KEY[1]     ; 12.658 ; 12.658 ; Fall       ; KEY[1]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX0[*]   ; KEY[1]     ; 4.599 ; 4.599 ; Rise       ; KEY[1]          ;
;  HEX0[0]  ; KEY[1]     ; 4.877 ; 4.877 ; Rise       ; KEY[1]          ;
;  HEX0[1]  ; KEY[1]     ; 4.687 ; 4.687 ; Rise       ; KEY[1]          ;
;  HEX0[2]  ; KEY[1]     ; 4.855 ; 4.855 ; Rise       ; KEY[1]          ;
;  HEX0[3]  ; KEY[1]     ; 4.688 ; 4.688 ; Rise       ; KEY[1]          ;
;  HEX0[4]  ; KEY[1]     ; 4.620 ; 4.620 ; Rise       ; KEY[1]          ;
;  HEX0[5]  ; KEY[1]     ; 4.853 ; 4.853 ; Rise       ; KEY[1]          ;
;  HEX0[6]  ; KEY[1]     ; 4.599 ; 4.599 ; Rise       ; KEY[1]          ;
; HEX1[*]   ; KEY[1]     ; 4.500 ; 4.500 ; Rise       ; KEY[1]          ;
;  HEX1[0]  ; KEY[1]     ; 4.599 ; 4.599 ; Rise       ; KEY[1]          ;
;  HEX1[1]  ; KEY[1]     ; 4.626 ; 4.626 ; Rise       ; KEY[1]          ;
;  HEX1[2]  ; KEY[1]     ; 4.502 ; 4.502 ; Rise       ; KEY[1]          ;
;  HEX1[3]  ; KEY[1]     ; 4.501 ; 4.501 ; Rise       ; KEY[1]          ;
;  HEX1[4]  ; KEY[1]     ; 4.501 ; 4.501 ; Rise       ; KEY[1]          ;
;  HEX1[5]  ; KEY[1]     ; 4.510 ; 4.510 ; Rise       ; KEY[1]          ;
;  HEX1[6]  ; KEY[1]     ; 4.500 ; 4.500 ; Rise       ; KEY[1]          ;
; HEX2[*]   ; KEY[1]     ; 4.344 ; 4.344 ; Rise       ; KEY[1]          ;
;  HEX2[0]  ; KEY[1]     ; 4.489 ; 4.489 ; Rise       ; KEY[1]          ;
;  HEX2[1]  ; KEY[1]     ; 4.344 ; 4.344 ; Rise       ; KEY[1]          ;
;  HEX2[2]  ; KEY[1]     ; 4.508 ; 4.508 ; Rise       ; KEY[1]          ;
;  HEX2[3]  ; KEY[1]     ; 4.551 ; 4.551 ; Rise       ; KEY[1]          ;
;  HEX2[4]  ; KEY[1]     ; 4.484 ; 4.484 ; Rise       ; KEY[1]          ;
;  HEX2[5]  ; KEY[1]     ; 4.484 ; 4.484 ; Rise       ; KEY[1]          ;
;  HEX2[6]  ; KEY[1]     ; 4.367 ; 4.367 ; Rise       ; KEY[1]          ;
; HEX3[*]   ; KEY[1]     ; 4.323 ; 4.323 ; Rise       ; KEY[1]          ;
;  HEX3[0]  ; KEY[1]     ; 4.438 ; 4.438 ; Rise       ; KEY[1]          ;
;  HEX3[1]  ; KEY[1]     ; 4.358 ; 4.358 ; Rise       ; KEY[1]          ;
;  HEX3[2]  ; KEY[1]     ; 4.362 ; 4.362 ; Rise       ; KEY[1]          ;
;  HEX3[3]  ; KEY[1]     ; 4.357 ; 4.357 ; Rise       ; KEY[1]          ;
;  HEX3[4]  ; KEY[1]     ; 4.389 ; 4.389 ; Rise       ; KEY[1]          ;
;  HEX3[5]  ; KEY[1]     ; 4.323 ; 4.323 ; Rise       ; KEY[1]          ;
;  HEX3[6]  ; KEY[1]     ; 4.360 ; 4.360 ; Rise       ; KEY[1]          ;
; HEX4[*]   ; KEY[1]     ; 4.321 ; 4.321 ; Rise       ; KEY[1]          ;
;  HEX4[0]  ; KEY[1]     ; 5.123 ; 5.123 ; Rise       ; KEY[1]          ;
;  HEX4[1]  ; KEY[1]     ; 4.321 ; 4.321 ; Rise       ; KEY[1]          ;
;  HEX4[2]  ; KEY[1]     ; 5.335 ; 5.335 ; Rise       ; KEY[1]          ;
;  HEX4[3]  ; KEY[1]     ; 5.006 ; 5.006 ; Rise       ; KEY[1]          ;
;  HEX4[4]  ; KEY[1]     ; 4.401 ; 4.401 ; Rise       ; KEY[1]          ;
;  HEX4[5]  ; KEY[1]     ; 5.331 ; 5.331 ; Rise       ; KEY[1]          ;
;  HEX4[6]  ; KEY[1]     ; 4.529 ; 4.529 ; Rise       ; KEY[1]          ;
; HEX5[*]   ; KEY[1]     ; 4.256 ; 4.256 ; Rise       ; KEY[1]          ;
;  HEX5[0]  ; KEY[1]     ; 5.639 ; 5.639 ; Rise       ; KEY[1]          ;
;  HEX5[1]  ; KEY[1]     ; 4.854 ; 4.854 ; Rise       ; KEY[1]          ;
;  HEX5[2]  ; KEY[1]     ; 4.780 ; 4.780 ; Rise       ; KEY[1]          ;
;  HEX5[3]  ; KEY[1]     ; 4.999 ; 4.999 ; Rise       ; KEY[1]          ;
;  HEX5[4]  ; KEY[1]     ; 5.119 ; 5.119 ; Rise       ; KEY[1]          ;
;  HEX5[5]  ; KEY[1]     ; 4.256 ; 4.256 ; Rise       ; KEY[1]          ;
;  HEX5[6]  ; KEY[1]     ; 4.649 ; 4.649 ; Rise       ; KEY[1]          ;
; HEX6[*]   ; KEY[1]     ; 4.605 ; 4.605 ; Rise       ; KEY[1]          ;
;  HEX6[0]  ; KEY[1]     ; 5.597 ; 5.597 ; Rise       ; KEY[1]          ;
;  HEX6[1]  ; KEY[1]     ; 5.169 ; 5.169 ; Rise       ; KEY[1]          ;
;  HEX6[2]  ; KEY[1]     ; 4.605 ; 4.605 ; Rise       ; KEY[1]          ;
;  HEX6[3]  ; KEY[1]     ; 5.456 ; 5.456 ; Rise       ; KEY[1]          ;
;  HEX6[4]  ; KEY[1]     ; 5.898 ; 5.898 ; Rise       ; KEY[1]          ;
;  HEX6[5]  ; KEY[1]     ; 5.147 ; 5.147 ; Rise       ; KEY[1]          ;
;  HEX6[6]  ; KEY[1]     ; 5.502 ; 5.502 ; Rise       ; KEY[1]          ;
; HEX7[*]   ; KEY[1]     ; 4.769 ; 4.769 ; Rise       ; KEY[1]          ;
;  HEX7[0]  ; KEY[1]     ; 4.865 ; 4.865 ; Rise       ; KEY[1]          ;
;  HEX7[1]  ; KEY[1]     ; 5.229 ; 5.229 ; Rise       ; KEY[1]          ;
;  HEX7[2]  ; KEY[1]     ; 4.769 ; 4.769 ; Rise       ; KEY[1]          ;
;  HEX7[3]  ; KEY[1]     ; 4.903 ; 4.903 ; Rise       ; KEY[1]          ;
;  HEX7[4]  ; KEY[1]     ; 5.362 ; 5.362 ; Rise       ; KEY[1]          ;
;  HEX7[5]  ; KEY[1]     ; 5.144 ; 5.144 ; Rise       ; KEY[1]          ;
;  HEX7[6]  ; KEY[1]     ; 5.879 ; 5.879 ; Rise       ; KEY[1]          ;
; LEDG[*]   ; KEY[1]     ; 4.171 ; 4.171 ; Rise       ; KEY[1]          ;
;  LEDG[0]  ; KEY[1]     ; 4.171 ; 4.171 ; Rise       ; KEY[1]          ;
;  LEDG[1]  ; KEY[1]     ; 4.224 ; 4.224 ; Rise       ; KEY[1]          ;
;  LEDG[7]  ; KEY[1]     ; 4.605 ; 4.605 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 4.346 ; 4.346 ; Rise       ; KEY[1]          ;
;  LEDR[0]  ; KEY[1]     ; 4.574 ; 4.574 ; Rise       ; KEY[1]          ;
;  LEDR[1]  ; KEY[1]     ; 4.445 ; 4.445 ; Rise       ; KEY[1]          ;
;  LEDR[3]  ; KEY[1]     ; 4.766 ; 4.766 ; Rise       ; KEY[1]          ;
;  LEDR[4]  ; KEY[1]     ; 4.838 ; 4.838 ; Rise       ; KEY[1]          ;
;  LEDR[5]  ; KEY[1]     ; 4.854 ; 4.854 ; Rise       ; KEY[1]          ;
;  LEDR[6]  ; KEY[1]     ; 4.452 ; 4.452 ; Rise       ; KEY[1]          ;
;  LEDR[7]  ; KEY[1]     ; 4.346 ; 4.346 ; Rise       ; KEY[1]          ;
;  LEDR[8]  ; KEY[1]     ; 4.563 ; 4.563 ; Rise       ; KEY[1]          ;
;  LEDR[9]  ; KEY[1]     ; 4.601 ; 4.601 ; Rise       ; KEY[1]          ;
;  LEDR[12] ; KEY[1]     ; 4.767 ; 4.767 ; Rise       ; KEY[1]          ;
;  LEDR[14] ; KEY[1]     ; 5.053 ; 5.053 ; Rise       ; KEY[1]          ;
;  LEDR[15] ; KEY[1]     ; 4.917 ; 4.917 ; Rise       ; KEY[1]          ;
; LEDR[*]   ; KEY[1]     ; 6.917 ; 6.917 ; Fall       ; KEY[1]          ;
;  LEDR[13] ; KEY[1]     ; 6.917 ; 6.917 ; Fall       ; KEY[1]          ;
;  LEDR[17] ; KEY[1]     ; 7.038 ; 7.038 ; Fall       ; KEY[1]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX0[0]     ; 8.994 ; 8.994 ; 8.994 ; 8.994 ;
; SW[2]      ; HEX0[1]     ; 8.528 ; 8.528 ; 8.528 ; 8.528 ;
; SW[2]      ; HEX0[2]     ; 8.947 ; 8.947 ; 8.947 ; 8.947 ;
; SW[2]      ; HEX0[3]     ; 8.508 ; 8.508 ; 8.508 ; 8.508 ;
; SW[2]      ; HEX0[4]     ; 8.325 ; 8.325 ; 8.325 ; 8.325 ;
; SW[2]      ; HEX0[5]     ; 8.893 ; 8.893 ; 8.893 ; 8.893 ;
; SW[2]      ; HEX0[6]     ; 8.311 ; 8.311 ; 8.311 ; 8.311 ;
; SW[2]      ; HEX1[0]     ; 8.501 ; 8.501 ; 8.501 ; 8.501 ;
; SW[2]      ; HEX1[1]     ; 8.546 ; 8.546 ; 8.546 ; 8.546 ;
; SW[2]      ; HEX1[2]     ; 8.367 ; 8.367 ; 8.367 ; 8.367 ;
; SW[2]      ; HEX1[3]     ; 8.384 ; 8.384 ; 8.384 ; 8.384 ;
; SW[2]      ; HEX1[4]     ; 8.376 ; 8.376 ; 8.376 ; 8.376 ;
; SW[2]      ; HEX1[5]     ; 8.385 ; 8.385 ; 8.385 ; 8.385 ;
; SW[2]      ; HEX1[6]     ; 8.356 ; 8.356 ; 8.356 ; 8.356 ;
; SW[2]      ; HEX2[0]     ; 8.719 ; 8.719 ; 8.719 ; 8.719 ;
; SW[2]      ; HEX2[1]     ; 8.524 ; 8.524 ; 8.524 ; 8.524 ;
; SW[2]      ; HEX2[2]     ; 8.626 ; 8.626 ; 8.626 ; 8.626 ;
; SW[2]      ; HEX2[3]     ; 8.697 ; 8.697 ; 8.697 ; 8.697 ;
; SW[2]      ; HEX2[4]     ; 8.601 ; 8.601 ; 8.601 ; 8.601 ;
; SW[2]      ; HEX2[5]     ; 8.610 ; 8.610 ; 8.610 ; 8.610 ;
; SW[2]      ; HEX2[6]     ; 8.348 ; 8.348 ; 8.348 ; 8.348 ;
; SW[2]      ; HEX3[0]     ; 8.459 ; 8.459 ; 8.459 ; 8.459 ;
; SW[2]      ; HEX3[1]     ; 8.291 ; 8.291 ; 8.291 ; 8.291 ;
; SW[2]      ; HEX3[2]     ; 8.305 ; 8.305 ; 8.305 ; 8.305 ;
; SW[2]      ; HEX3[3]     ; 8.293 ; 8.293 ; 8.293 ; 8.293 ;
; SW[2]      ; HEX3[4]     ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; SW[2]      ; HEX3[5]     ; 8.253 ; 8.253 ; 8.253 ; 8.253 ;
; SW[2]      ; HEX3[6]     ; 8.305 ; 8.305 ; 8.305 ; 8.305 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[2]      ; HEX0[0]     ; 4.438 ; 4.438 ; 4.438 ; 4.438 ;
; SW[2]      ; HEX0[1]     ; 4.248 ; 4.248 ; 4.248 ; 4.248 ;
; SW[2]      ; HEX0[2]     ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; SW[2]      ; HEX0[3]     ; 4.249 ; 4.249 ; 4.249 ; 4.249 ;
; SW[2]      ; HEX0[4]     ; 4.181 ; 4.181 ; 4.181 ; 4.181 ;
; SW[2]      ; HEX0[5]     ; 4.414 ; 4.414 ; 4.414 ; 4.414 ;
; SW[2]      ; HEX0[6]     ; 4.160 ; 4.160 ; 4.160 ; 4.160 ;
; SW[2]      ; HEX1[0]     ; 4.162 ; 4.162 ; 4.162 ; 4.162 ;
; SW[2]      ; HEX1[1]     ; 4.189 ; 4.189 ; 4.189 ; 4.189 ;
; SW[2]      ; HEX1[2]     ; 4.065 ; 4.065 ; 4.065 ; 4.065 ;
; SW[2]      ; HEX1[3]     ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; SW[2]      ; HEX1[4]     ; 4.064 ; 4.064 ; 4.064 ; 4.064 ;
; SW[2]      ; HEX1[5]     ; 4.073 ; 4.073 ; 4.073 ; 4.073 ;
; SW[2]      ; HEX1[6]     ; 4.063 ; 4.063 ; 4.063 ; 4.063 ;
; SW[2]      ; HEX2[0]     ; 4.176 ; 4.176 ; 4.176 ; 4.176 ;
; SW[2]      ; HEX2[1]     ; 4.031 ; 4.031 ; 4.031 ; 4.031 ;
; SW[2]      ; HEX2[2]     ; 4.195 ; 4.195 ; 4.195 ; 4.195 ;
; SW[2]      ; HEX2[3]     ; 4.238 ; 4.238 ; 4.238 ; 4.238 ;
; SW[2]      ; HEX2[4]     ; 4.171 ; 4.171 ; 4.171 ; 4.171 ;
; SW[2]      ; HEX2[5]     ; 4.171 ; 4.171 ; 4.171 ; 4.171 ;
; SW[2]      ; HEX2[6]     ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; SW[2]      ; HEX3[0]     ; 4.078 ; 4.078 ; 4.078 ; 4.078 ;
; SW[2]      ; HEX3[1]     ; 4.004 ; 4.004 ; 4.004 ; 4.004 ;
; SW[2]      ; HEX3[2]     ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; SW[2]      ; HEX3[3]     ; 3.999 ; 3.999 ; 3.999 ; 3.999 ;
; SW[2]      ; HEX3[4]     ; 4.032 ; 4.032 ; 4.032 ; 4.032 ;
; SW[2]      ; HEX3[5]     ; 3.966 ; 3.966 ; 3.966 ; 3.966 ;
; SW[2]      ; HEX3[6]     ; 4.006 ; 4.006 ; 4.006 ; 4.006 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 13237    ; 2376     ; 28       ; 16       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[1]     ; KEY[1]   ; 13237    ; 2376     ; 28       ; 16       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 167   ; 167  ;
; Unconstrained Output Ports      ; 73    ; 73   ;
; Unconstrained Output Port Paths ; 432   ; 432  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Nov 13 14:11:07 2013
Info: Command: quartus_sta multicycle -c multicycle
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'multicycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[1] KEY[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.299      -687.696 KEY[1] 
Info (332146): Worst-case hold slack is 0.516
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.516         0.000 KEY[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -336.222 KEY[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 82 output pins without output pin load capacitance assignment
    Info (306007): Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.368
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.368      -298.662 KEY[1] 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.238         0.000 KEY[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -336.222 KEY[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 419 megabytes
    Info: Processing ended: Wed Nov 13 14:11:23 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:02


