spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W
spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_mul_32s_30ns_32_2_1
spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W
spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W
spmm_hls_flow_control_loop_pipe_sequential_init
spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W
spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_fifo_w388_d16_A
spmm_hls_gmem1_m_axi
spmm_hls_gmem2_m_axi
spmm_hls_gmem3_m_axi
spmm_hls_gmem4_m_axi
spmm_hls_gmem5_m_axi
spmm_hls_gmem6_m_axi
spmm_hls_control_s_axi
set_tile_broadcast_Pipeline_init_seen
set_tile_broadcast_Pipeline_copy_tile_loop
set_tile_broadcast
pu_kernel_Pipeline_pu_save_stream_into_pu
dfm_Pipeline_VITIS_LOOP_114_1
dfm
pu_kernel
pu_kernel_8_Pipeline_pu_save_stream_into_pu
pu_kernel_8
pu_kernel_9_Pipeline_pu_save_stream_into_pu
pu_kernel_9
pu_kernel_10_Pipeline_pu_save_stream_into_pu
pu_kernel_10
dataflow_in_loop_row_loop
spmm_hls
