-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find_max_bin is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    slcvec_angle_polar_offset_mrad_V : IN STD_LOGIC_VECTOR (17 downto 0);
    roi_seed_r_V : IN STD_LOGIC_VECTOR (21 downto 0);
    max_bin_count_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_16_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_17_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_18_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_19_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_20_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_21_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_22_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_23_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_24_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_25_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_26_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_27_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_28_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_29_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_30_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_31_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_32_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_33_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_34_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_35_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_36_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_37_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_38_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_39_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_40_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_41_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_42_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_43_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_44_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_45_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_46_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_47_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_48_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_49_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_50_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_51_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_52_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_53_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_54_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_55_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_56_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_57_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_58_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_59_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_60_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_61_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_62_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_63_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_64_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_65_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_66_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_67_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_68_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_69_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_70_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_71_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_72_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_73_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_74_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_75_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_76_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_77_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_78_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_79_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_80_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_81_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_82_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_83_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_84_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_85_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_86_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_87_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_88_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_89_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_90_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_91_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_92_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_93_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_94_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_95_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_96_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_97_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_98_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_99_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_100_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_101_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_102_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_103_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_104_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_105_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_106_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_107_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_108_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_109_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_110_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_111_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_112_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_113_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_114_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_115_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_116_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_117_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_118_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_119_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_120_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_121_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_122_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_123_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_124_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_125_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_126_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_127_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_r_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_2_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_3_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_4_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_5_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_6_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_7_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_8_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_9_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_10_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_11_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_12_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_13_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_14_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_15_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_16_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_17_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_18_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_19_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_20_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_21_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_22_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_23_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_24_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_25_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_26_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_27_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_28_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_29_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_30_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_31_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_32_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_33_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_34_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_35_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_36_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_37_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_38_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_39_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_40_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_41_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_42_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_43_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_44_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_45_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_46_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_47_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_48_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_49_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_50_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_51_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_52_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_53_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_54_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_55_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_56_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_57_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_58_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_59_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_60_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_61_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_62_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_63_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_64_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_65_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_66_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_67_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_68_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_69_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_70_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_71_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_72_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_73_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_74_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_75_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_76_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_77_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_78_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_79_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_80_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_81_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_82_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_83_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_84_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_85_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_86_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_87_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_88_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_89_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_90_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_91_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_92_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_93_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_94_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_95_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_96_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_97_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_98_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_99_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_100_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_101_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_102_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_103_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_104_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_105_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_106_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_107_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_108_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_109_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_110_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_111_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_112_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_113_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_114_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_115_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_116_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_117_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_118_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_119_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_120_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_121_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_122_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_123_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_124_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_125_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_126_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_127_V : IN STD_LOGIC_VECTOR (6 downto 0);
    hls_LT_theta_global_V : OUT STD_LOGIC_VECTOR (17 downto 0);
    hls_LT_theta_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_global_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_theta_V : OUT STD_LOGIC_VECTOR (17 downto 0);
    hls_LT_theta_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_count_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_max_bin_count_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_theta_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_theta_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_r_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_r_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of find_max_bin is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_max_bin,hls_ip_2019_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-1LV-i,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.548000,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=842,HLS_SYN_LUT=3566,HLS_VERSION=2019_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_7 : STD_LOGIC_VECTOR (10 downto 0) := "00000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv15_4459 : STD_LOGIC_VECTOR (14 downto 0) := "100010001011001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal roi_seed_r_V_read_reg_6202 : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_6202_pp0_iter1_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_6202_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_6202_pp0_iter3_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal slcvec_angle_polar_o_reg_6207 : STD_LOGIC_VECTOR (17 downto 0);
    signal slcvec_angle_polar_o_reg_6207_pp0_iter1_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal slcvec_angle_polar_o_reg_6207_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal slcvec_angle_polar_o_reg_6207_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln895_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_6212 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_6212_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_6217 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_6217_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_6222 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_6222_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_6227 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_6227_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_6232 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_6237 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_6242 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_6247 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6252 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6252_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6257 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6257_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6262 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6262_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6267 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6267_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_6272 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_6277 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_6282 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_6287 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_6292 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_6292_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_fu_2670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6297 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6297_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6302 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6302_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6307 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6307_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_6312 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_fu_2694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_6317 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_fu_2700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_6322 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_6327 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6332 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6332_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6337 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6337_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6342 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6342_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_6347 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_6347_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_6352 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_6357 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_6362 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_6367 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6372 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6372_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6377 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6377_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6382 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6382_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6387 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6387_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_6392 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_6397 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_6402 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_6407 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6412 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6412_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6417 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6417_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6422 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6422_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6427 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6427_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_6432 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_6437 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_fu_2844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_6442 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_6447 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6452 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6452_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_fu_2862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6457 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6457_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6462 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6462_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_fu_2874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6467 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6467_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_6472 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_6477 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_6482 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_6487 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6492 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6492_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6497 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6497_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_fu_2916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_6502 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_6502_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_fu_2922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_6507 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_6507_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_6512 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_6517 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_6522 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_6527 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_6532 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_6532_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_1_fu_4292_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_1_reg_6537 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_2_fu_4300_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_2_reg_6542 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_66_fu_2956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_6548 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_6548_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_4_fu_4308_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_4_reg_6553 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_5_fu_4316_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_5_reg_6558 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_67_fu_2960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_6564 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_6564_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_7_fu_4324_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_7_reg_6569 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_8_fu_4332_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_8_reg_6574 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_68_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_6580 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_6580_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_10_fu_4340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_10_reg_6585 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_11_fu_4348_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_11_reg_6590 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_69_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_6596 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_13_fu_4356_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_13_reg_6601 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_14_fu_4364_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_14_reg_6606 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_70_fu_2972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_6612 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_16_fu_4372_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_16_reg_6617 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_17_fu_4380_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_17_reg_6622 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_71_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_6628 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_19_fu_4388_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_19_reg_6633 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_20_fu_4396_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_20_reg_6638 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_72_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_6644 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_22_fu_4404_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_22_reg_6649 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_23_fu_4412_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_23_reg_6654 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_73_fu_2984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_6660 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_6660_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_25_fu_4420_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_25_reg_6665 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_26_fu_4428_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_26_reg_6670 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_74_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_6676 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_6676_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_28_fu_4436_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_28_reg_6681 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_29_fu_4444_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_29_reg_6686 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_75_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_6692 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_6692_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_31_fu_4452_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_31_reg_6697 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_32_fu_4460_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_32_reg_6702 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_76_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_6708 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_6708_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_34_fu_4468_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_34_reg_6713 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_35_fu_4476_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_35_reg_6718 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_77_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_6724 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_37_fu_4484_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_37_reg_6729 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_38_fu_4492_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_38_reg_6734 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_78_fu_3004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_6740 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_40_fu_4500_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_40_reg_6745 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_41_fu_4508_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_41_reg_6750 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_79_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_6756 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_43_fu_4516_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_43_reg_6761 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_44_fu_4524_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_44_reg_6766 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_80_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_6772 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_46_fu_4532_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_46_reg_6777 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_47_fu_4540_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_47_reg_6782 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_81_fu_3016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_6788 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_6788_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_49_fu_4548_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_49_reg_6793 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_50_fu_4556_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_50_reg_6798 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_82_fu_3020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_6804 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_6804_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_52_fu_4564_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_52_reg_6809 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_53_fu_4572_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_53_reg_6814 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_83_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_6820 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_6820_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_55_fu_4580_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_55_reg_6825 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_56_fu_4588_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_56_reg_6830 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_84_fu_3028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_6836 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_6836_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_58_fu_4596_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_58_reg_6841 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_59_fu_4604_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_59_reg_6846 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_85_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_6852 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_61_fu_4612_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_61_reg_6857 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_62_fu_4620_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_62_reg_6862 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_86_fu_3036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_6868 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_64_fu_4628_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_64_reg_6873 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_65_fu_4636_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_65_reg_6878 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_87_fu_3040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_6884 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_67_fu_4644_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_67_reg_6889 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_68_fu_4652_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_68_reg_6894 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_88_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_6900 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_70_fu_4660_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_70_reg_6905 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_71_fu_4668_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_71_reg_6910 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_89_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_6916 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_6916_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_73_fu_4676_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_73_reg_6921 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_74_fu_4684_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_74_reg_6926 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_90_fu_3052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_6932 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_6932_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_76_fu_4692_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_76_reg_6937 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_77_fu_4700_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_77_reg_6942 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_91_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_6948 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_6948_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_79_fu_4708_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_79_reg_6953 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_80_fu_4716_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_80_reg_6958 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_92_fu_3060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_6964 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_6964_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_82_fu_4724_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_82_reg_6969 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_83_fu_4732_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_83_reg_6974 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_93_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_6980 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_85_fu_4740_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_85_reg_6985 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_86_fu_4748_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_86_reg_6990 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_94_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_6996 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_88_fu_4756_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_88_reg_7001 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_89_fu_4764_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_89_reg_7006 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_95_fu_3072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_7012 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_91_fu_4772_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_91_reg_7017 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_92_fu_4780_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_92_reg_7022 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_96_fu_3076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_7028 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_94_fu_4788_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_94_reg_7033 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_95_fu_4796_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln312_95_reg_7038 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_97_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_7044 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_fu_3084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_7049 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_fu_3088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_7054 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_fu_3092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_7059 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_fu_3112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_7064 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_fu_3116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_7069 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_7074 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_fu_3124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_7079 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_113_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_113_reg_7084 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_1_fu_5412_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_1_reg_7089 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_2_fu_5420_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_2_reg_7094 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_114_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_114_reg_7100 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_4_fu_5428_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_4_reg_7105 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_5_fu_5436_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_5_reg_7110 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_115_fu_3152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_115_reg_7116 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_7_fu_5444_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_7_reg_7121 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_8_fu_5452_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_8_reg_7126 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_116_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_116_reg_7132 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_10_fu_5460_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_10_reg_7137 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_11_fu_5468_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_11_reg_7142 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_12_fu_5476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_12_reg_7148 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_13_fu_5484_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_13_reg_7153 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_14_fu_5492_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_14_reg_7158 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_15_fu_5500_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_15_reg_7164 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_16_fu_5508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_16_reg_7169 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_17_fu_5516_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_17_reg_7174 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_18_fu_5524_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_18_reg_7180 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_19_fu_5532_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_19_reg_7185 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_20_fu_5540_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_20_reg_7190 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_21_fu_5548_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_21_reg_7196 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_22_fu_5556_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_22_reg_7201 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln342_23_fu_5564_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln342_23_reg_7206 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln357_fu_5992_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_reg_7212 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_6_fu_6032_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_6_reg_7217 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_125_fu_3192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_125_reg_7222 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_r_t_V_fu_6072_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_reg_7227 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_s_fu_6080_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_s_reg_7232 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_1_fu_6088_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_1_reg_7238 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_fu_6096_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_reg_7243 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_1_fu_6104_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_1_reg_7248 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_2_fu_6117_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_2_reg_7254 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_2_fu_6124_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_reg_7260 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_r_t_V_3_fu_6130_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_3_reg_7265 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln708_fu_6171_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln895_2_fu_3212_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_98_fu_3756_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_5_fu_3229_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_101_fu_3773_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_8_fu_3246_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_104_fu_3790_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_11_fu_3263_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_107_fu_3807_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_14_fu_3280_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_110_fu_3824_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_17_fu_3297_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_113_fu_3841_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_20_fu_3314_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_116_fu_3858_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_23_fu_3331_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_119_fu_3875_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_26_fu_3348_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_122_fu_3892_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_29_fu_3365_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_125_fu_3909_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_32_fu_3382_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_128_fu_3926_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_35_fu_3399_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_131_fu_3943_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_38_fu_3416_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_134_fu_3960_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_41_fu_3433_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_137_fu_3977_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_44_fu_3450_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_140_fu_3994_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_47_fu_3467_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_143_fu_4011_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_50_fu_3484_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_146_fu_4028_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_53_fu_3501_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_149_fu_4045_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_56_fu_3518_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_152_fu_4062_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_59_fu_3535_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_155_fu_4079_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_62_fu_3552_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_158_fu_4096_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_65_fu_3569_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_161_fu_4113_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_68_fu_3586_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_164_fu_4130_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_71_fu_3603_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_167_fu_4147_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_74_fu_3620_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_170_fu_4164_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_77_fu_3637_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_173_fu_4181_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_80_fu_3654_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_176_fu_4198_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_83_fu_3671_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_179_fu_4215_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_86_fu_3688_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_182_fu_4232_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_89_fu_3705_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_185_fu_4249_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_92_fu_3722_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_188_fu_4266_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_95_fu_3739_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_191_fu_4283_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_2_fu_5146_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_26_fu_5282_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_5_fu_5159_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_29_fu_5295_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_8_fu_5172_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_32_fu_5308_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_11_fu_5185_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_35_fu_5321_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_14_fu_5206_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_38_fu_5342_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_17_fu_5227_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_41_fu_5363_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_20_fu_5248_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_44_fu_5384_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_23_fu_5269_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln327_47_fu_5405_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln357_2_fu_6005_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln357_8_fu_6045_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln357_5_fu_6025_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln357_11_fu_6065_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_1_fu_3204_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_97_fu_3748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_4_fu_3221_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_100_fu_3765_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_7_fu_3238_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_103_fu_3782_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_10_fu_3255_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_106_fu_3799_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_13_fu_3272_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_109_fu_3816_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_16_fu_3289_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_112_fu_3833_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_19_fu_3306_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_115_fu_3850_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_22_fu_3323_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_118_fu_3867_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_25_fu_3340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_121_fu_3884_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_28_fu_3357_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_124_fu_3901_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_31_fu_3374_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_127_fu_3918_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_34_fu_3391_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_130_fu_3935_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_37_fu_3408_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_133_fu_3952_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_40_fu_3425_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_136_fu_3969_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_43_fu_3442_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_139_fu_3986_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_46_fu_3459_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_142_fu_4003_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_49_fu_3476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_145_fu_4020_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_52_fu_3493_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_148_fu_4037_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_55_fu_3510_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_151_fu_4054_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_58_fu_3527_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_154_fu_4071_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_61_fu_3544_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_157_fu_4088_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_64_fu_3561_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_160_fu_4105_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_67_fu_3578_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_163_fu_4122_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_70_fu_3595_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_166_fu_4139_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_73_fu_3612_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_169_fu_4156_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_76_fu_3629_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_172_fu_4173_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_79_fu_3646_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_175_fu_4190_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_82_fu_3663_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_178_fu_4207_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_85_fu_3680_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_181_fu_4224_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_88_fu_3697_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_184_fu_4241_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_91_fu_3714_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_187_fu_4258_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_94_fu_3731_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_190_fu_4275_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_12_fu_4804_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_108_fu_4916_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_15_fu_4811_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_111_fu_4923_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_18_fu_4818_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_114_fu_4930_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_21_fu_4825_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_117_fu_4937_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_36_fu_4832_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_132_fu_4944_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_39_fu_4839_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_135_fu_4951_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_42_fu_4846_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_138_fu_4958_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_45_fu_4853_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_141_fu_4965_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_60_fu_4860_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_156_fu_4972_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_63_fu_4867_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_159_fu_4979_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_66_fu_4874_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_162_fu_4986_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_69_fu_4881_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_165_fu_4993_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_84_fu_4888_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_180_fu_5000_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_87_fu_4895_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_183_fu_5007_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_90_fu_4902_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_186_fu_5014_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_93_fu_4909_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_189_fu_5021_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_101_fu_3096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_12_fu_5028_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_60_fu_5084_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_102_fu_3100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_15_fu_5035_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_63_fu_5091_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_103_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_18_fu_5042_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_66_fu_5098_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_104_fu_3108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_21_fu_5049_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_69_fu_5105_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_109_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_36_fu_5056_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_84_fu_5112_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_110_fu_3132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_39_fu_5063_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_87_fu_5119_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_111_fu_3136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_42_fu_5070_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_90_fu_5126_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_112_fu_3140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln312_45_fu_5077_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_93_fu_5133_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_1_fu_5140_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_25_fu_5276_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_4_fu_5153_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_28_fu_5289_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_7_fu_5166_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_31_fu_5302_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_10_fu_5179_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_34_fu_5315_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_117_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln327_12_fu_5192_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_36_fu_5328_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_13_fu_5200_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_37_fu_5336_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_118_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln327_15_fu_5213_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_39_fu_5349_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_16_fu_5221_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_40_fu_5357_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_119_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln327_18_fu_5234_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_42_fu_5370_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_19_fu_5242_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_43_fu_5378_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_120_fu_3172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln327_21_fu_5255_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_45_fu_5391_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_22_fu_5263_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_46_fu_5399_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_fu_5572_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_96_fu_5684_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_3_fu_5579_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_99_fu_5691_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_6_fu_5586_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_102_fu_5698_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_9_fu_5593_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_105_fu_5705_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_24_fu_5600_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_120_fu_5712_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_27_fu_5607_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_123_fu_5719_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_30_fu_5614_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_126_fu_5726_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_33_fu_5621_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_129_fu_5733_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_48_fu_5628_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_144_fu_5740_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_51_fu_5635_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_147_fu_5747_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_54_fu_5642_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_150_fu_5754_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_57_fu_5649_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_153_fu_5761_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_72_fu_5656_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_168_fu_5768_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_75_fu_5663_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_171_fu_5775_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_78_fu_5670_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_174_fu_5782_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_81_fu_5677_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_177_fu_5789_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_fu_5796_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_48_fu_5852_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_3_fu_5803_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_51_fu_5859_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_6_fu_5810_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_54_fu_5866_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_9_fu_5817_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_57_fu_5873_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_24_fu_5824_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_72_fu_5880_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_27_fu_5831_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_75_fu_5887_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_30_fu_5838_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_78_fu_5894_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_33_fu_5845_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln312_81_fu_5901_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_fu_5908_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_24_fu_5936_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_3_fu_5915_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_27_fu_5943_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_6_fu_5922_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_30_fu_5950_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_9_fu_5929_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln327_33_fu_5957_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_121_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_fu_5964_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_122_fu_3180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_3_fu_5971_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_123_fu_3184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_6_fu_5978_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_124_fu_3188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln342_9_fu_5985_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_1_fu_5999_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_7_fu_6039_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_126_fu_3196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln357_3_fu_6012_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_9_fu_6052_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_4_fu_6019_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln357_10_fu_6059_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_5_fu_3200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_theta_t_s_fu_6112_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal t0_V_fu_6136_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_fu_6143_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_6158_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_6165_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln703_fu_6149_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_fu_6176_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_fu_6182_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_2_fu_6186_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln895_100_reg_7059 <= icmp_ln895_100_fu_3092_p2;
                icmp_ln895_105_reg_7064 <= icmp_ln895_105_fu_3112_p2;
                icmp_ln895_106_reg_7069 <= icmp_ln895_106_fu_3116_p2;
                icmp_ln895_107_reg_7074 <= icmp_ln895_107_fu_3120_p2;
                icmp_ln895_108_reg_7079 <= icmp_ln895_108_fu_3124_p2;
                icmp_ln895_10_reg_6262 <= icmp_ln895_10_fu_2628_p2;
                icmp_ln895_10_reg_6262_pp0_iter1_reg <= icmp_ln895_10_reg_6262;
                icmp_ln895_113_reg_7084 <= icmp_ln895_113_fu_3144_p2;
                icmp_ln895_114_reg_7100 <= icmp_ln895_114_fu_3148_p2;
                icmp_ln895_115_reg_7116 <= icmp_ln895_115_fu_3152_p2;
                icmp_ln895_116_reg_7132 <= icmp_ln895_116_fu_3156_p2;
                icmp_ln895_11_reg_6267 <= icmp_ln895_11_fu_2634_p2;
                icmp_ln895_11_reg_6267_pp0_iter1_reg <= icmp_ln895_11_reg_6267;
                icmp_ln895_12_reg_6272 <= icmp_ln895_12_fu_2640_p2;
                icmp_ln895_13_reg_6277 <= icmp_ln895_13_fu_2646_p2;
                icmp_ln895_14_reg_6282 <= icmp_ln895_14_fu_2652_p2;
                icmp_ln895_15_reg_6242 <= icmp_ln895_15_fu_2604_p2;
                icmp_ln895_16_reg_6292 <= icmp_ln895_16_fu_2664_p2;
                icmp_ln895_16_reg_6292_pp0_iter1_reg <= icmp_ln895_16_reg_6292;
                icmp_ln895_17_reg_6297 <= icmp_ln895_17_fu_2670_p2;
                icmp_ln895_17_reg_6297_pp0_iter1_reg <= icmp_ln895_17_reg_6297;
                icmp_ln895_18_reg_6302 <= icmp_ln895_18_fu_2676_p2;
                icmp_ln895_18_reg_6302_pp0_iter1_reg <= icmp_ln895_18_reg_6302;
                icmp_ln895_19_reg_6307 <= icmp_ln895_19_fu_2682_p2;
                icmp_ln895_19_reg_6307_pp0_iter1_reg <= icmp_ln895_19_reg_6307;
                icmp_ln895_1_reg_6217 <= icmp_ln895_1_fu_2574_p2;
                icmp_ln895_1_reg_6217_pp0_iter1_reg <= icmp_ln895_1_reg_6217;
                icmp_ln895_20_reg_6312 <= icmp_ln895_20_fu_2688_p2;
                icmp_ln895_21_reg_6317 <= icmp_ln895_21_fu_2694_p2;
                icmp_ln895_22_reg_6322 <= icmp_ln895_22_fu_2700_p2;
                icmp_ln895_23_reg_6327 <= icmp_ln895_23_fu_2706_p2;
                icmp_ln895_24_reg_6332 <= icmp_ln895_24_fu_2712_p2;
                icmp_ln895_24_reg_6332_pp0_iter1_reg <= icmp_ln895_24_reg_6332;
                icmp_ln895_25_reg_6337 <= icmp_ln895_25_fu_2718_p2;
                icmp_ln895_25_reg_6337_pp0_iter1_reg <= icmp_ln895_25_reg_6337;
                icmp_ln895_26_reg_6342 <= icmp_ln895_26_fu_2724_p2;
                icmp_ln895_26_reg_6342_pp0_iter1_reg <= icmp_ln895_26_reg_6342;
                icmp_ln895_27_reg_6287 <= icmp_ln895_27_fu_2658_p2;
                icmp_ln895_28_reg_6352 <= icmp_ln895_28_fu_2736_p2;
                icmp_ln895_29_reg_6357 <= icmp_ln895_29_fu_2742_p2;
                icmp_ln895_2_reg_6222 <= icmp_ln895_2_fu_2580_p2;
                icmp_ln895_2_reg_6222_pp0_iter1_reg <= icmp_ln895_2_reg_6222;
                icmp_ln895_30_reg_6362 <= icmp_ln895_30_fu_2748_p2;
                icmp_ln895_31_reg_6367 <= icmp_ln895_31_fu_2754_p2;
                icmp_ln895_32_reg_6372 <= icmp_ln895_32_fu_2760_p2;
                icmp_ln895_32_reg_6372_pp0_iter1_reg <= icmp_ln895_32_reg_6372;
                icmp_ln895_33_reg_6377 <= icmp_ln895_33_fu_2766_p2;
                icmp_ln895_33_reg_6377_pp0_iter1_reg <= icmp_ln895_33_reg_6377;
                icmp_ln895_34_reg_6382 <= icmp_ln895_34_fu_2772_p2;
                icmp_ln895_34_reg_6382_pp0_iter1_reg <= icmp_ln895_34_reg_6382;
                icmp_ln895_35_reg_6387 <= icmp_ln895_35_fu_2778_p2;
                icmp_ln895_35_reg_6387_pp0_iter1_reg <= icmp_ln895_35_reg_6387;
                icmp_ln895_36_reg_6392 <= icmp_ln895_36_fu_2784_p2;
                icmp_ln895_37_reg_6397 <= icmp_ln895_37_fu_2790_p2;
                icmp_ln895_38_reg_6402 <= icmp_ln895_38_fu_2796_p2;
                icmp_ln895_39_reg_6347 <= icmp_ln895_39_fu_2730_p2;
                icmp_ln895_39_reg_6347_pp0_iter1_reg <= icmp_ln895_39_reg_6347;
                icmp_ln895_3_reg_6227 <= icmp_ln895_3_fu_2586_p2;
                icmp_ln895_3_reg_6227_pp0_iter1_reg <= icmp_ln895_3_reg_6227;
                icmp_ln895_40_reg_6412 <= icmp_ln895_40_fu_2808_p2;
                icmp_ln895_40_reg_6412_pp0_iter1_reg <= icmp_ln895_40_reg_6412;
                icmp_ln895_41_reg_6417 <= icmp_ln895_41_fu_2814_p2;
                icmp_ln895_41_reg_6417_pp0_iter1_reg <= icmp_ln895_41_reg_6417;
                icmp_ln895_42_reg_6422 <= icmp_ln895_42_fu_2820_p2;
                icmp_ln895_42_reg_6422_pp0_iter1_reg <= icmp_ln895_42_reg_6422;
                icmp_ln895_43_reg_6427 <= icmp_ln895_43_fu_2826_p2;
                icmp_ln895_43_reg_6427_pp0_iter1_reg <= icmp_ln895_43_reg_6427;
                icmp_ln895_44_reg_6432 <= icmp_ln895_44_fu_2832_p2;
                icmp_ln895_45_reg_6437 <= icmp_ln895_45_fu_2838_p2;
                icmp_ln895_46_reg_6442 <= icmp_ln895_46_fu_2844_p2;
                icmp_ln895_47_reg_6447 <= icmp_ln895_47_fu_2850_p2;
                icmp_ln895_48_reg_6452 <= icmp_ln895_48_fu_2856_p2;
                icmp_ln895_48_reg_6452_pp0_iter1_reg <= icmp_ln895_48_reg_6452;
                icmp_ln895_49_reg_6457 <= icmp_ln895_49_fu_2862_p2;
                icmp_ln895_49_reg_6457_pp0_iter1_reg <= icmp_ln895_49_reg_6457;
                icmp_ln895_4_reg_6232 <= icmp_ln895_4_fu_2592_p2;
                icmp_ln895_50_reg_6462 <= icmp_ln895_50_fu_2868_p2;
                icmp_ln895_50_reg_6462_pp0_iter1_reg <= icmp_ln895_50_reg_6462;
                icmp_ln895_51_reg_6467 <= icmp_ln895_51_fu_2874_p2;
                icmp_ln895_51_reg_6467_pp0_iter1_reg <= icmp_ln895_51_reg_6467;
                icmp_ln895_52_reg_6472 <= icmp_ln895_52_fu_2880_p2;
                icmp_ln895_53_reg_6477 <= icmp_ln895_53_fu_2886_p2;
                icmp_ln895_54_reg_6482 <= icmp_ln895_54_fu_2892_p2;
                icmp_ln895_55_reg_6487 <= icmp_ln895_55_fu_2898_p2;
                icmp_ln895_56_reg_6492 <= icmp_ln895_56_fu_2904_p2;
                icmp_ln895_56_reg_6492_pp0_iter1_reg <= icmp_ln895_56_reg_6492;
                icmp_ln895_57_reg_6497 <= icmp_ln895_57_fu_2910_p2;
                icmp_ln895_57_reg_6497_pp0_iter1_reg <= icmp_ln895_57_reg_6497;
                icmp_ln895_58_reg_6502 <= icmp_ln895_58_fu_2916_p2;
                icmp_ln895_58_reg_6502_pp0_iter1_reg <= icmp_ln895_58_reg_6502;
                icmp_ln895_59_reg_6507 <= icmp_ln895_59_fu_2922_p2;
                icmp_ln895_59_reg_6507_pp0_iter1_reg <= icmp_ln895_59_reg_6507;
                icmp_ln895_60_reg_6512 <= icmp_ln895_60_fu_2928_p2;
                icmp_ln895_61_reg_6517 <= icmp_ln895_61_fu_2934_p2;
                icmp_ln895_62_reg_6522 <= icmp_ln895_62_fu_2940_p2;
                icmp_ln895_63_reg_6527 <= icmp_ln895_63_fu_2946_p2;
                icmp_ln895_64_reg_6407 <= icmp_ln895_64_fu_2802_p2;
                icmp_ln895_65_reg_6532 <= icmp_ln895_65_fu_2952_p2;
                icmp_ln895_65_reg_6532_pp0_iter1_reg <= icmp_ln895_65_reg_6532;
                icmp_ln895_66_reg_6548 <= icmp_ln895_66_fu_2956_p2;
                icmp_ln895_66_reg_6548_pp0_iter1_reg <= icmp_ln895_66_reg_6548;
                icmp_ln895_67_reg_6564 <= icmp_ln895_67_fu_2960_p2;
                icmp_ln895_67_reg_6564_pp0_iter1_reg <= icmp_ln895_67_reg_6564;
                icmp_ln895_68_reg_6580 <= icmp_ln895_68_fu_2964_p2;
                icmp_ln895_68_reg_6580_pp0_iter1_reg <= icmp_ln895_68_reg_6580;
                icmp_ln895_69_reg_6596 <= icmp_ln895_69_fu_2968_p2;
                icmp_ln895_6_reg_6237 <= icmp_ln895_6_fu_2598_p2;
                icmp_ln895_70_reg_6612 <= icmp_ln895_70_fu_2972_p2;
                icmp_ln895_71_reg_6628 <= icmp_ln895_71_fu_2976_p2;
                icmp_ln895_72_reg_6644 <= icmp_ln895_72_fu_2980_p2;
                icmp_ln895_73_reg_6660 <= icmp_ln895_73_fu_2984_p2;
                icmp_ln895_73_reg_6660_pp0_iter1_reg <= icmp_ln895_73_reg_6660;
                icmp_ln895_74_reg_6676 <= icmp_ln895_74_fu_2988_p2;
                icmp_ln895_74_reg_6676_pp0_iter1_reg <= icmp_ln895_74_reg_6676;
                icmp_ln895_75_reg_6692 <= icmp_ln895_75_fu_2992_p2;
                icmp_ln895_75_reg_6692_pp0_iter1_reg <= icmp_ln895_75_reg_6692;
                icmp_ln895_76_reg_6708 <= icmp_ln895_76_fu_2996_p2;
                icmp_ln895_76_reg_6708_pp0_iter1_reg <= icmp_ln895_76_reg_6708;
                icmp_ln895_77_reg_6724 <= icmp_ln895_77_fu_3000_p2;
                icmp_ln895_78_reg_6740 <= icmp_ln895_78_fu_3004_p2;
                icmp_ln895_79_reg_6756 <= icmp_ln895_79_fu_3008_p2;
                icmp_ln895_7_reg_6247 <= icmp_ln895_7_fu_2610_p2;
                icmp_ln895_80_reg_6772 <= icmp_ln895_80_fu_3012_p2;
                icmp_ln895_81_reg_6788 <= icmp_ln895_81_fu_3016_p2;
                icmp_ln895_81_reg_6788_pp0_iter1_reg <= icmp_ln895_81_reg_6788;
                icmp_ln895_82_reg_6804 <= icmp_ln895_82_fu_3020_p2;
                icmp_ln895_82_reg_6804_pp0_iter1_reg <= icmp_ln895_82_reg_6804;
                icmp_ln895_83_reg_6820 <= icmp_ln895_83_fu_3024_p2;
                icmp_ln895_83_reg_6820_pp0_iter1_reg <= icmp_ln895_83_reg_6820;
                icmp_ln895_84_reg_6836 <= icmp_ln895_84_fu_3028_p2;
                icmp_ln895_84_reg_6836_pp0_iter1_reg <= icmp_ln895_84_reg_6836;
                icmp_ln895_85_reg_6852 <= icmp_ln895_85_fu_3032_p2;
                icmp_ln895_86_reg_6868 <= icmp_ln895_86_fu_3036_p2;
                icmp_ln895_87_reg_6884 <= icmp_ln895_87_fu_3040_p2;
                icmp_ln895_88_reg_6900 <= icmp_ln895_88_fu_3044_p2;
                icmp_ln895_89_reg_6916 <= icmp_ln895_89_fu_3048_p2;
                icmp_ln895_89_reg_6916_pp0_iter1_reg <= icmp_ln895_89_reg_6916;
                icmp_ln895_8_reg_6252 <= icmp_ln895_8_fu_2616_p2;
                icmp_ln895_8_reg_6252_pp0_iter1_reg <= icmp_ln895_8_reg_6252;
                icmp_ln895_90_reg_6932 <= icmp_ln895_90_fu_3052_p2;
                icmp_ln895_90_reg_6932_pp0_iter1_reg <= icmp_ln895_90_reg_6932;
                icmp_ln895_91_reg_6948 <= icmp_ln895_91_fu_3056_p2;
                icmp_ln895_91_reg_6948_pp0_iter1_reg <= icmp_ln895_91_reg_6948;
                icmp_ln895_92_reg_6964 <= icmp_ln895_92_fu_3060_p2;
                icmp_ln895_92_reg_6964_pp0_iter1_reg <= icmp_ln895_92_reg_6964;
                icmp_ln895_93_reg_6980 <= icmp_ln895_93_fu_3064_p2;
                icmp_ln895_94_reg_6996 <= icmp_ln895_94_fu_3068_p2;
                icmp_ln895_95_reg_7012 <= icmp_ln895_95_fu_3072_p2;
                icmp_ln895_96_reg_7028 <= icmp_ln895_96_fu_3076_p2;
                icmp_ln895_97_reg_7044 <= icmp_ln895_97_fu_3080_p2;
                icmp_ln895_98_reg_7049 <= icmp_ln895_98_fu_3084_p2;
                icmp_ln895_99_reg_7054 <= icmp_ln895_99_fu_3088_p2;
                icmp_ln895_9_reg_6257 <= icmp_ln895_9_fu_2622_p2;
                icmp_ln895_9_reg_6257_pp0_iter1_reg <= icmp_ln895_9_reg_6257;
                icmp_ln895_reg_6212 <= icmp_ln895_fu_2568_p2;
                icmp_ln895_reg_6212_pp0_iter1_reg <= icmp_ln895_reg_6212;
                roi_seed_r_V_read_reg_6202 <= roi_seed_r_V;
                roi_seed_r_V_read_reg_6202_pp0_iter1_reg <= roi_seed_r_V_read_reg_6202;
                select_ln312_10_reg_6585 <= select_ln312_10_fu_4340_p3;
                select_ln312_11_reg_6590 <= select_ln312_11_fu_4348_p3;
                select_ln312_13_reg_6601 <= select_ln312_13_fu_4356_p3;
                select_ln312_14_reg_6606 <= select_ln312_14_fu_4364_p3;
                select_ln312_16_reg_6617 <= select_ln312_16_fu_4372_p3;
                select_ln312_17_reg_6622 <= select_ln312_17_fu_4380_p3;
                select_ln312_19_reg_6633 <= select_ln312_19_fu_4388_p3;
                select_ln312_1_reg_6537 <= select_ln312_1_fu_4292_p3;
                select_ln312_20_reg_6638 <= select_ln312_20_fu_4396_p3;
                select_ln312_22_reg_6649 <= select_ln312_22_fu_4404_p3;
                select_ln312_23_reg_6654 <= select_ln312_23_fu_4412_p3;
                select_ln312_25_reg_6665 <= select_ln312_25_fu_4420_p3;
                select_ln312_26_reg_6670 <= select_ln312_26_fu_4428_p3;
                select_ln312_28_reg_6681 <= select_ln312_28_fu_4436_p3;
                select_ln312_29_reg_6686 <= select_ln312_29_fu_4444_p3;
                select_ln312_2_reg_6542 <= select_ln312_2_fu_4300_p3;
                select_ln312_31_reg_6697 <= select_ln312_31_fu_4452_p3;
                select_ln312_32_reg_6702 <= select_ln312_32_fu_4460_p3;
                select_ln312_34_reg_6713 <= select_ln312_34_fu_4468_p3;
                select_ln312_35_reg_6718 <= select_ln312_35_fu_4476_p3;
                select_ln312_37_reg_6729 <= select_ln312_37_fu_4484_p3;
                select_ln312_38_reg_6734 <= select_ln312_38_fu_4492_p3;
                select_ln312_40_reg_6745 <= select_ln312_40_fu_4500_p3;
                select_ln312_41_reg_6750 <= select_ln312_41_fu_4508_p3;
                select_ln312_43_reg_6761 <= select_ln312_43_fu_4516_p3;
                select_ln312_44_reg_6766 <= select_ln312_44_fu_4524_p3;
                select_ln312_46_reg_6777 <= select_ln312_46_fu_4532_p3;
                select_ln312_47_reg_6782 <= select_ln312_47_fu_4540_p3;
                select_ln312_49_reg_6793 <= select_ln312_49_fu_4548_p3;
                select_ln312_4_reg_6553 <= select_ln312_4_fu_4308_p3;
                select_ln312_50_reg_6798 <= select_ln312_50_fu_4556_p3;
                select_ln312_52_reg_6809 <= select_ln312_52_fu_4564_p3;
                select_ln312_53_reg_6814 <= select_ln312_53_fu_4572_p3;
                select_ln312_55_reg_6825 <= select_ln312_55_fu_4580_p3;
                select_ln312_56_reg_6830 <= select_ln312_56_fu_4588_p3;
                select_ln312_58_reg_6841 <= select_ln312_58_fu_4596_p3;
                select_ln312_59_reg_6846 <= select_ln312_59_fu_4604_p3;
                select_ln312_5_reg_6558 <= select_ln312_5_fu_4316_p3;
                select_ln312_61_reg_6857 <= select_ln312_61_fu_4612_p3;
                select_ln312_62_reg_6862 <= select_ln312_62_fu_4620_p3;
                select_ln312_64_reg_6873 <= select_ln312_64_fu_4628_p3;
                select_ln312_65_reg_6878 <= select_ln312_65_fu_4636_p3;
                select_ln312_67_reg_6889 <= select_ln312_67_fu_4644_p3;
                select_ln312_68_reg_6894 <= select_ln312_68_fu_4652_p3;
                select_ln312_70_reg_6905 <= select_ln312_70_fu_4660_p3;
                select_ln312_71_reg_6910 <= select_ln312_71_fu_4668_p3;
                select_ln312_73_reg_6921 <= select_ln312_73_fu_4676_p3;
                select_ln312_74_reg_6926 <= select_ln312_74_fu_4684_p3;
                select_ln312_76_reg_6937 <= select_ln312_76_fu_4692_p3;
                select_ln312_77_reg_6942 <= select_ln312_77_fu_4700_p3;
                select_ln312_79_reg_6953 <= select_ln312_79_fu_4708_p3;
                select_ln312_7_reg_6569 <= select_ln312_7_fu_4324_p3;
                select_ln312_80_reg_6958 <= select_ln312_80_fu_4716_p3;
                select_ln312_82_reg_6969 <= select_ln312_82_fu_4724_p3;
                select_ln312_83_reg_6974 <= select_ln312_83_fu_4732_p3;
                select_ln312_85_reg_6985 <= select_ln312_85_fu_4740_p3;
                select_ln312_86_reg_6990 <= select_ln312_86_fu_4748_p3;
                select_ln312_88_reg_7001 <= select_ln312_88_fu_4756_p3;
                select_ln312_89_reg_7006 <= select_ln312_89_fu_4764_p3;
                select_ln312_8_reg_6574 <= select_ln312_8_fu_4332_p3;
                select_ln312_91_reg_7017 <= select_ln312_91_fu_4772_p3;
                select_ln312_92_reg_7022 <= select_ln312_92_fu_4780_p3;
                select_ln312_94_reg_7033 <= select_ln312_94_fu_4788_p3;
                select_ln312_95_reg_7038 <= select_ln312_95_fu_4796_p3;
                select_ln342_10_reg_7137 <= select_ln342_10_fu_5460_p3;
                select_ln342_11_reg_7142 <= select_ln342_11_fu_5468_p3;
                    select_ln342_12_reg_7148(6 downto 3) <= select_ln342_12_fu_5476_p3(6 downto 3);
                select_ln342_13_reg_7153 <= select_ln342_13_fu_5484_p3;
                select_ln342_14_reg_7158 <= select_ln342_14_fu_5492_p3;
                    select_ln342_15_reg_7164(6 downto 3) <= select_ln342_15_fu_5500_p3(6 downto 3);
                select_ln342_16_reg_7169 <= select_ln342_16_fu_5508_p3;
                select_ln342_17_reg_7174 <= select_ln342_17_fu_5516_p3;
                    select_ln342_18_reg_7180(6 downto 3) <= select_ln342_18_fu_5524_p3(6 downto 3);
                select_ln342_19_reg_7185 <= select_ln342_19_fu_5532_p3;
                select_ln342_1_reg_7089 <= select_ln342_1_fu_5412_p3;
                select_ln342_20_reg_7190 <= select_ln342_20_fu_5540_p3;
                    select_ln342_21_reg_7196(6 downto 3) <= select_ln342_21_fu_5548_p3(6 downto 3);
                select_ln342_22_reg_7201 <= select_ln342_22_fu_5556_p3;
                select_ln342_23_reg_7206 <= select_ln342_23_fu_5564_p3;
                select_ln342_2_reg_7094 <= select_ln342_2_fu_5420_p3;
                select_ln342_4_reg_7105 <= select_ln342_4_fu_5428_p3;
                select_ln342_5_reg_7110 <= select_ln342_5_fu_5436_p3;
                select_ln342_7_reg_7121 <= select_ln342_7_fu_5444_p3;
                select_ln342_8_reg_7126 <= select_ln342_8_fu_5452_p3;
                slcvec_angle_polar_o_reg_6207 <= slcvec_angle_polar_offset_mrad_V;
                slcvec_angle_polar_o_reg_6207_pp0_iter1_reg <= slcvec_angle_polar_o_reg_6207;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln895_125_reg_7222 <= icmp_ln895_125_fu_3192_p2;
                res_max_bin_count_t_1_reg_7248 <= res_max_bin_count_t_1_fu_6104_p3;
                res_max_bin_count_t_2_reg_7260 <= res_max_bin_count_t_2_fu_6124_p3;
                res_max_bin_count_t_s_reg_7232 <= res_max_bin_count_t_s_fu_6080_p3;
                res_max_bin_r_t_V_1_reg_7243 <= res_max_bin_r_t_V_1_fu_6096_p3;
                res_max_bin_r_t_V_3_reg_7265 <= res_max_bin_r_t_V_3_fu_6130_p3;
                res_max_bin_r_t_V_reg_7227 <= res_max_bin_r_t_V_fu_6072_p3;
                    res_max_bin_theta_t_1_reg_7238(6 downto 1) <= res_max_bin_theta_t_1_fu_6088_p3(6 downto 1);
                res_max_bin_theta_t_2_reg_7254 <= res_max_bin_theta_t_2_fu_6117_p3;
                roi_seed_r_V_read_reg_6202_pp0_iter2_reg <= roi_seed_r_V_read_reg_6202_pp0_iter1_reg;
                roi_seed_r_V_read_reg_6202_pp0_iter3_reg <= roi_seed_r_V_read_reg_6202_pp0_iter2_reg;
                    select_ln357_6_reg_7217(6 downto 2) <= select_ln357_6_fu_6032_p3(6 downto 2);
                    select_ln357_reg_7212(6 downto 2) <= select_ln357_fu_5992_p3(6 downto 2);
                slcvec_angle_polar_o_reg_6207_pp0_iter2_reg <= slcvec_angle_polar_o_reg_6207_pp0_iter1_reg;
                slcvec_angle_polar_o_reg_6207_pp0_iter3_reg <= slcvec_angle_polar_o_reg_6207_pp0_iter2_reg;
            end if;
        end if;
    end process;
    select_ln342_12_reg_7148(2 downto 0) <= "100";
    select_ln342_15_reg_7164(2 downto 0) <= "101";
    select_ln342_18_reg_7180(2 downto 0) <= "110";
    select_ln342_21_reg_7196(2 downto 0) <= "111";
    select_ln357_reg_7212(1 downto 0) <= "00";
    select_ln357_6_reg_7217(1 downto 0) <= "10";
    res_max_bin_theta_t_1_reg_7238(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln703_fu_6176_p2 <= std_logic_vector(unsigned(zext_ln703_fu_6149_p1) + unsigned(ap_const_lv15_4459));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_V <= zext_ln708_fu_6171_p1;

    hls_LT_r_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            hls_LT_r_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_r_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_global_V <= std_logic_vector(unsigned(zext_ln708_fu_6171_p1) + unsigned(roi_seed_r_V_read_reg_6202_pp0_iter3_reg));

    hls_LT_r_global_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            hls_LT_r_global_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_r_global_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_V <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_3_fu_6143_p2),18));

    hls_LT_theta_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            hls_LT_theta_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_theta_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_global_V <= std_logic_vector(unsigned(zext_ln703_2_fu_6186_p1) + unsigned(slcvec_angle_polar_o_reg_6207_pp0_iter3_reg));

    hls_LT_theta_global_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            hls_LT_theta_global_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_theta_global_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln895_100_fu_3092_p2 <= "1" when (unsigned(select_ln312_11_reg_6590) > unsigned(select_ln312_59_reg_6846)) else "0";
    icmp_ln895_101_fu_3096_p2 <= "1" when (unsigned(select_ln312_14_reg_6606) > unsigned(select_ln312_62_reg_6862)) else "0";
    icmp_ln895_102_fu_3100_p2 <= "1" when (unsigned(select_ln312_17_reg_6622) > unsigned(select_ln312_65_reg_6878)) else "0";
    icmp_ln895_103_fu_3104_p2 <= "1" when (unsigned(select_ln312_20_reg_6638) > unsigned(select_ln312_68_reg_6894)) else "0";
    icmp_ln895_104_fu_3108_p2 <= "1" when (unsigned(select_ln312_23_reg_6654) > unsigned(select_ln312_71_reg_6910)) else "0";
    icmp_ln895_105_fu_3112_p2 <= "1" when (unsigned(select_ln312_26_reg_6670) > unsigned(select_ln312_74_reg_6926)) else "0";
    icmp_ln895_106_fu_3116_p2 <= "1" when (unsigned(select_ln312_29_reg_6686) > unsigned(select_ln312_77_reg_6942)) else "0";
    icmp_ln895_107_fu_3120_p2 <= "1" when (unsigned(select_ln312_32_reg_6702) > unsigned(select_ln312_80_reg_6958)) else "0";
    icmp_ln895_108_fu_3124_p2 <= "1" when (unsigned(select_ln312_35_reg_6718) > unsigned(select_ln312_83_reg_6974)) else "0";
    icmp_ln895_109_fu_3128_p2 <= "1" when (unsigned(select_ln312_38_reg_6734) > unsigned(select_ln312_86_reg_6990)) else "0";
    icmp_ln895_10_fu_2628_p2 <= "1" when (unsigned(max_bin_count_10_V) > unsigned(max_bin_count_74_V)) else "0";
    icmp_ln895_110_fu_3132_p2 <= "1" when (unsigned(select_ln312_41_reg_6750) > unsigned(select_ln312_89_reg_7006)) else "0";
    icmp_ln895_111_fu_3136_p2 <= "1" when (unsigned(select_ln312_44_reg_6766) > unsigned(select_ln312_92_reg_7022)) else "0";
    icmp_ln895_112_fu_3140_p2 <= "1" when (unsigned(select_ln312_47_reg_6782) > unsigned(select_ln312_95_reg_7038)) else "0";
    icmp_ln895_113_fu_3144_p2 <= "1" when (unsigned(select_ln327_2_fu_5146_p3) > unsigned(select_ln327_26_fu_5282_p3)) else "0";
    icmp_ln895_114_fu_3148_p2 <= "1" when (unsigned(select_ln327_5_fu_5159_p3) > unsigned(select_ln327_29_fu_5295_p3)) else "0";
    icmp_ln895_115_fu_3152_p2 <= "1" when (unsigned(select_ln327_8_fu_5172_p3) > unsigned(select_ln327_32_fu_5308_p3)) else "0";
    icmp_ln895_116_fu_3156_p2 <= "1" when (unsigned(select_ln327_11_fu_5185_p3) > unsigned(select_ln327_35_fu_5321_p3)) else "0";
    icmp_ln895_117_fu_3160_p2 <= "1" when (unsigned(select_ln327_14_fu_5206_p3) > unsigned(select_ln327_38_fu_5342_p3)) else "0";
    icmp_ln895_118_fu_3164_p2 <= "1" when (unsigned(select_ln327_17_fu_5227_p3) > unsigned(select_ln327_41_fu_5363_p3)) else "0";
    icmp_ln895_119_fu_3168_p2 <= "1" when (unsigned(select_ln327_20_fu_5248_p3) > unsigned(select_ln327_44_fu_5384_p3)) else "0";
    icmp_ln895_11_fu_2634_p2 <= "1" when (unsigned(max_bin_count_11_V) > unsigned(max_bin_count_75_V)) else "0";
    icmp_ln895_120_fu_3172_p2 <= "1" when (unsigned(select_ln327_23_fu_5269_p3) > unsigned(select_ln327_47_fu_5405_p3)) else "0";
    icmp_ln895_121_fu_3176_p2 <= "1" when (unsigned(select_ln342_2_reg_7094) > unsigned(select_ln342_14_reg_7158)) else "0";
    icmp_ln895_122_fu_3180_p2 <= "1" when (unsigned(select_ln342_5_reg_7110) > unsigned(select_ln342_17_reg_7174)) else "0";
    icmp_ln895_123_fu_3184_p2 <= "1" when (unsigned(select_ln342_8_reg_7126) > unsigned(select_ln342_20_reg_7190)) else "0";
    icmp_ln895_124_fu_3188_p2 <= "1" when (unsigned(select_ln342_11_reg_7142) > unsigned(select_ln342_23_reg_7206)) else "0";
    icmp_ln895_125_fu_3192_p2 <= "1" when (unsigned(select_ln357_2_fu_6005_p3) > unsigned(select_ln357_8_fu_6045_p3)) else "0";
    icmp_ln895_126_fu_3196_p2 <= "1" when (unsigned(select_ln357_5_fu_6025_p3) > unsigned(select_ln357_11_fu_6065_p3)) else "0";
    icmp_ln895_12_fu_2640_p2 <= "1" when (unsigned(max_bin_count_12_V) > unsigned(max_bin_count_76_V)) else "0";
    icmp_ln895_13_fu_2646_p2 <= "1" when (unsigned(max_bin_count_13_V) > unsigned(max_bin_count_77_V)) else "0";
    icmp_ln895_14_fu_2652_p2 <= "1" when (unsigned(max_bin_count_14_V) > unsigned(max_bin_count_78_V)) else "0";
    icmp_ln895_15_fu_2604_p2 <= "1" when (unsigned(max_bin_count_6_V) > unsigned(max_bin_count_70_V)) else "0";
    icmp_ln895_16_fu_2664_p2 <= "1" when (unsigned(max_bin_count_16_V) > unsigned(max_bin_count_80_V)) else "0";
    icmp_ln895_17_fu_2670_p2 <= "1" when (unsigned(max_bin_count_17_V) > unsigned(max_bin_count_81_V)) else "0";
    icmp_ln895_18_fu_2676_p2 <= "1" when (unsigned(max_bin_count_18_V) > unsigned(max_bin_count_82_V)) else "0";
    icmp_ln895_19_fu_2682_p2 <= "1" when (unsigned(max_bin_count_19_V) > unsigned(max_bin_count_83_V)) else "0";
    icmp_ln895_1_fu_2574_p2 <= "1" when (unsigned(max_bin_count_1_V) > unsigned(max_bin_count_65_V)) else "0";
    icmp_ln895_20_fu_2688_p2 <= "1" when (unsigned(max_bin_count_20_V) > unsigned(max_bin_count_84_V)) else "0";
    icmp_ln895_21_fu_2694_p2 <= "1" when (unsigned(max_bin_count_21_V) > unsigned(max_bin_count_85_V)) else "0";
    icmp_ln895_22_fu_2700_p2 <= "1" when (unsigned(max_bin_count_22_V) > unsigned(max_bin_count_86_V)) else "0";
    icmp_ln895_23_fu_2706_p2 <= "1" when (unsigned(max_bin_count_23_V) > unsigned(max_bin_count_87_V)) else "0";
    icmp_ln895_24_fu_2712_p2 <= "1" when (unsigned(max_bin_count_24_V) > unsigned(max_bin_count_88_V)) else "0";
    icmp_ln895_25_fu_2718_p2 <= "1" when (unsigned(max_bin_count_25_V) > unsigned(max_bin_count_89_V)) else "0";
    icmp_ln895_26_fu_2724_p2 <= "1" when (unsigned(max_bin_count_26_V) > unsigned(max_bin_count_90_V)) else "0";
    icmp_ln895_27_fu_2658_p2 <= "1" when (unsigned(max_bin_count_15_V) > unsigned(max_bin_count_79_V)) else "0";
    icmp_ln895_28_fu_2736_p2 <= "1" when (unsigned(max_bin_count_28_V) > unsigned(max_bin_count_92_V)) else "0";
    icmp_ln895_29_fu_2742_p2 <= "1" when (unsigned(max_bin_count_29_V) > unsigned(max_bin_count_93_V)) else "0";
    icmp_ln895_2_fu_2580_p2 <= "1" when (unsigned(max_bin_count_2_V) > unsigned(max_bin_count_66_V)) else "0";
    icmp_ln895_30_fu_2748_p2 <= "1" when (unsigned(max_bin_count_30_V) > unsigned(max_bin_count_94_V)) else "0";
    icmp_ln895_31_fu_2754_p2 <= "1" when (unsigned(max_bin_count_31_V) > unsigned(max_bin_count_95_V)) else "0";
    icmp_ln895_32_fu_2760_p2 <= "1" when (unsigned(max_bin_count_32_V) > unsigned(max_bin_count_96_V)) else "0";
    icmp_ln895_33_fu_2766_p2 <= "1" when (unsigned(max_bin_count_33_V) > unsigned(max_bin_count_97_V)) else "0";
    icmp_ln895_34_fu_2772_p2 <= "1" when (unsigned(max_bin_count_34_V) > unsigned(max_bin_count_98_V)) else "0";
    icmp_ln895_35_fu_2778_p2 <= "1" when (unsigned(max_bin_count_35_V) > unsigned(max_bin_count_99_V)) else "0";
    icmp_ln895_36_fu_2784_p2 <= "1" when (unsigned(max_bin_count_36_V) > unsigned(max_bin_count_100_V)) else "0";
    icmp_ln895_37_fu_2790_p2 <= "1" when (unsigned(max_bin_count_37_V) > unsigned(max_bin_count_101_V)) else "0";
    icmp_ln895_38_fu_2796_p2 <= "1" when (unsigned(max_bin_count_38_V) > unsigned(max_bin_count_102_V)) else "0";
    icmp_ln895_39_fu_2730_p2 <= "1" when (unsigned(max_bin_count_27_V) > unsigned(max_bin_count_91_V)) else "0";
    icmp_ln895_3_fu_2586_p2 <= "1" when (unsigned(max_bin_count_3_V) > unsigned(max_bin_count_67_V)) else "0";
    icmp_ln895_40_fu_2808_p2 <= "1" when (unsigned(max_bin_count_40_V) > unsigned(max_bin_count_104_V)) else "0";
    icmp_ln895_41_fu_2814_p2 <= "1" when (unsigned(max_bin_count_41_V) > unsigned(max_bin_count_105_V)) else "0";
    icmp_ln895_42_fu_2820_p2 <= "1" when (unsigned(max_bin_count_42_V) > unsigned(max_bin_count_106_V)) else "0";
    icmp_ln895_43_fu_2826_p2 <= "1" when (unsigned(max_bin_count_43_V) > unsigned(max_bin_count_107_V)) else "0";
    icmp_ln895_44_fu_2832_p2 <= "1" when (unsigned(max_bin_count_44_V) > unsigned(max_bin_count_108_V)) else "0";
    icmp_ln895_45_fu_2838_p2 <= "1" when (unsigned(max_bin_count_45_V) > unsigned(max_bin_count_109_V)) else "0";
    icmp_ln895_46_fu_2844_p2 <= "1" when (unsigned(max_bin_count_46_V) > unsigned(max_bin_count_110_V)) else "0";
    icmp_ln895_47_fu_2850_p2 <= "1" when (unsigned(max_bin_count_47_V) > unsigned(max_bin_count_111_V)) else "0";
    icmp_ln895_48_fu_2856_p2 <= "1" when (unsigned(max_bin_count_48_V) > unsigned(max_bin_count_112_V)) else "0";
    icmp_ln895_49_fu_2862_p2 <= "1" when (unsigned(max_bin_count_49_V) > unsigned(max_bin_count_113_V)) else "0";
    icmp_ln895_4_fu_2592_p2 <= "1" when (unsigned(max_bin_count_4_V) > unsigned(max_bin_count_68_V)) else "0";
    icmp_ln895_50_fu_2868_p2 <= "1" when (unsigned(max_bin_count_50_V) > unsigned(max_bin_count_114_V)) else "0";
    icmp_ln895_51_fu_2874_p2 <= "1" when (unsigned(max_bin_count_51_V) > unsigned(max_bin_count_115_V)) else "0";
    icmp_ln895_52_fu_2880_p2 <= "1" when (unsigned(max_bin_count_52_V) > unsigned(max_bin_count_116_V)) else "0";
    icmp_ln895_53_fu_2886_p2 <= "1" when (unsigned(max_bin_count_53_V) > unsigned(max_bin_count_117_V)) else "0";
    icmp_ln895_54_fu_2892_p2 <= "1" when (unsigned(max_bin_count_54_V) > unsigned(max_bin_count_118_V)) else "0";
    icmp_ln895_55_fu_2898_p2 <= "1" when (unsigned(max_bin_count_55_V) > unsigned(max_bin_count_119_V)) else "0";
    icmp_ln895_56_fu_2904_p2 <= "1" when (unsigned(max_bin_count_56_V) > unsigned(max_bin_count_120_V)) else "0";
    icmp_ln895_57_fu_2910_p2 <= "1" when (unsigned(max_bin_count_57_V) > unsigned(max_bin_count_121_V)) else "0";
    icmp_ln895_58_fu_2916_p2 <= "1" when (unsigned(max_bin_count_58_V) > unsigned(max_bin_count_122_V)) else "0";
    icmp_ln895_59_fu_2922_p2 <= "1" when (unsigned(max_bin_count_59_V) > unsigned(max_bin_count_123_V)) else "0";
    icmp_ln895_5_fu_3200_p2 <= "1" when (unsigned(res_max_bin_count_t_s_reg_7232) > unsigned(res_max_bin_count_t_1_reg_7248)) else "0";
    icmp_ln895_60_fu_2928_p2 <= "1" when (unsigned(max_bin_count_60_V) > unsigned(max_bin_count_124_V)) else "0";
    icmp_ln895_61_fu_2934_p2 <= "1" when (unsigned(max_bin_count_61_V) > unsigned(max_bin_count_125_V)) else "0";
    icmp_ln895_62_fu_2940_p2 <= "1" when (unsigned(max_bin_count_62_V) > unsigned(max_bin_count_126_V)) else "0";
    icmp_ln895_63_fu_2946_p2 <= "1" when (unsigned(max_bin_count_63_V) > unsigned(max_bin_count_127_V)) else "0";
    icmp_ln895_64_fu_2802_p2 <= "1" when (unsigned(max_bin_count_39_V) > unsigned(max_bin_count_103_V)) else "0";
    icmp_ln895_65_fu_2952_p2 <= "1" when (unsigned(select_ln895_2_fu_3212_p3) > unsigned(select_ln895_98_fu_3756_p3)) else "0";
    icmp_ln895_66_fu_2956_p2 <= "1" when (unsigned(select_ln895_5_fu_3229_p3) > unsigned(select_ln895_101_fu_3773_p3)) else "0";
    icmp_ln895_67_fu_2960_p2 <= "1" when (unsigned(select_ln895_8_fu_3246_p3) > unsigned(select_ln895_104_fu_3790_p3)) else "0";
    icmp_ln895_68_fu_2964_p2 <= "1" when (unsigned(select_ln895_11_fu_3263_p3) > unsigned(select_ln895_107_fu_3807_p3)) else "0";
    icmp_ln895_69_fu_2968_p2 <= "1" when (unsigned(select_ln895_14_fu_3280_p3) > unsigned(select_ln895_110_fu_3824_p3)) else "0";
    icmp_ln895_6_fu_2598_p2 <= "1" when (unsigned(max_bin_count_5_V) > unsigned(max_bin_count_69_V)) else "0";
    icmp_ln895_70_fu_2972_p2 <= "1" when (unsigned(select_ln895_17_fu_3297_p3) > unsigned(select_ln895_113_fu_3841_p3)) else "0";
    icmp_ln895_71_fu_2976_p2 <= "1" when (unsigned(select_ln895_20_fu_3314_p3) > unsigned(select_ln895_116_fu_3858_p3)) else "0";
    icmp_ln895_72_fu_2980_p2 <= "1" when (unsigned(select_ln895_23_fu_3331_p3) > unsigned(select_ln895_119_fu_3875_p3)) else "0";
    icmp_ln895_73_fu_2984_p2 <= "1" when (unsigned(select_ln895_26_fu_3348_p3) > unsigned(select_ln895_122_fu_3892_p3)) else "0";
    icmp_ln895_74_fu_2988_p2 <= "1" when (unsigned(select_ln895_29_fu_3365_p3) > unsigned(select_ln895_125_fu_3909_p3)) else "0";
    icmp_ln895_75_fu_2992_p2 <= "1" when (unsigned(select_ln895_32_fu_3382_p3) > unsigned(select_ln895_128_fu_3926_p3)) else "0";
    icmp_ln895_76_fu_2996_p2 <= "1" when (unsigned(select_ln895_35_fu_3399_p3) > unsigned(select_ln895_131_fu_3943_p3)) else "0";
    icmp_ln895_77_fu_3000_p2 <= "1" when (unsigned(select_ln895_38_fu_3416_p3) > unsigned(select_ln895_134_fu_3960_p3)) else "0";
    icmp_ln895_78_fu_3004_p2 <= "1" when (unsigned(select_ln895_41_fu_3433_p3) > unsigned(select_ln895_137_fu_3977_p3)) else "0";
    icmp_ln895_79_fu_3008_p2 <= "1" when (unsigned(select_ln895_44_fu_3450_p3) > unsigned(select_ln895_140_fu_3994_p3)) else "0";
    icmp_ln895_7_fu_2610_p2 <= "1" when (unsigned(max_bin_count_7_V) > unsigned(max_bin_count_71_V)) else "0";
    icmp_ln895_80_fu_3012_p2 <= "1" when (unsigned(select_ln895_47_fu_3467_p3) > unsigned(select_ln895_143_fu_4011_p3)) else "0";
    icmp_ln895_81_fu_3016_p2 <= "1" when (unsigned(select_ln895_50_fu_3484_p3) > unsigned(select_ln895_146_fu_4028_p3)) else "0";
    icmp_ln895_82_fu_3020_p2 <= "1" when (unsigned(select_ln895_53_fu_3501_p3) > unsigned(select_ln895_149_fu_4045_p3)) else "0";
    icmp_ln895_83_fu_3024_p2 <= "1" when (unsigned(select_ln895_56_fu_3518_p3) > unsigned(select_ln895_152_fu_4062_p3)) else "0";
    icmp_ln895_84_fu_3028_p2 <= "1" when (unsigned(select_ln895_59_fu_3535_p3) > unsigned(select_ln895_155_fu_4079_p3)) else "0";
    icmp_ln895_85_fu_3032_p2 <= "1" when (unsigned(select_ln895_62_fu_3552_p3) > unsigned(select_ln895_158_fu_4096_p3)) else "0";
    icmp_ln895_86_fu_3036_p2 <= "1" when (unsigned(select_ln895_65_fu_3569_p3) > unsigned(select_ln895_161_fu_4113_p3)) else "0";
    icmp_ln895_87_fu_3040_p2 <= "1" when (unsigned(select_ln895_68_fu_3586_p3) > unsigned(select_ln895_164_fu_4130_p3)) else "0";
    icmp_ln895_88_fu_3044_p2 <= "1" when (unsigned(select_ln895_71_fu_3603_p3) > unsigned(select_ln895_167_fu_4147_p3)) else "0";
    icmp_ln895_89_fu_3048_p2 <= "1" when (unsigned(select_ln895_74_fu_3620_p3) > unsigned(select_ln895_170_fu_4164_p3)) else "0";
    icmp_ln895_8_fu_2616_p2 <= "1" when (unsigned(max_bin_count_8_V) > unsigned(max_bin_count_72_V)) else "0";
    icmp_ln895_90_fu_3052_p2 <= "1" when (unsigned(select_ln895_77_fu_3637_p3) > unsigned(select_ln895_173_fu_4181_p3)) else "0";
    icmp_ln895_91_fu_3056_p2 <= "1" when (unsigned(select_ln895_80_fu_3654_p3) > unsigned(select_ln895_176_fu_4198_p3)) else "0";
    icmp_ln895_92_fu_3060_p2 <= "1" when (unsigned(select_ln895_83_fu_3671_p3) > unsigned(select_ln895_179_fu_4215_p3)) else "0";
    icmp_ln895_93_fu_3064_p2 <= "1" when (unsigned(select_ln895_86_fu_3688_p3) > unsigned(select_ln895_182_fu_4232_p3)) else "0";
    icmp_ln895_94_fu_3068_p2 <= "1" when (unsigned(select_ln895_89_fu_3705_p3) > unsigned(select_ln895_185_fu_4249_p3)) else "0";
    icmp_ln895_95_fu_3072_p2 <= "1" when (unsigned(select_ln895_92_fu_3722_p3) > unsigned(select_ln895_188_fu_4266_p3)) else "0";
    icmp_ln895_96_fu_3076_p2 <= "1" when (unsigned(select_ln895_95_fu_3739_p3) > unsigned(select_ln895_191_fu_4283_p3)) else "0";
    icmp_ln895_97_fu_3080_p2 <= "1" when (unsigned(select_ln312_2_reg_6542) > unsigned(select_ln312_50_reg_6798)) else "0";
    icmp_ln895_98_fu_3084_p2 <= "1" when (unsigned(select_ln312_5_reg_6558) > unsigned(select_ln312_53_reg_6814)) else "0";
    icmp_ln895_99_fu_3088_p2 <= "1" when (unsigned(select_ln312_8_reg_6574) > unsigned(select_ln312_56_reg_6830)) else "0";
    icmp_ln895_9_fu_2622_p2 <= "1" when (unsigned(max_bin_count_9_V) > unsigned(max_bin_count_73_V)) else "0";
    icmp_ln895_fu_2568_p2 <= "1" when (unsigned(max_bin_count_0_V) > unsigned(max_bin_count_64_V)) else "0";
    p_Val2_3_fu_6143_p2 <= (t0_V_fu_6136_p3 or ap_const_lv11_7);
    p_Val2_4_fu_6165_p2 <= (shl_ln_fu_6158_p3 or ap_const_lv12_10);
    res_max_bin_count_V <= res_max_bin_count_t_2_reg_7260;

    res_max_bin_count_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            res_max_bin_count_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_count_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_count_t_1_fu_6104_p3 <= 
        select_ln357_5_fu_6025_p3 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln357_11_fu_6065_p3;
    res_max_bin_count_t_2_fu_6124_p3 <= 
        res_max_bin_count_t_s_reg_7232 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_count_t_1_reg_7248;
    res_max_bin_count_t_s_fu_6080_p3 <= 
        select_ln357_2_fu_6005_p3 when (icmp_ln895_125_fu_3192_p2(0) = '1') else 
        select_ln357_8_fu_6045_p3;
    res_max_bin_r_V <= res_max_bin_r_t_V_3_reg_7265;

    res_max_bin_r_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            res_max_bin_r_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_r_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_r_t_V_1_fu_6096_p3 <= 
        select_ln357_4_fu_6019_p3 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln357_10_fu_6059_p3;
    res_max_bin_r_t_V_3_fu_6130_p3 <= 
        res_max_bin_r_t_V_reg_7227 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_r_t_V_1_reg_7243;
    res_max_bin_r_t_V_fu_6072_p3 <= 
        select_ln357_1_fu_5999_p3 when (icmp_ln895_125_fu_3192_p2(0) = '1') else 
        select_ln357_7_fu_6039_p3;
    res_max_bin_theta_V <= res_max_bin_theta_t_2_reg_7254;

    res_max_bin_theta_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            res_max_bin_theta_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_theta_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_theta_t_1_fu_6088_p3 <= 
        select_ln357_3_fu_6012_p3 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln357_9_fu_6052_p3;
    res_max_bin_theta_t_2_fu_6117_p3 <= 
        res_max_bin_theta_t_s_fu_6112_p3 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_theta_t_1_reg_7238;
    res_max_bin_theta_t_s_fu_6112_p3 <= 
        select_ln357_reg_7212 when (icmp_ln895_125_reg_7222(0) = '1') else 
        select_ln357_6_reg_7217;
    select_ln312_10_fu_4340_p3 <= 
        select_ln895_10_fu_3255_p3 when (icmp_ln895_68_fu_2964_p2(0) = '1') else 
        select_ln895_106_fu_3799_p3;
    select_ln312_11_fu_4348_p3 <= 
        select_ln895_11_fu_3263_p3 when (icmp_ln895_68_fu_2964_p2(0) = '1') else 
        select_ln895_107_fu_3807_p3;
    select_ln312_12_fu_5028_p3 <= 
        select_ln895_12_fu_4804_p3 when (icmp_ln895_69_reg_6596(0) = '1') else 
        select_ln895_108_fu_4916_p3;
    select_ln312_13_fu_4356_p3 <= 
        select_ln895_13_fu_3272_p3 when (icmp_ln895_69_fu_2968_p2(0) = '1') else 
        select_ln895_109_fu_3816_p3;
    select_ln312_14_fu_4364_p3 <= 
        select_ln895_14_fu_3280_p3 when (icmp_ln895_69_fu_2968_p2(0) = '1') else 
        select_ln895_110_fu_3824_p3;
    select_ln312_15_fu_5035_p3 <= 
        select_ln895_15_fu_4811_p3 when (icmp_ln895_70_reg_6612(0) = '1') else 
        select_ln895_111_fu_4923_p3;
    select_ln312_16_fu_4372_p3 <= 
        select_ln895_16_fu_3289_p3 when (icmp_ln895_70_fu_2972_p2(0) = '1') else 
        select_ln895_112_fu_3833_p3;
    select_ln312_17_fu_4380_p3 <= 
        select_ln895_17_fu_3297_p3 when (icmp_ln895_70_fu_2972_p2(0) = '1') else 
        select_ln895_113_fu_3841_p3;
    select_ln312_18_fu_5042_p3 <= 
        select_ln895_18_fu_4818_p3 when (icmp_ln895_71_reg_6628(0) = '1') else 
        select_ln895_114_fu_4930_p3;
    select_ln312_19_fu_4388_p3 <= 
        select_ln895_19_fu_3306_p3 when (icmp_ln895_71_fu_2976_p2(0) = '1') else 
        select_ln895_115_fu_3850_p3;
    select_ln312_1_fu_4292_p3 <= 
        select_ln895_1_fu_3204_p3 when (icmp_ln895_65_fu_2952_p2(0) = '1') else 
        select_ln895_97_fu_3748_p3;
    select_ln312_20_fu_4396_p3 <= 
        select_ln895_20_fu_3314_p3 when (icmp_ln895_71_fu_2976_p2(0) = '1') else 
        select_ln895_116_fu_3858_p3;
    select_ln312_21_fu_5049_p3 <= 
        select_ln895_21_fu_4825_p3 when (icmp_ln895_72_reg_6644(0) = '1') else 
        select_ln895_117_fu_4937_p3;
    select_ln312_22_fu_4404_p3 <= 
        select_ln895_22_fu_3323_p3 when (icmp_ln895_72_fu_2980_p2(0) = '1') else 
        select_ln895_118_fu_3867_p3;
    select_ln312_23_fu_4412_p3 <= 
        select_ln895_23_fu_3331_p3 when (icmp_ln895_72_fu_2980_p2(0) = '1') else 
        select_ln895_119_fu_3875_p3;
    select_ln312_24_fu_5824_p3 <= 
        select_ln895_24_fu_5600_p3 when (icmp_ln895_73_reg_6660_pp0_iter1_reg(0) = '1') else 
        select_ln895_120_fu_5712_p3;
    select_ln312_25_fu_4420_p3 <= 
        select_ln895_25_fu_3340_p3 when (icmp_ln895_73_fu_2984_p2(0) = '1') else 
        select_ln895_121_fu_3884_p3;
    select_ln312_26_fu_4428_p3 <= 
        select_ln895_26_fu_3348_p3 when (icmp_ln895_73_fu_2984_p2(0) = '1') else 
        select_ln895_122_fu_3892_p3;
    select_ln312_27_fu_5831_p3 <= 
        select_ln895_27_fu_5607_p3 when (icmp_ln895_74_reg_6676_pp0_iter1_reg(0) = '1') else 
        select_ln895_123_fu_5719_p3;
    select_ln312_28_fu_4436_p3 <= 
        select_ln895_28_fu_3357_p3 when (icmp_ln895_74_fu_2988_p2(0) = '1') else 
        select_ln895_124_fu_3901_p3;
    select_ln312_29_fu_4444_p3 <= 
        select_ln895_29_fu_3365_p3 when (icmp_ln895_74_fu_2988_p2(0) = '1') else 
        select_ln895_125_fu_3909_p3;
    select_ln312_2_fu_4300_p3 <= 
        select_ln895_2_fu_3212_p3 when (icmp_ln895_65_fu_2952_p2(0) = '1') else 
        select_ln895_98_fu_3756_p3;
    select_ln312_30_fu_5838_p3 <= 
        select_ln895_30_fu_5614_p3 when (icmp_ln895_75_reg_6692_pp0_iter1_reg(0) = '1') else 
        select_ln895_126_fu_5726_p3;
    select_ln312_31_fu_4452_p3 <= 
        select_ln895_31_fu_3374_p3 when (icmp_ln895_75_fu_2992_p2(0) = '1') else 
        select_ln895_127_fu_3918_p3;
    select_ln312_32_fu_4460_p3 <= 
        select_ln895_32_fu_3382_p3 when (icmp_ln895_75_fu_2992_p2(0) = '1') else 
        select_ln895_128_fu_3926_p3;
    select_ln312_33_fu_5845_p3 <= 
        select_ln895_33_fu_5621_p3 when (icmp_ln895_76_reg_6708_pp0_iter1_reg(0) = '1') else 
        select_ln895_129_fu_5733_p3;
    select_ln312_34_fu_4468_p3 <= 
        select_ln895_34_fu_3391_p3 when (icmp_ln895_76_fu_2996_p2(0) = '1') else 
        select_ln895_130_fu_3935_p3;
    select_ln312_35_fu_4476_p3 <= 
        select_ln895_35_fu_3399_p3 when (icmp_ln895_76_fu_2996_p2(0) = '1') else 
        select_ln895_131_fu_3943_p3;
    select_ln312_36_fu_5056_p3 <= 
        select_ln895_36_fu_4832_p3 when (icmp_ln895_77_reg_6724(0) = '1') else 
        select_ln895_132_fu_4944_p3;
    select_ln312_37_fu_4484_p3 <= 
        select_ln895_37_fu_3408_p3 when (icmp_ln895_77_fu_3000_p2(0) = '1') else 
        select_ln895_133_fu_3952_p3;
    select_ln312_38_fu_4492_p3 <= 
        select_ln895_38_fu_3416_p3 when (icmp_ln895_77_fu_3000_p2(0) = '1') else 
        select_ln895_134_fu_3960_p3;
    select_ln312_39_fu_5063_p3 <= 
        select_ln895_39_fu_4839_p3 when (icmp_ln895_78_reg_6740(0) = '1') else 
        select_ln895_135_fu_4951_p3;
    select_ln312_3_fu_5803_p3 <= 
        select_ln895_3_fu_5579_p3 when (icmp_ln895_66_reg_6548_pp0_iter1_reg(0) = '1') else 
        select_ln895_99_fu_5691_p3;
    select_ln312_40_fu_4500_p3 <= 
        select_ln895_40_fu_3425_p3 when (icmp_ln895_78_fu_3004_p2(0) = '1') else 
        select_ln895_136_fu_3969_p3;
    select_ln312_41_fu_4508_p3 <= 
        select_ln895_41_fu_3433_p3 when (icmp_ln895_78_fu_3004_p2(0) = '1') else 
        select_ln895_137_fu_3977_p3;
    select_ln312_42_fu_5070_p3 <= 
        select_ln895_42_fu_4846_p3 when (icmp_ln895_79_reg_6756(0) = '1') else 
        select_ln895_138_fu_4958_p3;
    select_ln312_43_fu_4516_p3 <= 
        select_ln895_43_fu_3442_p3 when (icmp_ln895_79_fu_3008_p2(0) = '1') else 
        select_ln895_139_fu_3986_p3;
    select_ln312_44_fu_4524_p3 <= 
        select_ln895_44_fu_3450_p3 when (icmp_ln895_79_fu_3008_p2(0) = '1') else 
        select_ln895_140_fu_3994_p3;
    select_ln312_45_fu_5077_p3 <= 
        select_ln895_45_fu_4853_p3 when (icmp_ln895_80_reg_6772(0) = '1') else 
        select_ln895_141_fu_4965_p3;
    select_ln312_46_fu_4532_p3 <= 
        select_ln895_46_fu_3459_p3 when (icmp_ln895_80_fu_3012_p2(0) = '1') else 
        select_ln895_142_fu_4003_p3;
    select_ln312_47_fu_4540_p3 <= 
        select_ln895_47_fu_3467_p3 when (icmp_ln895_80_fu_3012_p2(0) = '1') else 
        select_ln895_143_fu_4011_p3;
    select_ln312_48_fu_5852_p3 <= 
        select_ln895_48_fu_5628_p3 when (icmp_ln895_81_reg_6788_pp0_iter1_reg(0) = '1') else 
        select_ln895_144_fu_5740_p3;
    select_ln312_49_fu_4548_p3 <= 
        select_ln895_49_fu_3476_p3 when (icmp_ln895_81_fu_3016_p2(0) = '1') else 
        select_ln895_145_fu_4020_p3;
    select_ln312_4_fu_4308_p3 <= 
        select_ln895_4_fu_3221_p3 when (icmp_ln895_66_fu_2956_p2(0) = '1') else 
        select_ln895_100_fu_3765_p3;
    select_ln312_50_fu_4556_p3 <= 
        select_ln895_50_fu_3484_p3 when (icmp_ln895_81_fu_3016_p2(0) = '1') else 
        select_ln895_146_fu_4028_p3;
    select_ln312_51_fu_5859_p3 <= 
        select_ln895_51_fu_5635_p3 when (icmp_ln895_82_reg_6804_pp0_iter1_reg(0) = '1') else 
        select_ln895_147_fu_5747_p3;
    select_ln312_52_fu_4564_p3 <= 
        select_ln895_52_fu_3493_p3 when (icmp_ln895_82_fu_3020_p2(0) = '1') else 
        select_ln895_148_fu_4037_p3;
    select_ln312_53_fu_4572_p3 <= 
        select_ln895_53_fu_3501_p3 when (icmp_ln895_82_fu_3020_p2(0) = '1') else 
        select_ln895_149_fu_4045_p3;
    select_ln312_54_fu_5866_p3 <= 
        select_ln895_54_fu_5642_p3 when (icmp_ln895_83_reg_6820_pp0_iter1_reg(0) = '1') else 
        select_ln895_150_fu_5754_p3;
    select_ln312_55_fu_4580_p3 <= 
        select_ln895_55_fu_3510_p3 when (icmp_ln895_83_fu_3024_p2(0) = '1') else 
        select_ln895_151_fu_4054_p3;
    select_ln312_56_fu_4588_p3 <= 
        select_ln895_56_fu_3518_p3 when (icmp_ln895_83_fu_3024_p2(0) = '1') else 
        select_ln895_152_fu_4062_p3;
    select_ln312_57_fu_5873_p3 <= 
        select_ln895_57_fu_5649_p3 when (icmp_ln895_84_reg_6836_pp0_iter1_reg(0) = '1') else 
        select_ln895_153_fu_5761_p3;
    select_ln312_58_fu_4596_p3 <= 
        select_ln895_58_fu_3527_p3 when (icmp_ln895_84_fu_3028_p2(0) = '1') else 
        select_ln895_154_fu_4071_p3;
    select_ln312_59_fu_4604_p3 <= 
        select_ln895_59_fu_3535_p3 when (icmp_ln895_84_fu_3028_p2(0) = '1') else 
        select_ln895_155_fu_4079_p3;
    select_ln312_5_fu_4316_p3 <= 
        select_ln895_5_fu_3229_p3 when (icmp_ln895_66_fu_2956_p2(0) = '1') else 
        select_ln895_101_fu_3773_p3;
    select_ln312_60_fu_5084_p3 <= 
        select_ln895_60_fu_4860_p3 when (icmp_ln895_85_reg_6852(0) = '1') else 
        select_ln895_156_fu_4972_p3;
    select_ln312_61_fu_4612_p3 <= 
        select_ln895_61_fu_3544_p3 when (icmp_ln895_85_fu_3032_p2(0) = '1') else 
        select_ln895_157_fu_4088_p3;
    select_ln312_62_fu_4620_p3 <= 
        select_ln895_62_fu_3552_p3 when (icmp_ln895_85_fu_3032_p2(0) = '1') else 
        select_ln895_158_fu_4096_p3;
    select_ln312_63_fu_5091_p3 <= 
        select_ln895_63_fu_4867_p3 when (icmp_ln895_86_reg_6868(0) = '1') else 
        select_ln895_159_fu_4979_p3;
    select_ln312_64_fu_4628_p3 <= 
        select_ln895_64_fu_3561_p3 when (icmp_ln895_86_fu_3036_p2(0) = '1') else 
        select_ln895_160_fu_4105_p3;
    select_ln312_65_fu_4636_p3 <= 
        select_ln895_65_fu_3569_p3 when (icmp_ln895_86_fu_3036_p2(0) = '1') else 
        select_ln895_161_fu_4113_p3;
    select_ln312_66_fu_5098_p3 <= 
        select_ln895_66_fu_4874_p3 when (icmp_ln895_87_reg_6884(0) = '1') else 
        select_ln895_162_fu_4986_p3;
    select_ln312_67_fu_4644_p3 <= 
        select_ln895_67_fu_3578_p3 when (icmp_ln895_87_fu_3040_p2(0) = '1') else 
        select_ln895_163_fu_4122_p3;
    select_ln312_68_fu_4652_p3 <= 
        select_ln895_68_fu_3586_p3 when (icmp_ln895_87_fu_3040_p2(0) = '1') else 
        select_ln895_164_fu_4130_p3;
    select_ln312_69_fu_5105_p3 <= 
        select_ln895_69_fu_4881_p3 when (icmp_ln895_88_reg_6900(0) = '1') else 
        select_ln895_165_fu_4993_p3;
    select_ln312_6_fu_5810_p3 <= 
        select_ln895_6_fu_5586_p3 when (icmp_ln895_67_reg_6564_pp0_iter1_reg(0) = '1') else 
        select_ln895_102_fu_5698_p3;
    select_ln312_70_fu_4660_p3 <= 
        select_ln895_70_fu_3595_p3 when (icmp_ln895_88_fu_3044_p2(0) = '1') else 
        select_ln895_166_fu_4139_p3;
    select_ln312_71_fu_4668_p3 <= 
        select_ln895_71_fu_3603_p3 when (icmp_ln895_88_fu_3044_p2(0) = '1') else 
        select_ln895_167_fu_4147_p3;
    select_ln312_72_fu_5880_p3 <= 
        select_ln895_72_fu_5656_p3 when (icmp_ln895_89_reg_6916_pp0_iter1_reg(0) = '1') else 
        select_ln895_168_fu_5768_p3;
    select_ln312_73_fu_4676_p3 <= 
        select_ln895_73_fu_3612_p3 when (icmp_ln895_89_fu_3048_p2(0) = '1') else 
        select_ln895_169_fu_4156_p3;
    select_ln312_74_fu_4684_p3 <= 
        select_ln895_74_fu_3620_p3 when (icmp_ln895_89_fu_3048_p2(0) = '1') else 
        select_ln895_170_fu_4164_p3;
    select_ln312_75_fu_5887_p3 <= 
        select_ln895_75_fu_5663_p3 when (icmp_ln895_90_reg_6932_pp0_iter1_reg(0) = '1') else 
        select_ln895_171_fu_5775_p3;
    select_ln312_76_fu_4692_p3 <= 
        select_ln895_76_fu_3629_p3 when (icmp_ln895_90_fu_3052_p2(0) = '1') else 
        select_ln895_172_fu_4173_p3;
    select_ln312_77_fu_4700_p3 <= 
        select_ln895_77_fu_3637_p3 when (icmp_ln895_90_fu_3052_p2(0) = '1') else 
        select_ln895_173_fu_4181_p3;
    select_ln312_78_fu_5894_p3 <= 
        select_ln895_78_fu_5670_p3 when (icmp_ln895_91_reg_6948_pp0_iter1_reg(0) = '1') else 
        select_ln895_174_fu_5782_p3;
    select_ln312_79_fu_4708_p3 <= 
        select_ln895_79_fu_3646_p3 when (icmp_ln895_91_fu_3056_p2(0) = '1') else 
        select_ln895_175_fu_4190_p3;
    select_ln312_7_fu_4324_p3 <= 
        select_ln895_7_fu_3238_p3 when (icmp_ln895_67_fu_2960_p2(0) = '1') else 
        select_ln895_103_fu_3782_p3;
    select_ln312_80_fu_4716_p3 <= 
        select_ln895_80_fu_3654_p3 when (icmp_ln895_91_fu_3056_p2(0) = '1') else 
        select_ln895_176_fu_4198_p3;
    select_ln312_81_fu_5901_p3 <= 
        select_ln895_81_fu_5677_p3 when (icmp_ln895_92_reg_6964_pp0_iter1_reg(0) = '1') else 
        select_ln895_177_fu_5789_p3;
    select_ln312_82_fu_4724_p3 <= 
        select_ln895_82_fu_3663_p3 when (icmp_ln895_92_fu_3060_p2(0) = '1') else 
        select_ln895_178_fu_4207_p3;
    select_ln312_83_fu_4732_p3 <= 
        select_ln895_83_fu_3671_p3 when (icmp_ln895_92_fu_3060_p2(0) = '1') else 
        select_ln895_179_fu_4215_p3;
    select_ln312_84_fu_5112_p3 <= 
        select_ln895_84_fu_4888_p3 when (icmp_ln895_93_reg_6980(0) = '1') else 
        select_ln895_180_fu_5000_p3;
    select_ln312_85_fu_4740_p3 <= 
        select_ln895_85_fu_3680_p3 when (icmp_ln895_93_fu_3064_p2(0) = '1') else 
        select_ln895_181_fu_4224_p3;
    select_ln312_86_fu_4748_p3 <= 
        select_ln895_86_fu_3688_p3 when (icmp_ln895_93_fu_3064_p2(0) = '1') else 
        select_ln895_182_fu_4232_p3;
    select_ln312_87_fu_5119_p3 <= 
        select_ln895_87_fu_4895_p3 when (icmp_ln895_94_reg_6996(0) = '1') else 
        select_ln895_183_fu_5007_p3;
    select_ln312_88_fu_4756_p3 <= 
        select_ln895_88_fu_3697_p3 when (icmp_ln895_94_fu_3068_p2(0) = '1') else 
        select_ln895_184_fu_4241_p3;
    select_ln312_89_fu_4764_p3 <= 
        select_ln895_89_fu_3705_p3 when (icmp_ln895_94_fu_3068_p2(0) = '1') else 
        select_ln895_185_fu_4249_p3;
    select_ln312_8_fu_4332_p3 <= 
        select_ln895_8_fu_3246_p3 when (icmp_ln895_67_fu_2960_p2(0) = '1') else 
        select_ln895_104_fu_3790_p3;
    select_ln312_90_fu_5126_p3 <= 
        select_ln895_90_fu_4902_p3 when (icmp_ln895_95_reg_7012(0) = '1') else 
        select_ln895_186_fu_5014_p3;
    select_ln312_91_fu_4772_p3 <= 
        select_ln895_91_fu_3714_p3 when (icmp_ln895_95_fu_3072_p2(0) = '1') else 
        select_ln895_187_fu_4258_p3;
    select_ln312_92_fu_4780_p3 <= 
        select_ln895_92_fu_3722_p3 when (icmp_ln895_95_fu_3072_p2(0) = '1') else 
        select_ln895_188_fu_4266_p3;
    select_ln312_93_fu_5133_p3 <= 
        select_ln895_93_fu_4909_p3 when (icmp_ln895_96_reg_7028(0) = '1') else 
        select_ln895_189_fu_5021_p3;
    select_ln312_94_fu_4788_p3 <= 
        select_ln895_94_fu_3731_p3 when (icmp_ln895_96_fu_3076_p2(0) = '1') else 
        select_ln895_190_fu_4275_p3;
    select_ln312_95_fu_4796_p3 <= 
        select_ln895_95_fu_3739_p3 when (icmp_ln895_96_fu_3076_p2(0) = '1') else 
        select_ln895_191_fu_4283_p3;
    select_ln312_9_fu_5817_p3 <= 
        select_ln895_9_fu_5593_p3 when (icmp_ln895_68_reg_6580_pp0_iter1_reg(0) = '1') else 
        select_ln895_105_fu_5705_p3;
    select_ln312_fu_5796_p3 <= 
        select_ln895_fu_5572_p3 when (icmp_ln895_65_reg_6532_pp0_iter1_reg(0) = '1') else 
        select_ln895_96_fu_5684_p3;
    select_ln327_10_fu_5179_p3 <= 
        select_ln312_10_reg_6585 when (icmp_ln895_100_fu_3092_p2(0) = '1') else 
        select_ln312_58_reg_6841;
    select_ln327_11_fu_5185_p3 <= 
        select_ln312_11_reg_6590 when (icmp_ln895_100_fu_3092_p2(0) = '1') else 
        select_ln312_59_reg_6846;
    select_ln327_12_fu_5192_p3 <= 
        select_ln312_12_fu_5028_p3 when (icmp_ln895_101_fu_3096_p2(0) = '1') else 
        select_ln312_60_fu_5084_p3;
    select_ln327_13_fu_5200_p3 <= 
        select_ln312_13_reg_6601 when (icmp_ln895_101_fu_3096_p2(0) = '1') else 
        select_ln312_61_reg_6857;
    select_ln327_14_fu_5206_p3 <= 
        select_ln312_14_reg_6606 when (icmp_ln895_101_fu_3096_p2(0) = '1') else 
        select_ln312_62_reg_6862;
    select_ln327_15_fu_5213_p3 <= 
        select_ln312_15_fu_5035_p3 when (icmp_ln895_102_fu_3100_p2(0) = '1') else 
        select_ln312_63_fu_5091_p3;
    select_ln327_16_fu_5221_p3 <= 
        select_ln312_16_reg_6617 when (icmp_ln895_102_fu_3100_p2(0) = '1') else 
        select_ln312_64_reg_6873;
    select_ln327_17_fu_5227_p3 <= 
        select_ln312_17_reg_6622 when (icmp_ln895_102_fu_3100_p2(0) = '1') else 
        select_ln312_65_reg_6878;
    select_ln327_18_fu_5234_p3 <= 
        select_ln312_18_fu_5042_p3 when (icmp_ln895_103_fu_3104_p2(0) = '1') else 
        select_ln312_66_fu_5098_p3;
    select_ln327_19_fu_5242_p3 <= 
        select_ln312_19_reg_6633 when (icmp_ln895_103_fu_3104_p2(0) = '1') else 
        select_ln312_67_reg_6889;
    select_ln327_1_fu_5140_p3 <= 
        select_ln312_1_reg_6537 when (icmp_ln895_97_fu_3080_p2(0) = '1') else 
        select_ln312_49_reg_6793;
    select_ln327_20_fu_5248_p3 <= 
        select_ln312_20_reg_6638 when (icmp_ln895_103_fu_3104_p2(0) = '1') else 
        select_ln312_68_reg_6894;
    select_ln327_21_fu_5255_p3 <= 
        select_ln312_21_fu_5049_p3 when (icmp_ln895_104_fu_3108_p2(0) = '1') else 
        select_ln312_69_fu_5105_p3;
    select_ln327_22_fu_5263_p3 <= 
        select_ln312_22_reg_6649 when (icmp_ln895_104_fu_3108_p2(0) = '1') else 
        select_ln312_70_reg_6905;
    select_ln327_23_fu_5269_p3 <= 
        select_ln312_23_reg_6654 when (icmp_ln895_104_fu_3108_p2(0) = '1') else 
        select_ln312_71_reg_6910;
    select_ln327_24_fu_5936_p3 <= 
        select_ln312_24_fu_5824_p3 when (icmp_ln895_105_reg_7064(0) = '1') else 
        select_ln312_72_fu_5880_p3;
    select_ln327_25_fu_5276_p3 <= 
        select_ln312_25_reg_6665 when (icmp_ln895_105_fu_3112_p2(0) = '1') else 
        select_ln312_73_reg_6921;
    select_ln327_26_fu_5282_p3 <= 
        select_ln312_26_reg_6670 when (icmp_ln895_105_fu_3112_p2(0) = '1') else 
        select_ln312_74_reg_6926;
    select_ln327_27_fu_5943_p3 <= 
        select_ln312_27_fu_5831_p3 when (icmp_ln895_106_reg_7069(0) = '1') else 
        select_ln312_75_fu_5887_p3;
    select_ln327_28_fu_5289_p3 <= 
        select_ln312_28_reg_6681 when (icmp_ln895_106_fu_3116_p2(0) = '1') else 
        select_ln312_76_reg_6937;
    select_ln327_29_fu_5295_p3 <= 
        select_ln312_29_reg_6686 when (icmp_ln895_106_fu_3116_p2(0) = '1') else 
        select_ln312_77_reg_6942;
    select_ln327_2_fu_5146_p3 <= 
        select_ln312_2_reg_6542 when (icmp_ln895_97_fu_3080_p2(0) = '1') else 
        select_ln312_50_reg_6798;
    select_ln327_30_fu_5950_p3 <= 
        select_ln312_30_fu_5838_p3 when (icmp_ln895_107_reg_7074(0) = '1') else 
        select_ln312_78_fu_5894_p3;
    select_ln327_31_fu_5302_p3 <= 
        select_ln312_31_reg_6697 when (icmp_ln895_107_fu_3120_p2(0) = '1') else 
        select_ln312_79_reg_6953;
    select_ln327_32_fu_5308_p3 <= 
        select_ln312_32_reg_6702 when (icmp_ln895_107_fu_3120_p2(0) = '1') else 
        select_ln312_80_reg_6958;
    select_ln327_33_fu_5957_p3 <= 
        select_ln312_33_fu_5845_p3 when (icmp_ln895_108_reg_7079(0) = '1') else 
        select_ln312_81_fu_5901_p3;
    select_ln327_34_fu_5315_p3 <= 
        select_ln312_34_reg_6713 when (icmp_ln895_108_fu_3124_p2(0) = '1') else 
        select_ln312_82_reg_6969;
    select_ln327_35_fu_5321_p3 <= 
        select_ln312_35_reg_6718 when (icmp_ln895_108_fu_3124_p2(0) = '1') else 
        select_ln312_83_reg_6974;
    select_ln327_36_fu_5328_p3 <= 
        select_ln312_36_fu_5056_p3 when (icmp_ln895_109_fu_3128_p2(0) = '1') else 
        select_ln312_84_fu_5112_p3;
    select_ln327_37_fu_5336_p3 <= 
        select_ln312_37_reg_6729 when (icmp_ln895_109_fu_3128_p2(0) = '1') else 
        select_ln312_85_reg_6985;
    select_ln327_38_fu_5342_p3 <= 
        select_ln312_38_reg_6734 when (icmp_ln895_109_fu_3128_p2(0) = '1') else 
        select_ln312_86_reg_6990;
    select_ln327_39_fu_5349_p3 <= 
        select_ln312_39_fu_5063_p3 when (icmp_ln895_110_fu_3132_p2(0) = '1') else 
        select_ln312_87_fu_5119_p3;
    select_ln327_3_fu_5915_p3 <= 
        select_ln312_3_fu_5803_p3 when (icmp_ln895_98_reg_7049(0) = '1') else 
        select_ln312_51_fu_5859_p3;
    select_ln327_40_fu_5357_p3 <= 
        select_ln312_40_reg_6745 when (icmp_ln895_110_fu_3132_p2(0) = '1') else 
        select_ln312_88_reg_7001;
    select_ln327_41_fu_5363_p3 <= 
        select_ln312_41_reg_6750 when (icmp_ln895_110_fu_3132_p2(0) = '1') else 
        select_ln312_89_reg_7006;
    select_ln327_42_fu_5370_p3 <= 
        select_ln312_42_fu_5070_p3 when (icmp_ln895_111_fu_3136_p2(0) = '1') else 
        select_ln312_90_fu_5126_p3;
    select_ln327_43_fu_5378_p3 <= 
        select_ln312_43_reg_6761 when (icmp_ln895_111_fu_3136_p2(0) = '1') else 
        select_ln312_91_reg_7017;
    select_ln327_44_fu_5384_p3 <= 
        select_ln312_44_reg_6766 when (icmp_ln895_111_fu_3136_p2(0) = '1') else 
        select_ln312_92_reg_7022;
    select_ln327_45_fu_5391_p3 <= 
        select_ln312_45_fu_5077_p3 when (icmp_ln895_112_fu_3140_p2(0) = '1') else 
        select_ln312_93_fu_5133_p3;
    select_ln327_46_fu_5399_p3 <= 
        select_ln312_46_reg_6777 when (icmp_ln895_112_fu_3140_p2(0) = '1') else 
        select_ln312_94_reg_7033;
    select_ln327_47_fu_5405_p3 <= 
        select_ln312_47_reg_6782 when (icmp_ln895_112_fu_3140_p2(0) = '1') else 
        select_ln312_95_reg_7038;
    select_ln327_4_fu_5153_p3 <= 
        select_ln312_4_reg_6553 when (icmp_ln895_98_fu_3084_p2(0) = '1') else 
        select_ln312_52_reg_6809;
    select_ln327_5_fu_5159_p3 <= 
        select_ln312_5_reg_6558 when (icmp_ln895_98_fu_3084_p2(0) = '1') else 
        select_ln312_53_reg_6814;
    select_ln327_6_fu_5922_p3 <= 
        select_ln312_6_fu_5810_p3 when (icmp_ln895_99_reg_7054(0) = '1') else 
        select_ln312_54_fu_5866_p3;
    select_ln327_7_fu_5166_p3 <= 
        select_ln312_7_reg_6569 when (icmp_ln895_99_fu_3088_p2(0) = '1') else 
        select_ln312_55_reg_6825;
    select_ln327_8_fu_5172_p3 <= 
        select_ln312_8_reg_6574 when (icmp_ln895_99_fu_3088_p2(0) = '1') else 
        select_ln312_56_reg_6830;
    select_ln327_9_fu_5929_p3 <= 
        select_ln312_9_fu_5817_p3 when (icmp_ln895_100_reg_7059(0) = '1') else 
        select_ln312_57_fu_5873_p3;
    select_ln327_fu_5908_p3 <= 
        select_ln312_fu_5796_p3 when (icmp_ln895_97_reg_7044(0) = '1') else 
        select_ln312_48_fu_5852_p3;
    select_ln342_10_fu_5460_p3 <= 
        select_ln327_10_fu_5179_p3 when (icmp_ln895_116_fu_3156_p2(0) = '1') else 
        select_ln327_34_fu_5315_p3;
    select_ln342_11_fu_5468_p3 <= 
        select_ln327_11_fu_5185_p3 when (icmp_ln895_116_fu_3156_p2(0) = '1') else 
        select_ln327_35_fu_5321_p3;
    select_ln342_12_fu_5476_p3 <= 
        select_ln327_12_fu_5192_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln327_36_fu_5328_p3;
    select_ln342_13_fu_5484_p3 <= 
        select_ln327_13_fu_5200_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln327_37_fu_5336_p3;
    select_ln342_14_fu_5492_p3 <= 
        select_ln327_14_fu_5206_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln327_38_fu_5342_p3;
    select_ln342_15_fu_5500_p3 <= 
        select_ln327_15_fu_5213_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln327_39_fu_5349_p3;
    select_ln342_16_fu_5508_p3 <= 
        select_ln327_16_fu_5221_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln327_40_fu_5357_p3;
    select_ln342_17_fu_5516_p3 <= 
        select_ln327_17_fu_5227_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln327_41_fu_5363_p3;
    select_ln342_18_fu_5524_p3 <= 
        select_ln327_18_fu_5234_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln327_42_fu_5370_p3;
    select_ln342_19_fu_5532_p3 <= 
        select_ln327_19_fu_5242_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln327_43_fu_5378_p3;
    select_ln342_1_fu_5412_p3 <= 
        select_ln327_1_fu_5140_p3 when (icmp_ln895_113_fu_3144_p2(0) = '1') else 
        select_ln327_25_fu_5276_p3;
    select_ln342_20_fu_5540_p3 <= 
        select_ln327_20_fu_5248_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln327_44_fu_5384_p3;
    select_ln342_21_fu_5548_p3 <= 
        select_ln327_21_fu_5255_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln327_45_fu_5391_p3;
    select_ln342_22_fu_5556_p3 <= 
        select_ln327_22_fu_5263_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln327_46_fu_5399_p3;
    select_ln342_23_fu_5564_p3 <= 
        select_ln327_23_fu_5269_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln327_47_fu_5405_p3;
    select_ln342_2_fu_5420_p3 <= 
        select_ln327_2_fu_5146_p3 when (icmp_ln895_113_fu_3144_p2(0) = '1') else 
        select_ln327_26_fu_5282_p3;
    select_ln342_3_fu_5971_p3 <= 
        select_ln327_3_fu_5915_p3 when (icmp_ln895_114_reg_7100(0) = '1') else 
        select_ln327_27_fu_5943_p3;
    select_ln342_4_fu_5428_p3 <= 
        select_ln327_4_fu_5153_p3 when (icmp_ln895_114_fu_3148_p2(0) = '1') else 
        select_ln327_28_fu_5289_p3;
    select_ln342_5_fu_5436_p3 <= 
        select_ln327_5_fu_5159_p3 when (icmp_ln895_114_fu_3148_p2(0) = '1') else 
        select_ln327_29_fu_5295_p3;
    select_ln342_6_fu_5978_p3 <= 
        select_ln327_6_fu_5922_p3 when (icmp_ln895_115_reg_7116(0) = '1') else 
        select_ln327_30_fu_5950_p3;
    select_ln342_7_fu_5444_p3 <= 
        select_ln327_7_fu_5166_p3 when (icmp_ln895_115_fu_3152_p2(0) = '1') else 
        select_ln327_31_fu_5302_p3;
    select_ln342_8_fu_5452_p3 <= 
        select_ln327_8_fu_5172_p3 when (icmp_ln895_115_fu_3152_p2(0) = '1') else 
        select_ln327_32_fu_5308_p3;
    select_ln342_9_fu_5985_p3 <= 
        select_ln327_9_fu_5929_p3 when (icmp_ln895_116_reg_7132(0) = '1') else 
        select_ln327_33_fu_5957_p3;
    select_ln342_fu_5964_p3 <= 
        select_ln327_fu_5908_p3 when (icmp_ln895_113_reg_7084(0) = '1') else 
        select_ln327_24_fu_5936_p3;
    select_ln357_10_fu_6059_p3 <= 
        select_ln342_10_reg_7137 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln342_22_reg_7201;
    select_ln357_11_fu_6065_p3 <= 
        select_ln342_11_reg_7142 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln342_23_reg_7206;
    select_ln357_1_fu_5999_p3 <= 
        select_ln342_1_reg_7089 when (icmp_ln895_121_fu_3176_p2(0) = '1') else 
        select_ln342_13_reg_7153;
    select_ln357_2_fu_6005_p3 <= 
        select_ln342_2_reg_7094 when (icmp_ln895_121_fu_3176_p2(0) = '1') else 
        select_ln342_14_reg_7158;
    select_ln357_3_fu_6012_p3 <= 
        select_ln342_3_fu_5971_p3 when (icmp_ln895_122_fu_3180_p2(0) = '1') else 
        select_ln342_15_reg_7164;
    select_ln357_4_fu_6019_p3 <= 
        select_ln342_4_reg_7105 when (icmp_ln895_122_fu_3180_p2(0) = '1') else 
        select_ln342_16_reg_7169;
    select_ln357_5_fu_6025_p3 <= 
        select_ln342_5_reg_7110 when (icmp_ln895_122_fu_3180_p2(0) = '1') else 
        select_ln342_17_reg_7174;
    select_ln357_6_fu_6032_p3 <= 
        select_ln342_6_fu_5978_p3 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln342_18_reg_7180;
    select_ln357_7_fu_6039_p3 <= 
        select_ln342_7_reg_7121 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln342_19_reg_7185;
    select_ln357_8_fu_6045_p3 <= 
        select_ln342_8_reg_7126 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln342_20_reg_7190;
    select_ln357_9_fu_6052_p3 <= 
        select_ln342_9_fu_5985_p3 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln342_21_reg_7196;
    select_ln357_fu_5992_p3 <= 
        select_ln342_fu_5964_p3 when (icmp_ln895_121_fu_3176_p2(0) = '1') else 
        select_ln342_12_reg_7148;
    select_ln895_100_fu_3765_p3 <= 
        max_bin_r_33_V when (icmp_ln895_33_fu_2766_p2(0) = '1') else 
        max_bin_r_97_V;
    select_ln895_101_fu_3773_p3 <= 
        max_bin_count_33_V when (icmp_ln895_33_fu_2766_p2(0) = '1') else 
        max_bin_count_97_V;
    select_ln895_102_fu_5698_p3 <= 
        ap_const_lv7_22 when (icmp_ln895_34_reg_6382_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_62;
    select_ln895_103_fu_3782_p3 <= 
        max_bin_r_34_V when (icmp_ln895_34_fu_2772_p2(0) = '1') else 
        max_bin_r_98_V;
    select_ln895_104_fu_3790_p3 <= 
        max_bin_count_34_V when (icmp_ln895_34_fu_2772_p2(0) = '1') else 
        max_bin_count_98_V;
    select_ln895_105_fu_5705_p3 <= 
        ap_const_lv7_23 when (icmp_ln895_35_reg_6387_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_63;
    select_ln895_106_fu_3799_p3 <= 
        max_bin_r_35_V when (icmp_ln895_35_fu_2778_p2(0) = '1') else 
        max_bin_r_99_V;
    select_ln895_107_fu_3807_p3 <= 
        max_bin_count_35_V when (icmp_ln895_35_fu_2778_p2(0) = '1') else 
        max_bin_count_99_V;
    select_ln895_108_fu_4916_p3 <= 
        ap_const_lv7_24 when (icmp_ln895_36_reg_6392(0) = '1') else 
        ap_const_lv7_64;
    select_ln895_109_fu_3816_p3 <= 
        max_bin_r_36_V when (icmp_ln895_36_fu_2784_p2(0) = '1') else 
        max_bin_r_100_V;
    select_ln895_10_fu_3255_p3 <= 
        max_bin_r_3_V when (icmp_ln895_3_fu_2586_p2(0) = '1') else 
        max_bin_r_67_V;
    select_ln895_110_fu_3824_p3 <= 
        max_bin_count_36_V when (icmp_ln895_36_fu_2784_p2(0) = '1') else 
        max_bin_count_100_V;
    select_ln895_111_fu_4923_p3 <= 
        ap_const_lv7_25 when (icmp_ln895_37_reg_6397(0) = '1') else 
        ap_const_lv7_65;
    select_ln895_112_fu_3833_p3 <= 
        max_bin_r_37_V when (icmp_ln895_37_fu_2790_p2(0) = '1') else 
        max_bin_r_101_V;
    select_ln895_113_fu_3841_p3 <= 
        max_bin_count_37_V when (icmp_ln895_37_fu_2790_p2(0) = '1') else 
        max_bin_count_101_V;
    select_ln895_114_fu_4930_p3 <= 
        ap_const_lv7_26 when (icmp_ln895_38_reg_6402(0) = '1') else 
        ap_const_lv7_66;
    select_ln895_115_fu_3850_p3 <= 
        max_bin_r_38_V when (icmp_ln895_38_fu_2796_p2(0) = '1') else 
        max_bin_r_102_V;
    select_ln895_116_fu_3858_p3 <= 
        max_bin_count_38_V when (icmp_ln895_38_fu_2796_p2(0) = '1') else 
        max_bin_count_102_V;
    select_ln895_117_fu_4937_p3 <= 
        ap_const_lv7_27 when (icmp_ln895_64_reg_6407(0) = '1') else 
        ap_const_lv7_67;
    select_ln895_118_fu_3867_p3 <= 
        max_bin_r_39_V when (icmp_ln895_64_fu_2802_p2(0) = '1') else 
        max_bin_r_103_V;
    select_ln895_119_fu_3875_p3 <= 
        max_bin_count_39_V when (icmp_ln895_64_fu_2802_p2(0) = '1') else 
        max_bin_count_103_V;
    select_ln895_11_fu_3263_p3 <= 
        max_bin_count_3_V when (icmp_ln895_3_fu_2586_p2(0) = '1') else 
        max_bin_count_67_V;
    select_ln895_120_fu_5712_p3 <= 
        ap_const_lv7_28 when (icmp_ln895_40_reg_6412_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_68;
    select_ln895_121_fu_3884_p3 <= 
        max_bin_r_40_V when (icmp_ln895_40_fu_2808_p2(0) = '1') else 
        max_bin_r_104_V;
    select_ln895_122_fu_3892_p3 <= 
        max_bin_count_40_V when (icmp_ln895_40_fu_2808_p2(0) = '1') else 
        max_bin_count_104_V;
    select_ln895_123_fu_5719_p3 <= 
        ap_const_lv7_29 when (icmp_ln895_41_reg_6417_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_69;
    select_ln895_124_fu_3901_p3 <= 
        max_bin_r_41_V when (icmp_ln895_41_fu_2814_p2(0) = '1') else 
        max_bin_r_105_V;
    select_ln895_125_fu_3909_p3 <= 
        max_bin_count_41_V when (icmp_ln895_41_fu_2814_p2(0) = '1') else 
        max_bin_count_105_V;
    select_ln895_126_fu_5726_p3 <= 
        ap_const_lv7_2A when (icmp_ln895_42_reg_6422_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_6A;
    select_ln895_127_fu_3918_p3 <= 
        max_bin_r_42_V when (icmp_ln895_42_fu_2820_p2(0) = '1') else 
        max_bin_r_106_V;
    select_ln895_128_fu_3926_p3 <= 
        max_bin_count_42_V when (icmp_ln895_42_fu_2820_p2(0) = '1') else 
        max_bin_count_106_V;
    select_ln895_129_fu_5733_p3 <= 
        ap_const_lv7_2B when (icmp_ln895_43_reg_6427_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_6B;
    select_ln895_12_fu_4804_p3 <= 
        ap_const_lv7_4 when (icmp_ln895_4_reg_6232(0) = '1') else 
        ap_const_lv7_44;
    select_ln895_130_fu_3935_p3 <= 
        max_bin_r_43_V when (icmp_ln895_43_fu_2826_p2(0) = '1') else 
        max_bin_r_107_V;
    select_ln895_131_fu_3943_p3 <= 
        max_bin_count_43_V when (icmp_ln895_43_fu_2826_p2(0) = '1') else 
        max_bin_count_107_V;
    select_ln895_132_fu_4944_p3 <= 
        ap_const_lv7_2C when (icmp_ln895_44_reg_6432(0) = '1') else 
        ap_const_lv7_6C;
    select_ln895_133_fu_3952_p3 <= 
        max_bin_r_44_V when (icmp_ln895_44_fu_2832_p2(0) = '1') else 
        max_bin_r_108_V;
    select_ln895_134_fu_3960_p3 <= 
        max_bin_count_44_V when (icmp_ln895_44_fu_2832_p2(0) = '1') else 
        max_bin_count_108_V;
    select_ln895_135_fu_4951_p3 <= 
        ap_const_lv7_2D when (icmp_ln895_45_reg_6437(0) = '1') else 
        ap_const_lv7_6D;
    select_ln895_136_fu_3969_p3 <= 
        max_bin_r_45_V when (icmp_ln895_45_fu_2838_p2(0) = '1') else 
        max_bin_r_109_V;
    select_ln895_137_fu_3977_p3 <= 
        max_bin_count_45_V when (icmp_ln895_45_fu_2838_p2(0) = '1') else 
        max_bin_count_109_V;
    select_ln895_138_fu_4958_p3 <= 
        ap_const_lv7_2E when (icmp_ln895_46_reg_6442(0) = '1') else 
        ap_const_lv7_6E;
    select_ln895_139_fu_3986_p3 <= 
        max_bin_r_46_V when (icmp_ln895_46_fu_2844_p2(0) = '1') else 
        max_bin_r_110_V;
    select_ln895_13_fu_3272_p3 <= 
        max_bin_r_4_V when (icmp_ln895_4_fu_2592_p2(0) = '1') else 
        max_bin_r_68_V;
    select_ln895_140_fu_3994_p3 <= 
        max_bin_count_46_V when (icmp_ln895_46_fu_2844_p2(0) = '1') else 
        max_bin_count_110_V;
    select_ln895_141_fu_4965_p3 <= 
        ap_const_lv7_2F when (icmp_ln895_47_reg_6447(0) = '1') else 
        ap_const_lv7_6F;
    select_ln895_142_fu_4003_p3 <= 
        max_bin_r_47_V when (icmp_ln895_47_fu_2850_p2(0) = '1') else 
        max_bin_r_111_V;
    select_ln895_143_fu_4011_p3 <= 
        max_bin_count_47_V when (icmp_ln895_47_fu_2850_p2(0) = '1') else 
        max_bin_count_111_V;
    select_ln895_144_fu_5740_p3 <= 
        ap_const_lv7_30 when (icmp_ln895_48_reg_6452_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_70;
    select_ln895_145_fu_4020_p3 <= 
        max_bin_r_48_V when (icmp_ln895_48_fu_2856_p2(0) = '1') else 
        max_bin_r_112_V;
    select_ln895_146_fu_4028_p3 <= 
        max_bin_count_48_V when (icmp_ln895_48_fu_2856_p2(0) = '1') else 
        max_bin_count_112_V;
    select_ln895_147_fu_5747_p3 <= 
        ap_const_lv7_31 when (icmp_ln895_49_reg_6457_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_71;
    select_ln895_148_fu_4037_p3 <= 
        max_bin_r_49_V when (icmp_ln895_49_fu_2862_p2(0) = '1') else 
        max_bin_r_113_V;
    select_ln895_149_fu_4045_p3 <= 
        max_bin_count_49_V when (icmp_ln895_49_fu_2862_p2(0) = '1') else 
        max_bin_count_113_V;
    select_ln895_14_fu_3280_p3 <= 
        max_bin_count_4_V when (icmp_ln895_4_fu_2592_p2(0) = '1') else 
        max_bin_count_68_V;
    select_ln895_150_fu_5754_p3 <= 
        ap_const_lv7_32 when (icmp_ln895_50_reg_6462_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_72;
    select_ln895_151_fu_4054_p3 <= 
        max_bin_r_50_V when (icmp_ln895_50_fu_2868_p2(0) = '1') else 
        max_bin_r_114_V;
    select_ln895_152_fu_4062_p3 <= 
        max_bin_count_50_V when (icmp_ln895_50_fu_2868_p2(0) = '1') else 
        max_bin_count_114_V;
    select_ln895_153_fu_5761_p3 <= 
        ap_const_lv7_33 when (icmp_ln895_51_reg_6467_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_73;
    select_ln895_154_fu_4071_p3 <= 
        max_bin_r_51_V when (icmp_ln895_51_fu_2874_p2(0) = '1') else 
        max_bin_r_115_V;
    select_ln895_155_fu_4079_p3 <= 
        max_bin_count_51_V when (icmp_ln895_51_fu_2874_p2(0) = '1') else 
        max_bin_count_115_V;
    select_ln895_156_fu_4972_p3 <= 
        ap_const_lv7_34 when (icmp_ln895_52_reg_6472(0) = '1') else 
        ap_const_lv7_74;
    select_ln895_157_fu_4088_p3 <= 
        max_bin_r_52_V when (icmp_ln895_52_fu_2880_p2(0) = '1') else 
        max_bin_r_116_V;
    select_ln895_158_fu_4096_p3 <= 
        max_bin_count_52_V when (icmp_ln895_52_fu_2880_p2(0) = '1') else 
        max_bin_count_116_V;
    select_ln895_159_fu_4979_p3 <= 
        ap_const_lv7_35 when (icmp_ln895_53_reg_6477(0) = '1') else 
        ap_const_lv7_75;
    select_ln895_15_fu_4811_p3 <= 
        ap_const_lv7_5 when (icmp_ln895_6_reg_6237(0) = '1') else 
        ap_const_lv7_45;
    select_ln895_160_fu_4105_p3 <= 
        max_bin_r_53_V when (icmp_ln895_53_fu_2886_p2(0) = '1') else 
        max_bin_r_117_V;
    select_ln895_161_fu_4113_p3 <= 
        max_bin_count_53_V when (icmp_ln895_53_fu_2886_p2(0) = '1') else 
        max_bin_count_117_V;
    select_ln895_162_fu_4986_p3 <= 
        ap_const_lv7_36 when (icmp_ln895_54_reg_6482(0) = '1') else 
        ap_const_lv7_76;
    select_ln895_163_fu_4122_p3 <= 
        max_bin_r_54_V when (icmp_ln895_54_fu_2892_p2(0) = '1') else 
        max_bin_r_118_V;
    select_ln895_164_fu_4130_p3 <= 
        max_bin_count_54_V when (icmp_ln895_54_fu_2892_p2(0) = '1') else 
        max_bin_count_118_V;
    select_ln895_165_fu_4993_p3 <= 
        ap_const_lv7_37 when (icmp_ln895_55_reg_6487(0) = '1') else 
        ap_const_lv7_77;
    select_ln895_166_fu_4139_p3 <= 
        max_bin_r_55_V when (icmp_ln895_55_fu_2898_p2(0) = '1') else 
        max_bin_r_119_V;
    select_ln895_167_fu_4147_p3 <= 
        max_bin_count_55_V when (icmp_ln895_55_fu_2898_p2(0) = '1') else 
        max_bin_count_119_V;
    select_ln895_168_fu_5768_p3 <= 
        ap_const_lv7_38 when (icmp_ln895_56_reg_6492_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_78;
    select_ln895_169_fu_4156_p3 <= 
        max_bin_r_56_V when (icmp_ln895_56_fu_2904_p2(0) = '1') else 
        max_bin_r_120_V;
    select_ln895_16_fu_3289_p3 <= 
        max_bin_r_5_V when (icmp_ln895_6_fu_2598_p2(0) = '1') else 
        max_bin_r_69_V;
    select_ln895_170_fu_4164_p3 <= 
        max_bin_count_56_V when (icmp_ln895_56_fu_2904_p2(0) = '1') else 
        max_bin_count_120_V;
    select_ln895_171_fu_5775_p3 <= 
        ap_const_lv7_39 when (icmp_ln895_57_reg_6497_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_79;
    select_ln895_172_fu_4173_p3 <= 
        max_bin_r_57_V when (icmp_ln895_57_fu_2910_p2(0) = '1') else 
        max_bin_r_121_V;
    select_ln895_173_fu_4181_p3 <= 
        max_bin_count_57_V when (icmp_ln895_57_fu_2910_p2(0) = '1') else 
        max_bin_count_121_V;
    select_ln895_174_fu_5782_p3 <= 
        ap_const_lv7_3A when (icmp_ln895_58_reg_6502_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_7A;
    select_ln895_175_fu_4190_p3 <= 
        max_bin_r_58_V when (icmp_ln895_58_fu_2916_p2(0) = '1') else 
        max_bin_r_122_V;
    select_ln895_176_fu_4198_p3 <= 
        max_bin_count_58_V when (icmp_ln895_58_fu_2916_p2(0) = '1') else 
        max_bin_count_122_V;
    select_ln895_177_fu_5789_p3 <= 
        ap_const_lv7_3B when (icmp_ln895_59_reg_6507_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_7B;
    select_ln895_178_fu_4207_p3 <= 
        max_bin_r_59_V when (icmp_ln895_59_fu_2922_p2(0) = '1') else 
        max_bin_r_123_V;
    select_ln895_179_fu_4215_p3 <= 
        max_bin_count_59_V when (icmp_ln895_59_fu_2922_p2(0) = '1') else 
        max_bin_count_123_V;
    select_ln895_17_fu_3297_p3 <= 
        max_bin_count_5_V when (icmp_ln895_6_fu_2598_p2(0) = '1') else 
        max_bin_count_69_V;
    select_ln895_180_fu_5000_p3 <= 
        ap_const_lv7_3C when (icmp_ln895_60_reg_6512(0) = '1') else 
        ap_const_lv7_7C;
    select_ln895_181_fu_4224_p3 <= 
        max_bin_r_60_V when (icmp_ln895_60_fu_2928_p2(0) = '1') else 
        max_bin_r_124_V;
    select_ln895_182_fu_4232_p3 <= 
        max_bin_count_60_V when (icmp_ln895_60_fu_2928_p2(0) = '1') else 
        max_bin_count_124_V;
    select_ln895_183_fu_5007_p3 <= 
        ap_const_lv7_3D when (icmp_ln895_61_reg_6517(0) = '1') else 
        ap_const_lv7_7D;
    select_ln895_184_fu_4241_p3 <= 
        max_bin_r_61_V when (icmp_ln895_61_fu_2934_p2(0) = '1') else 
        max_bin_r_125_V;
    select_ln895_185_fu_4249_p3 <= 
        max_bin_count_61_V when (icmp_ln895_61_fu_2934_p2(0) = '1') else 
        max_bin_count_125_V;
    select_ln895_186_fu_5014_p3 <= 
        ap_const_lv7_3E when (icmp_ln895_62_reg_6522(0) = '1') else 
        ap_const_lv7_7E;
    select_ln895_187_fu_4258_p3 <= 
        max_bin_r_62_V when (icmp_ln895_62_fu_2940_p2(0) = '1') else 
        max_bin_r_126_V;
    select_ln895_188_fu_4266_p3 <= 
        max_bin_count_62_V when (icmp_ln895_62_fu_2940_p2(0) = '1') else 
        max_bin_count_126_V;
    select_ln895_189_fu_5021_p3 <= 
        ap_const_lv7_3F when (icmp_ln895_63_reg_6527(0) = '1') else 
        ap_const_lv7_7F;
    select_ln895_18_fu_4818_p3 <= 
        ap_const_lv7_6 when (icmp_ln895_15_reg_6242(0) = '1') else 
        ap_const_lv7_46;
    select_ln895_190_fu_4275_p3 <= 
        max_bin_r_63_V when (icmp_ln895_63_fu_2946_p2(0) = '1') else 
        max_bin_r_127_V;
    select_ln895_191_fu_4283_p3 <= 
        max_bin_count_63_V when (icmp_ln895_63_fu_2946_p2(0) = '1') else 
        max_bin_count_127_V;
    select_ln895_19_fu_3306_p3 <= 
        max_bin_r_6_V when (icmp_ln895_15_fu_2604_p2(0) = '1') else 
        max_bin_r_70_V;
    select_ln895_1_fu_3204_p3 <= 
        max_bin_r_0_V when (icmp_ln895_fu_2568_p2(0) = '1') else 
        max_bin_r_64_V;
    select_ln895_20_fu_3314_p3 <= 
        max_bin_count_6_V when (icmp_ln895_15_fu_2604_p2(0) = '1') else 
        max_bin_count_70_V;
    select_ln895_21_fu_4825_p3 <= 
        ap_const_lv7_7 when (icmp_ln895_7_reg_6247(0) = '1') else 
        ap_const_lv7_47;
    select_ln895_22_fu_3323_p3 <= 
        max_bin_r_7_V when (icmp_ln895_7_fu_2610_p2(0) = '1') else 
        max_bin_r_71_V;
    select_ln895_23_fu_3331_p3 <= 
        max_bin_count_7_V when (icmp_ln895_7_fu_2610_p2(0) = '1') else 
        max_bin_count_71_V;
    select_ln895_24_fu_5600_p3 <= 
        ap_const_lv7_8 when (icmp_ln895_8_reg_6252_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_48;
    select_ln895_25_fu_3340_p3 <= 
        max_bin_r_8_V when (icmp_ln895_8_fu_2616_p2(0) = '1') else 
        max_bin_r_72_V;
    select_ln895_26_fu_3348_p3 <= 
        max_bin_count_8_V when (icmp_ln895_8_fu_2616_p2(0) = '1') else 
        max_bin_count_72_V;
    select_ln895_27_fu_5607_p3 <= 
        ap_const_lv7_9 when (icmp_ln895_9_reg_6257_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_49;
    select_ln895_28_fu_3357_p3 <= 
        max_bin_r_9_V when (icmp_ln895_9_fu_2622_p2(0) = '1') else 
        max_bin_r_73_V;
    select_ln895_29_fu_3365_p3 <= 
        max_bin_count_9_V when (icmp_ln895_9_fu_2622_p2(0) = '1') else 
        max_bin_count_73_V;
    select_ln895_2_fu_3212_p3 <= 
        max_bin_count_0_V when (icmp_ln895_fu_2568_p2(0) = '1') else 
        max_bin_count_64_V;
    select_ln895_30_fu_5614_p3 <= 
        ap_const_lv7_A when (icmp_ln895_10_reg_6262_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_4A;
    select_ln895_31_fu_3374_p3 <= 
        max_bin_r_10_V when (icmp_ln895_10_fu_2628_p2(0) = '1') else 
        max_bin_r_74_V;
    select_ln895_32_fu_3382_p3 <= 
        max_bin_count_10_V when (icmp_ln895_10_fu_2628_p2(0) = '1') else 
        max_bin_count_74_V;
    select_ln895_33_fu_5621_p3 <= 
        ap_const_lv7_B when (icmp_ln895_11_reg_6267_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_4B;
    select_ln895_34_fu_3391_p3 <= 
        max_bin_r_11_V when (icmp_ln895_11_fu_2634_p2(0) = '1') else 
        max_bin_r_75_V;
    select_ln895_35_fu_3399_p3 <= 
        max_bin_count_11_V when (icmp_ln895_11_fu_2634_p2(0) = '1') else 
        max_bin_count_75_V;
    select_ln895_36_fu_4832_p3 <= 
        ap_const_lv7_C when (icmp_ln895_12_reg_6272(0) = '1') else 
        ap_const_lv7_4C;
    select_ln895_37_fu_3408_p3 <= 
        max_bin_r_12_V when (icmp_ln895_12_fu_2640_p2(0) = '1') else 
        max_bin_r_76_V;
    select_ln895_38_fu_3416_p3 <= 
        max_bin_count_12_V when (icmp_ln895_12_fu_2640_p2(0) = '1') else 
        max_bin_count_76_V;
    select_ln895_39_fu_4839_p3 <= 
        ap_const_lv7_D when (icmp_ln895_13_reg_6277(0) = '1') else 
        ap_const_lv7_4D;
    select_ln895_3_fu_5579_p3 <= 
        ap_const_lv7_1 when (icmp_ln895_1_reg_6217_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_41;
    select_ln895_40_fu_3425_p3 <= 
        max_bin_r_13_V when (icmp_ln895_13_fu_2646_p2(0) = '1') else 
        max_bin_r_77_V;
    select_ln895_41_fu_3433_p3 <= 
        max_bin_count_13_V when (icmp_ln895_13_fu_2646_p2(0) = '1') else 
        max_bin_count_77_V;
    select_ln895_42_fu_4846_p3 <= 
        ap_const_lv7_E when (icmp_ln895_14_reg_6282(0) = '1') else 
        ap_const_lv7_4E;
    select_ln895_43_fu_3442_p3 <= 
        max_bin_r_14_V when (icmp_ln895_14_fu_2652_p2(0) = '1') else 
        max_bin_r_78_V;
    select_ln895_44_fu_3450_p3 <= 
        max_bin_count_14_V when (icmp_ln895_14_fu_2652_p2(0) = '1') else 
        max_bin_count_78_V;
    select_ln895_45_fu_4853_p3 <= 
        ap_const_lv7_F when (icmp_ln895_27_reg_6287(0) = '1') else 
        ap_const_lv7_4F;
    select_ln895_46_fu_3459_p3 <= 
        max_bin_r_15_V when (icmp_ln895_27_fu_2658_p2(0) = '1') else 
        max_bin_r_79_V;
    select_ln895_47_fu_3467_p3 <= 
        max_bin_count_15_V when (icmp_ln895_27_fu_2658_p2(0) = '1') else 
        max_bin_count_79_V;
    select_ln895_48_fu_5628_p3 <= 
        ap_const_lv7_10 when (icmp_ln895_16_reg_6292_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_50;
    select_ln895_49_fu_3476_p3 <= 
        max_bin_r_16_V when (icmp_ln895_16_fu_2664_p2(0) = '1') else 
        max_bin_r_80_V;
    select_ln895_4_fu_3221_p3 <= 
        max_bin_r_1_V when (icmp_ln895_1_fu_2574_p2(0) = '1') else 
        max_bin_r_65_V;
    select_ln895_50_fu_3484_p3 <= 
        max_bin_count_16_V when (icmp_ln895_16_fu_2664_p2(0) = '1') else 
        max_bin_count_80_V;
    select_ln895_51_fu_5635_p3 <= 
        ap_const_lv7_11 when (icmp_ln895_17_reg_6297_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_51;
    select_ln895_52_fu_3493_p3 <= 
        max_bin_r_17_V when (icmp_ln895_17_fu_2670_p2(0) = '1') else 
        max_bin_r_81_V;
    select_ln895_53_fu_3501_p3 <= 
        max_bin_count_17_V when (icmp_ln895_17_fu_2670_p2(0) = '1') else 
        max_bin_count_81_V;
    select_ln895_54_fu_5642_p3 <= 
        ap_const_lv7_12 when (icmp_ln895_18_reg_6302_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_52;
    select_ln895_55_fu_3510_p3 <= 
        max_bin_r_18_V when (icmp_ln895_18_fu_2676_p2(0) = '1') else 
        max_bin_r_82_V;
    select_ln895_56_fu_3518_p3 <= 
        max_bin_count_18_V when (icmp_ln895_18_fu_2676_p2(0) = '1') else 
        max_bin_count_82_V;
    select_ln895_57_fu_5649_p3 <= 
        ap_const_lv7_13 when (icmp_ln895_19_reg_6307_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_53;
    select_ln895_58_fu_3527_p3 <= 
        max_bin_r_19_V when (icmp_ln895_19_fu_2682_p2(0) = '1') else 
        max_bin_r_83_V;
    select_ln895_59_fu_3535_p3 <= 
        max_bin_count_19_V when (icmp_ln895_19_fu_2682_p2(0) = '1') else 
        max_bin_count_83_V;
    select_ln895_5_fu_3229_p3 <= 
        max_bin_count_1_V when (icmp_ln895_1_fu_2574_p2(0) = '1') else 
        max_bin_count_65_V;
    select_ln895_60_fu_4860_p3 <= 
        ap_const_lv7_14 when (icmp_ln895_20_reg_6312(0) = '1') else 
        ap_const_lv7_54;
    select_ln895_61_fu_3544_p3 <= 
        max_bin_r_20_V when (icmp_ln895_20_fu_2688_p2(0) = '1') else 
        max_bin_r_84_V;
    select_ln895_62_fu_3552_p3 <= 
        max_bin_count_20_V when (icmp_ln895_20_fu_2688_p2(0) = '1') else 
        max_bin_count_84_V;
    select_ln895_63_fu_4867_p3 <= 
        ap_const_lv7_15 when (icmp_ln895_21_reg_6317(0) = '1') else 
        ap_const_lv7_55;
    select_ln895_64_fu_3561_p3 <= 
        max_bin_r_21_V when (icmp_ln895_21_fu_2694_p2(0) = '1') else 
        max_bin_r_85_V;
    select_ln895_65_fu_3569_p3 <= 
        max_bin_count_21_V when (icmp_ln895_21_fu_2694_p2(0) = '1') else 
        max_bin_count_85_V;
    select_ln895_66_fu_4874_p3 <= 
        ap_const_lv7_16 when (icmp_ln895_22_reg_6322(0) = '1') else 
        ap_const_lv7_56;
    select_ln895_67_fu_3578_p3 <= 
        max_bin_r_22_V when (icmp_ln895_22_fu_2700_p2(0) = '1') else 
        max_bin_r_86_V;
    select_ln895_68_fu_3586_p3 <= 
        max_bin_count_22_V when (icmp_ln895_22_fu_2700_p2(0) = '1') else 
        max_bin_count_86_V;
    select_ln895_69_fu_4881_p3 <= 
        ap_const_lv7_17 when (icmp_ln895_23_reg_6327(0) = '1') else 
        ap_const_lv7_57;
    select_ln895_6_fu_5586_p3 <= 
        ap_const_lv7_2 when (icmp_ln895_2_reg_6222_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_42;
    select_ln895_70_fu_3595_p3 <= 
        max_bin_r_23_V when (icmp_ln895_23_fu_2706_p2(0) = '1') else 
        max_bin_r_87_V;
    select_ln895_71_fu_3603_p3 <= 
        max_bin_count_23_V when (icmp_ln895_23_fu_2706_p2(0) = '1') else 
        max_bin_count_87_V;
    select_ln895_72_fu_5656_p3 <= 
        ap_const_lv7_18 when (icmp_ln895_24_reg_6332_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_58;
    select_ln895_73_fu_3612_p3 <= 
        max_bin_r_24_V when (icmp_ln895_24_fu_2712_p2(0) = '1') else 
        max_bin_r_88_V;
    select_ln895_74_fu_3620_p3 <= 
        max_bin_count_24_V when (icmp_ln895_24_fu_2712_p2(0) = '1') else 
        max_bin_count_88_V;
    select_ln895_75_fu_5663_p3 <= 
        ap_const_lv7_19 when (icmp_ln895_25_reg_6337_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_59;
    select_ln895_76_fu_3629_p3 <= 
        max_bin_r_25_V when (icmp_ln895_25_fu_2718_p2(0) = '1') else 
        max_bin_r_89_V;
    select_ln895_77_fu_3637_p3 <= 
        max_bin_count_25_V when (icmp_ln895_25_fu_2718_p2(0) = '1') else 
        max_bin_count_89_V;
    select_ln895_78_fu_5670_p3 <= 
        ap_const_lv7_1A when (icmp_ln895_26_reg_6342_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_5A;
    select_ln895_79_fu_3646_p3 <= 
        max_bin_r_26_V when (icmp_ln895_26_fu_2724_p2(0) = '1') else 
        max_bin_r_90_V;
    select_ln895_7_fu_3238_p3 <= 
        max_bin_r_2_V when (icmp_ln895_2_fu_2580_p2(0) = '1') else 
        max_bin_r_66_V;
    select_ln895_80_fu_3654_p3 <= 
        max_bin_count_26_V when (icmp_ln895_26_fu_2724_p2(0) = '1') else 
        max_bin_count_90_V;
    select_ln895_81_fu_5677_p3 <= 
        ap_const_lv7_1B when (icmp_ln895_39_reg_6347_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_5B;
    select_ln895_82_fu_3663_p3 <= 
        max_bin_r_27_V when (icmp_ln895_39_fu_2730_p2(0) = '1') else 
        max_bin_r_91_V;
    select_ln895_83_fu_3671_p3 <= 
        max_bin_count_27_V when (icmp_ln895_39_fu_2730_p2(0) = '1') else 
        max_bin_count_91_V;
    select_ln895_84_fu_4888_p3 <= 
        ap_const_lv7_1C when (icmp_ln895_28_reg_6352(0) = '1') else 
        ap_const_lv7_5C;
    select_ln895_85_fu_3680_p3 <= 
        max_bin_r_28_V when (icmp_ln895_28_fu_2736_p2(0) = '1') else 
        max_bin_r_92_V;
    select_ln895_86_fu_3688_p3 <= 
        max_bin_count_28_V when (icmp_ln895_28_fu_2736_p2(0) = '1') else 
        max_bin_count_92_V;
    select_ln895_87_fu_4895_p3 <= 
        ap_const_lv7_1D when (icmp_ln895_29_reg_6357(0) = '1') else 
        ap_const_lv7_5D;
    select_ln895_88_fu_3697_p3 <= 
        max_bin_r_29_V when (icmp_ln895_29_fu_2742_p2(0) = '1') else 
        max_bin_r_93_V;
    select_ln895_89_fu_3705_p3 <= 
        max_bin_count_29_V when (icmp_ln895_29_fu_2742_p2(0) = '1') else 
        max_bin_count_93_V;
    select_ln895_8_fu_3246_p3 <= 
        max_bin_count_2_V when (icmp_ln895_2_fu_2580_p2(0) = '1') else 
        max_bin_count_66_V;
    select_ln895_90_fu_4902_p3 <= 
        ap_const_lv7_1E when (icmp_ln895_30_reg_6362(0) = '1') else 
        ap_const_lv7_5E;
    select_ln895_91_fu_3714_p3 <= 
        max_bin_r_30_V when (icmp_ln895_30_fu_2748_p2(0) = '1') else 
        max_bin_r_94_V;
    select_ln895_92_fu_3722_p3 <= 
        max_bin_count_30_V when (icmp_ln895_30_fu_2748_p2(0) = '1') else 
        max_bin_count_94_V;
    select_ln895_93_fu_4909_p3 <= 
        ap_const_lv7_1F when (icmp_ln895_31_reg_6367(0) = '1') else 
        ap_const_lv7_5F;
    select_ln895_94_fu_3731_p3 <= 
        max_bin_r_31_V when (icmp_ln895_31_fu_2754_p2(0) = '1') else 
        max_bin_r_95_V;
    select_ln895_95_fu_3739_p3 <= 
        max_bin_count_31_V when (icmp_ln895_31_fu_2754_p2(0) = '1') else 
        max_bin_count_95_V;
    select_ln895_96_fu_5684_p3 <= 
        ap_const_lv7_20 when (icmp_ln895_32_reg_6372_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_60;
    select_ln895_97_fu_3748_p3 <= 
        max_bin_r_32_V when (icmp_ln895_32_fu_2760_p2(0) = '1') else 
        max_bin_r_96_V;
    select_ln895_98_fu_3756_p3 <= 
        max_bin_count_32_V when (icmp_ln895_32_fu_2760_p2(0) = '1') else 
        max_bin_count_96_V;
    select_ln895_99_fu_5691_p3 <= 
        ap_const_lv7_21 when (icmp_ln895_33_reg_6377_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_61;
    select_ln895_9_fu_5593_p3 <= 
        ap_const_lv7_3 when (icmp_ln895_3_reg_6227_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_43;
    select_ln895_fu_5572_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_reg_6212_pp0_iter1_reg(0) = '1') else 
        ap_const_lv7_40;
        sext_ln703_fu_6182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_fu_6176_p2),16));

    shl_ln_fu_6158_p3 <= (res_max_bin_r_t_V_3_reg_7265 & ap_const_lv5_0);
    t0_V_fu_6136_p3 <= (res_max_bin_theta_t_2_reg_7254 & ap_const_lv4_0);
    zext_ln703_2_fu_6186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln703_fu_6182_p1),18));
    zext_ln703_fu_6149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_3_fu_6143_p2),15));
    zext_ln708_fu_6171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_fu_6165_p2),22));
end behav;
