#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc5c7c1a150 .scope module, "full_adder_top" "full_adder_top" 2 4;
 .timescale -9 -9;
v0x7fc5c7c358d0_0 .var "cin", 0 0;
v0x7fc5c7c359a0_0 .net "cout", 0 0, L_0x7fc5c7c38470;  1 drivers
v0x7fc5c7c35a30_0 .var "exp_out", 5 0;
v0x7fc5c7c35ac0_0 .var "in_a", 3 0;
v0x7fc5c7c35b70_0 .var "in_b", 3 0;
v0x7fc5c7c35c40_0 .var/i "index", 31 0;
v0x7fc5c7c35cd0_0 .net "overfl", 0 0, L_0x7fc5c7c37fe0;  1 drivers
v0x7fc5c7c35d80 .array "resp_data", 15 0, 19 0;
v0x7fc5c7c35e10_0 .net "sum", 3 0, L_0x7fc5c7c381e0;  1 drivers
S_0x7fc5c7c19890 .scope module, "four_bit_adder" "four_bit_adder" 2 38, 3 17 0, S_0x7fc5c7c1a150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "y";
    .port_info 5 /OUTPUT 1 "overfl";
L_0x7fc5c7c37fe0 .functor XOR 1, L_0x7fc5c7c37d50, L_0x7fc5c7c376f0, C4<0>, C4<0>;
L_0x7fc5c7c38090 .functor BUFZ 1, L_0x7fc5c7c37eb0, C4<0>, C4<0>, C4<0>;
L_0x7fc5c7c38100 .functor BUFZ 1, L_0x7fc5c7c37840, C4<0>, C4<0>, C4<0>;
L_0x7fc5c7c38170 .functor BUFZ 1, L_0x7fc5c7c371c0, C4<0>, C4<0>, C4<0>;
L_0x7fc5c7c38400 .functor BUFZ 1, L_0x7fc5c7c36b90, C4<0>, C4<0>, C4<0>;
L_0x7fc5c7c38470 .functor BUFZ 1, L_0x7fc5c7c37d50, C4<0>, C4<0>, C4<0>;
v0x7fc5c7c34690_0 .net *"_ivl_21", 0 0, L_0x7fc5c7c38090;  1 drivers
v0x7fc5c7c34720_0 .net *"_ivl_25", 0 0, L_0x7fc5c7c38100;  1 drivers
v0x7fc5c7c347b0_0 .net *"_ivl_29", 0 0, L_0x7fc5c7c38170;  1 drivers
v0x7fc5c7c34850_0 .net *"_ivl_34", 0 0, L_0x7fc5c7c38400;  1 drivers
v0x7fc5c7c34900_0 .net "a", 3 0, v0x7fc5c7c35ac0_0;  1 drivers
v0x7fc5c7c349f0_0 .net "b", 3 0, v0x7fc5c7c35b70_0;  1 drivers
v0x7fc5c7c34aa0_0 .net "cin", 0 0, v0x7fc5c7c358d0_0;  1 drivers
v0x7fc5c7c34b30_0 .net "cout", 0 0, L_0x7fc5c7c38470;  alias, 1 drivers
v0x7fc5c7c34bc0_0 .net "cout_temp", 0 0, L_0x7fc5c7c37d50;  1 drivers
v0x7fc5c7c34cf0_0 .net "overfl", 0 0, L_0x7fc5c7c37fe0;  alias, 1 drivers
v0x7fc5c7c34d80_0 .net "s0", 0 0, L_0x7fc5c7c376f0;  1 drivers
v0x7fc5c7c34e10_0 .net "s1", 0 0, L_0x7fc5c7c35f40;  1 drivers
v0x7fc5c7c34ea0_0 .net "s10", 0 0, L_0x7fc5c7c36ab0;  1 drivers
v0x7fc5c7c34f70_0 .net "s11", 0 0, L_0x7fc5c7c371c0;  1 drivers
v0x7fc5c7c35000_0 .net "s12", 0 0, L_0x7fc5c7c36260;  1 drivers
v0x7fc5c7c350b0_0 .net "s13", 0 0, L_0x7fc5c7c36690;  1 drivers
v0x7fc5c7c35160_0 .net "s14", 0 0, L_0x7fc5c7c36b90;  1 drivers
v0x7fc5c7c35310_0 .net "s2", 0 0, L_0x7fc5c7c36300;  1 drivers
v0x7fc5c7c353a0_0 .net "s3", 0 0, L_0x7fc5c7c37eb0;  1 drivers
v0x7fc5c7c35430_0 .net "s4", 0 0, L_0x7fc5c7c36020;  1 drivers
v0x7fc5c7c354c0_0 .net "s5", 0 0, L_0x7fc5c7c36450;  1 drivers
v0x7fc5c7c35550_0 .net "s6", 0 0, L_0x7fc5c7c370a0;  1 drivers
v0x7fc5c7c35620_0 .net "s7", 0 0, L_0x7fc5c7c37840;  1 drivers
v0x7fc5c7c356b0_0 .net "s8", 0 0, L_0x7fc5c7c36100;  1 drivers
v0x7fc5c7c35760_0 .net "s9", 0 0, L_0x7fc5c7c36530;  1 drivers
v0x7fc5c7c35810_0 .net "y", 3 0, L_0x7fc5c7c381e0;  alias, 1 drivers
L_0x7fc5c7c35f40 .part v0x7fc5c7c35ac0_0, 3, 1;
L_0x7fc5c7c36020 .part v0x7fc5c7c35ac0_0, 2, 1;
L_0x7fc5c7c36100 .part v0x7fc5c7c35ac0_0, 1, 1;
L_0x7fc5c7c36260 .part v0x7fc5c7c35ac0_0, 0, 1;
L_0x7fc5c7c36300 .part v0x7fc5c7c35b70_0, 3, 1;
L_0x7fc5c7c36450 .part v0x7fc5c7c35b70_0, 2, 1;
L_0x7fc5c7c36530 .part v0x7fc5c7c35b70_0, 1, 1;
L_0x7fc5c7c36690 .part v0x7fc5c7c35b70_0, 0, 1;
L_0x7fc5c7c381e0 .concat8 [ 1 1 1 1], L_0x7fc5c7c38400, L_0x7fc5c7c38170, L_0x7fc5c7c38100, L_0x7fc5c7c38090;
S_0x7fc5c7c1aa30 .scope module, "full_adder_i0" "full_adder" 3 49, 3 6 0, S_0x7fc5c7c19890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5c7c36730 .functor AND 1, v0x7fc5c7c358d0_0, L_0x7fc5c7c36260, C4<1>, C4<1>;
L_0x7fc5c7c367a0 .functor AND 1, v0x7fc5c7c358d0_0, L_0x7fc5c7c36690, C4<1>, C4<1>;
L_0x7fc5c7c36890 .functor OR 1, L_0x7fc5c7c36730, L_0x7fc5c7c367a0, C4<0>, C4<0>;
L_0x7fc5c7c36940 .functor AND 1, L_0x7fc5c7c36690, L_0x7fc5c7c36260, C4<1>, C4<1>;
L_0x7fc5c7c36ab0 .functor OR 1, L_0x7fc5c7c36890, L_0x7fc5c7c36940, C4<0>, C4<0>;
L_0x7fc5c7c36b20 .functor XOR 1, L_0x7fc5c7c36260, L_0x7fc5c7c36690, C4<0>, C4<0>;
L_0x7fc5c7c36b90 .functor XOR 1, L_0x7fc5c7c36b20, v0x7fc5c7c358d0_0, C4<0>, C4<0>;
v0x7fc5c7c09b70_0 .net *"_ivl_0", 0 0, L_0x7fc5c7c36730;  1 drivers
v0x7fc5c7c32220_0 .net *"_ivl_10", 0 0, L_0x7fc5c7c36b20;  1 drivers
v0x7fc5c7c322c0_0 .net *"_ivl_2", 0 0, L_0x7fc5c7c367a0;  1 drivers
v0x7fc5c7c32370_0 .net *"_ivl_4", 0 0, L_0x7fc5c7c36890;  1 drivers
v0x7fc5c7c32420_0 .net *"_ivl_6", 0 0, L_0x7fc5c7c36940;  1 drivers
v0x7fc5c7c32510_0 .net "a", 0 0, L_0x7fc5c7c36260;  alias, 1 drivers
v0x7fc5c7c325b0_0 .net "b", 0 0, L_0x7fc5c7c36690;  alias, 1 drivers
v0x7fc5c7c32650_0 .net "cin", 0 0, v0x7fc5c7c358d0_0;  alias, 1 drivers
v0x7fc5c7c326f0_0 .net "cout", 0 0, L_0x7fc5c7c36ab0;  alias, 1 drivers
v0x7fc5c7c32800_0 .net "sum", 0 0, L_0x7fc5c7c36b90;  alias, 1 drivers
S_0x7fc5c7c32910 .scope module, "full_adder_i1" "full_adder" 3 56, 3 6 0, S_0x7fc5c7c19890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5c7c36cc0 .functor AND 1, L_0x7fc5c7c36ab0, L_0x7fc5c7c36100, C4<1>, C4<1>;
L_0x7fc5c7c36db0 .functor AND 1, L_0x7fc5c7c36ab0, L_0x7fc5c7c36530, C4<1>, C4<1>;
L_0x7fc5c7c36e20 .functor OR 1, L_0x7fc5c7c36cc0, L_0x7fc5c7c36db0, C4<0>, C4<0>;
L_0x7fc5c7c36f10 .functor AND 1, L_0x7fc5c7c36530, L_0x7fc5c7c36100, C4<1>, C4<1>;
L_0x7fc5c7c370a0 .functor OR 1, L_0x7fc5c7c36e20, L_0x7fc5c7c36f10, C4<0>, C4<0>;
L_0x7fc5c7c37150 .functor XOR 1, L_0x7fc5c7c36100, L_0x7fc5c7c36530, C4<0>, C4<0>;
L_0x7fc5c7c371c0 .functor XOR 1, L_0x7fc5c7c37150, L_0x7fc5c7c36ab0, C4<0>, C4<0>;
v0x7fc5c7c32b50_0 .net *"_ivl_0", 0 0, L_0x7fc5c7c36cc0;  1 drivers
v0x7fc5c7c32be0_0 .net *"_ivl_10", 0 0, L_0x7fc5c7c37150;  1 drivers
v0x7fc5c7c32c80_0 .net *"_ivl_2", 0 0, L_0x7fc5c7c36db0;  1 drivers
v0x7fc5c7c32d40_0 .net *"_ivl_4", 0 0, L_0x7fc5c7c36e20;  1 drivers
v0x7fc5c7c32df0_0 .net *"_ivl_6", 0 0, L_0x7fc5c7c36f10;  1 drivers
v0x7fc5c7c32ee0_0 .net "a", 0 0, L_0x7fc5c7c36100;  alias, 1 drivers
v0x7fc5c7c32f80_0 .net "b", 0 0, L_0x7fc5c7c36530;  alias, 1 drivers
v0x7fc5c7c33020_0 .net "cin", 0 0, L_0x7fc5c7c36ab0;  alias, 1 drivers
v0x7fc5c7c330b0_0 .net "cout", 0 0, L_0x7fc5c7c370a0;  alias, 1 drivers
v0x7fc5c7c331c0_0 .net "sum", 0 0, L_0x7fc5c7c371c0;  alias, 1 drivers
S_0x7fc5c7c332e0 .scope module, "full_adder_i2" "full_adder" 3 63, 3 6 0, S_0x7fc5c7c19890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5c7c372f0 .functor AND 1, L_0x7fc5c7c370a0, L_0x7fc5c7c36020, C4<1>, C4<1>;
L_0x7fc5c7c373e0 .functor AND 1, L_0x7fc5c7c370a0, L_0x7fc5c7c36450, C4<1>, C4<1>;
L_0x7fc5c7c37470 .functor OR 1, L_0x7fc5c7c372f0, L_0x7fc5c7c373e0, C4<0>, C4<0>;
L_0x7fc5c7c37560 .functor AND 1, L_0x7fc5c7c36450, L_0x7fc5c7c36020, C4<1>, C4<1>;
L_0x7fc5c7c376f0 .functor OR 1, L_0x7fc5c7c37470, L_0x7fc5c7c37560, C4<0>, C4<0>;
L_0x7fc5c7c377d0 .functor XOR 1, L_0x7fc5c7c36020, L_0x7fc5c7c36450, C4<0>, C4<0>;
L_0x7fc5c7c37840 .functor XOR 1, L_0x7fc5c7c377d0, L_0x7fc5c7c370a0, C4<0>, C4<0>;
v0x7fc5c7c33520_0 .net *"_ivl_0", 0 0, L_0x7fc5c7c372f0;  1 drivers
v0x7fc5c7c335b0_0 .net *"_ivl_10", 0 0, L_0x7fc5c7c377d0;  1 drivers
v0x7fc5c7c33660_0 .net *"_ivl_2", 0 0, L_0x7fc5c7c373e0;  1 drivers
v0x7fc5c7c33720_0 .net *"_ivl_4", 0 0, L_0x7fc5c7c37470;  1 drivers
v0x7fc5c7c337d0_0 .net *"_ivl_6", 0 0, L_0x7fc5c7c37560;  1 drivers
v0x7fc5c7c338c0_0 .net "a", 0 0, L_0x7fc5c7c36020;  alias, 1 drivers
v0x7fc5c7c33960_0 .net "b", 0 0, L_0x7fc5c7c36450;  alias, 1 drivers
v0x7fc5c7c33a00_0 .net "cin", 0 0, L_0x7fc5c7c370a0;  alias, 1 drivers
v0x7fc5c7c33a90_0 .net "cout", 0 0, L_0x7fc5c7c376f0;  alias, 1 drivers
v0x7fc5c7c33ba0_0 .net "sum", 0 0, L_0x7fc5c7c37840;  alias, 1 drivers
S_0x7fc5c7c33cc0 .scope module, "full_adder_i3" "full_adder" 3 70, 3 6 0, S_0x7fc5c7c19890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5c7c37970 .functor AND 1, L_0x7fc5c7c376f0, L_0x7fc5c7c35f40, C4<1>, C4<1>;
L_0x7fc5c7c37a60 .functor AND 1, L_0x7fc5c7c376f0, L_0x7fc5c7c36300, C4<1>, C4<1>;
L_0x7fc5c7c37ad0 .functor OR 1, L_0x7fc5c7c37970, L_0x7fc5c7c37a60, C4<0>, C4<0>;
L_0x7fc5c7c37bc0 .functor AND 1, L_0x7fc5c7c36300, L_0x7fc5c7c35f40, C4<1>, C4<1>;
L_0x7fc5c7c37d50 .functor OR 1, L_0x7fc5c7c37ad0, L_0x7fc5c7c37bc0, C4<0>, C4<0>;
L_0x7fc5c7c37e40 .functor XOR 1, L_0x7fc5c7c35f40, L_0x7fc5c7c36300, C4<0>, C4<0>;
L_0x7fc5c7c37eb0 .functor XOR 1, L_0x7fc5c7c37e40, L_0x7fc5c7c376f0, C4<0>, C4<0>;
v0x7fc5c7c33f00_0 .net *"_ivl_0", 0 0, L_0x7fc5c7c37970;  1 drivers
v0x7fc5c7c33f90_0 .net *"_ivl_10", 0 0, L_0x7fc5c7c37e40;  1 drivers
v0x7fc5c7c34030_0 .net *"_ivl_2", 0 0, L_0x7fc5c7c37a60;  1 drivers
v0x7fc5c7c340f0_0 .net *"_ivl_4", 0 0, L_0x7fc5c7c37ad0;  1 drivers
v0x7fc5c7c341a0_0 .net *"_ivl_6", 0 0, L_0x7fc5c7c37bc0;  1 drivers
v0x7fc5c7c34290_0 .net "a", 0 0, L_0x7fc5c7c35f40;  alias, 1 drivers
v0x7fc5c7c34330_0 .net "b", 0 0, L_0x7fc5c7c36300;  alias, 1 drivers
v0x7fc5c7c343d0_0 .net "cin", 0 0, L_0x7fc5c7c376f0;  alias, 1 drivers
v0x7fc5c7c34460_0 .net "cout", 0 0, L_0x7fc5c7c37d50;  alias, 1 drivers
v0x7fc5c7c34570_0 .net "sum", 0 0, L_0x7fc5c7c37eb0;  alias, 1 drivers
    .scope S_0x7fc5c7c1a150;
T_0 ;
    %vpi_call 2 19 "$readmemh", "four_bit_adder_stim.txt", v0x7fc5c7c35d80 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc5c7c1a150;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc5c7c35c40_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fc5c7c35c40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0x7fc5c7c35c40_0;
    %load/vec4a v0x7fc5c7c35d80, 4;
    %parti/s 9, 0, 2;
    %split/vec4 4;
    %store/vec4 v0x7fc5c7c35b70_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v0x7fc5c7c35ac0_0, 0, 4;
    %store/vec4 v0x7fc5c7c358d0_0, 0, 1;
    %ix/getv/s 4, v0x7fc5c7c35c40_0;
    %load/vec4a v0x7fc5c7c35d80, 4;
    %parti/s 6, 12, 5;
    %store/vec4 v0x7fc5c7c35a30_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fc5c7c35cd0_0;
    %load/vec4 v0x7fc5c7c359a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc5c7c35e10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc5c7c35a30_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 32 "$display", "Output mismatch for entry ", v0x7fc5c7c35c40_0, " expected ", v0x7fc5c7c35a30_0, " but got overfl, cout, and sum ", v0x7fc5c7c35cd0_0, v0x7fc5c7c359a0_0, v0x7fc5c7c35e10_0 {0 0 0};
T_1.2 ;
    %load/vec4 v0x7fc5c7c35c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc5c7c35c40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x7fc5c7c1a150;
T_2 ;
    %vpi_call 2 43 "$dumpfile", "four_bit_adder_waves.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc5c7c19890 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "four_bit_adder_top.v";
    "four_bit_adder.v";
