

================================================================
== Vivado HLS Report for 'scaleCompute'
================================================================
* Date:           Wed Mar 18 11:33:24 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 12.938 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 12.9>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%inscale_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inscale_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:147]   --->   Operation 2 'read' 'inscale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%currindex_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %currindex)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:147]   --->   Operation 3 'read' 'currindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i32 %currindex_read to i20" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 4 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = call i42 @_ssdm_op_BitConcatenate.i42.i20.i22(i20 %trunc_ln728, i22 0)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 5 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ret_V = or i42 %p_Val2_s, 2097152" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 6 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i42 %ret_V to i71" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 7 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1193 = zext i32 %inscale_V_read to i71" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 8 'zext' 'zext_ln1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (9.21ns)   --->   "%mul_ln1193 = mul i71 %zext_ln1193, %sext_ln1193" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 9 'mul' 'mul_ln1193' <Predicate = true> <Delay = 9.21> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 9.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (3.72ns)   --->   "%ret_V_8 = add i71 -1125899906842624, %mul_ln1193" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 10 'add' 'ret_V_8' <Predicate = true> <Delay = 3.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = call i42 @_ssdm_op_PartSelect.i42.i71.i32.i32(i71 %ret_V_8, i32 29, i32 70)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156]   --->   Operation 11 'partselect' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i42 %ssdm_int_V_write_ass" [D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:158]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 12.9ns
The critical path consists of the following:
	wire read on port 'inscale_V' (D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:147) [3]  (0 ns)
	'mul' operation ('mul_ln1193', D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156) [10]  (9.22 ns)
	'add' operation ('ret.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_resize_nn_bilinear.hpp:156) [11]  (3.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
