Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 17:04:27 2024
| Host         : miahafiz running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/depolarize_hls_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 4.292ns (66.758%)  route 2.137ns (33.242%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X0Y36          DSP48E1                                      r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.500     3.473 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     3.475    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X0Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518     4.993 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[28]
                         net (fo=2, routed)           1.007     6.000    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[0][21]
    SLICE_X11Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.124 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, routed)           0.746     6.870    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/MANT[0]
    SLICE_X15Y91         LUT3 (Prop_lut3_I1_O)        0.150     7.020 r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.382     7.402    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X15Y92         FDRE                                         r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X15Y92         FDRE                                         r  bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y92         FDRE (Setup_fdre_C_D)       -0.269    10.620    bd_0_i/hls_inst/U0/fmul_32ns_32ns_32_4_max_dsp_1_U31/depolarize_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[25]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[26]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[27]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.774ns (28.684%)  route 4.411ns (71.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          1.008     7.158    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y99          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[28]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.642ns (9.883%)  route 5.854ns (90.117%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X6Y92          FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[32]/Q
                         net (fo=71, routed)          5.165     6.656    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/Q[3]
    SLICE_X9Y131         LUT5 (Prop_lut5_I2_O)        0.124     6.780 r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_1/O
                         net (fo=1, routed)           0.689     7.469    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_1_n_3
    SLICE_X16Y128        SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/ap_clk
    SLICE_X16Y128        SRL16E                                       r  bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X16Y128        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    10.871    bd_0_i/hls_inst/U0/gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6
  -------------------------------------------------------------------
                         required time                         10.871    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din0_buf1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.953ns (45.913%)  route 3.479ns (54.087%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/ap_clk
    SLICE_X14Y102        FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din0_buf1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/din0_buf1_reg[24]/Q
                         net (fo=6, routed)           0.625     2.116    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/s_axis_a_tdata[24]
    SLICE_X21Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.240 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     2.240    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_i_3_n_3
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.790 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.790    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry_n_3
    SLICE_X21Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.904 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/minusOp_carry__0_n_3
    SLICE_X21Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.175 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__1/CO[0]
                         net (fo=20, routed)          0.653     3.828    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CO[0]
    SLICE_X18Y102        LUT3 (Prop_lut3_I2_O)        0.373     4.201 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.000     4.201    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/EXP_OFF.ext_mux[1]
    SLICE_X18Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.779 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=2, routed)           0.847     5.626    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.ext_largest_exp[2]
    SLICE_X18Y100        LUT4 (Prop_lut4_I0_O)        0.301     5.927 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2/O
                         net (fo=1, routed)           0.808     6.735    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_2_n_3
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.124     6.859 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2_i_1/O
                         net (fo=1, routed)           0.545     7.405    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/EXP_OFF.lrg_almost_over
    SLICE_X18Y100        SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/aclk
    SLICE_X18Y100        SRL16E                                       r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y100        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    10.845    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/fadd_32ns_32ns_32_6_no_dsp_1_U17/depolarize_hls_fadd_32ns_32ns_32_6_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2
  -------------------------------------------------------------------
                         required time                         10.845    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.774ns (29.358%)  route 4.269ns (70.642%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          0.866     7.016    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[21]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.774ns (29.358%)  route 4.269ns (70.642%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          0.866     7.016    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[22]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.774ns (29.358%)  route 4.269ns (70.642%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.973     0.973    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X18Y93         FDSE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y93         FDSE (Prop_fdse_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_CS_fsm_reg[0]/Q
                         net (fo=87, routed)          1.059     2.550    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]
    SLICE_X11Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.674 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25/O
                         net (fo=30, routed)          1.051     3.725    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_25_n_3
    SLICE_X10Y95         LUT5 (Prop_lut5_I3_O)        0.124     3.849 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41/O
                         net (fo=1, routed)           0.000     3.849    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_41_n_3
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.382 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26/CO[3]
                         net (fo=1, routed)           0.000     4.382    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_26_n_3
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.499 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.499    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_16_n_3
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.616 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.616    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_7_n_3
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.733 f  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52_reg[30]_i_4/CO[3]
                         net (fo=3, routed)           1.293     6.026    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/icmp_ln537_fu_118_p2
    SLICE_X12Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.150 r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U/j_4_fu_52[30]_i_1/O
                         net (fo=31, routed)          0.866     7.016    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/flow_control_loop_pipe_sequential_init_U_n_8
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5147, unset)         0.924    10.924    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/ap_clk
    SLICE_X9Y98          FDRE                                         r  bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X9Y98          FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/grp_depolarize_hls_Pipeline_computeRow_fu_293/j_4_fu_52_reg[23]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  3.444    




