// Seed: 4016058318
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4
);
  supply0 id_6 = 1'b0 ? id_3 : id_1 == id_4;
  wire id_7;
  module_0(); specify
    (id_8 => id_9) = 0;
  endspecify
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    output tri1 id_9
    , id_20,
    input tri1 id_10,
    output tri1 id_11,
    input wor id_12,
    input wand id_13,
    input wand id_14,
    output uwire id_15,
    output tri0 id_16,
    input tri1 id_17,
    output wand id_18
);
  supply0 id_21;
  module_0(); id_22(
      .id_0(id_5),
      .id_1(id_8),
      .id_2(id_5),
      .id_3((id_6)),
      .sum(1),
      .id_4(id_3),
      .id_5(id_3),
      .id_6(0),
      .id_7(1),
      .id_8(),
      .id_9((1'b0)),
      .id_10(id_21 + ""),
      .id_11(1),
      .id_12(id_11),
      .id_13(1)
  );
endmodule
