
---------- Begin Simulation Statistics ----------
final_tick                                86839480500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 330242                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673068                       # Number of bytes of host memory used
host_op_rate                                   619199                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   119.72                       # Real time elapsed on the host
host_tick_rate                              725335193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    39537586                       # Number of instructions simulated
sim_ops                                      74132426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086839                       # Number of seconds simulated
sim_ticks                                 86839480500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           8239501                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    39537586                       # Number of instructions committed
system.cpu.committedOps                      74132426                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12139.115177                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 12139.115177                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  46048106782                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  46048106782                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      3793366                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      3793366                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8769734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8769734                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13626.994069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13626.994069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12626.414652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12626.414652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7523601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7523601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16981047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16981047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.142095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.142095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data      1246133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1246133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           67                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15733346000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15733346000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.142087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.142087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1246066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1246066                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      2722470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2722470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 15982.260621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15982.260621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14275.855733                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14275.855733                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2702909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2702909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    312629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    312629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        19561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          513                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    271926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    271926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006997                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19048                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     11492204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11492204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13663.394154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13663.394154                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12651.249215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12651.249215                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     10226510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10226510                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  17293676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17293676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.110135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.110135                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      1265694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1265694                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data          580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16005272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16005272500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.110085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.110085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1265114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1265114                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     11492204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11492204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13663.394154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13663.394154                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12651.249215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12139.115177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12267.198700                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     10226510                       # number of overall hits
system.cpu.dcache.overall_hits::total        10226510                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  17293676000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17293676000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.110135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.110135                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      1265694                       # number of overall misses
system.cpu.dcache.overall_misses::total       1265694                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data          580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16005272500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  46048106782                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  62053379282                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.110085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.440166                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1265114                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      3793366                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5058480                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     43433948                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      1440342                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     44878643                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull         1448                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       1090173                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                5057456                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              3.021657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         28042888                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   249.371721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   773.917961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.243527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.755779                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          900                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           5058480                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          28042888                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.289682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15284990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches           3127083                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      4092279                       # number of writebacks
system.cpu.dcache.writebacks::total           4092279                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8769734                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           236                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     2722470                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            98                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     59230587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59230587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88821.605550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88821.605550                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87821.605550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87821.605550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     59229578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59229578                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89621000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89621000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1009                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88612000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88612000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1009                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1009                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     59230587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59230587                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88821.605550                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88821.605550                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87821.605550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87821.605550                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     59229578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59229578                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     89621000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89621000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1009                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88612000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1009                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     59230587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59230587                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88821.605550                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88821.605550                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87821.605550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87821.605550                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     59229578                       # number of overall hits
system.cpu.icache.overall_hits::total        59229578                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     89621000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89621000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1009                       # number of overall misses
system.cpu.icache.overall_misses::total          1009                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88612000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88612000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1009                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1009                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    512                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          58702.266601                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        118462183                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.788603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         118462183                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           490.788603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59230587                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          512                       # number of writebacks
system.cpu.icache.writebacks::total               512                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    59230587                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            85                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        173678961                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               173678960.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             47473855                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26665422                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      7479516                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  56745                       # Number of float alu accesses
system.cpu.num_fp_insts                         56745                       # number of float instructions
system.cpu.num_fp_register_reads                38875                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               25858                       # number of times the floating registers were written
system.cpu.num_func_calls                      448726                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              74127040                       # Number of integer alu accesses
system.cpu.num_int_insts                     74127040                       # number of integer instructions
system.cpu.num_int_register_reads           140864614                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63148396                       # number of times the integer registers were written
system.cpu.num_load_insts                     8769727                       # Number of load instructions
system.cpu.num_mem_refs                      11492196                       # number of memory refs
system.cpu.num_store_insts                    2722469                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2134      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  62630537     84.48%     84.49% # Class of executed instruction
system.cpu.op_class::IntMult                     1641      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::IntDiv                      1555      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatAdd                     238      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                     400      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAdd                      552      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdAlu                      795      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.49% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1242      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                     813      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShift                    323      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.50% # Class of executed instruction
system.cpu.op_class::MemRead                  8747213     11.80%     96.30% # Class of executed instruction
system.cpu.op_class::MemWrite                 2692669      3.63%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               22514      0.03%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              29800      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   74132426                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     86839480500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90674.004193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90674.004193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80674.004193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80674.004193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.945491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.945491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76963000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76963000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.945491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          954                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         19048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 163820.197044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163820.197044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 153820.197044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 153820.197044                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             18845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18845                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data     33255500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      33255500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.010657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data             203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 203                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     31225500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     31225500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.010657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data          203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            203                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data      1246066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3793366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5039432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96453.225806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 151929.131624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 149379.460638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86453.225806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 141929.131624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 139379.460638                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1245756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      3786931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5032687                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     29900500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    977663962                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1007564462                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.001696                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         6435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     26800500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    913313962                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    940114462                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.001696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         6435                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6745                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              510                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      4092279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4092279                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      4092279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4092279                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1265114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      3793366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5059489                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90674.004193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123111.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 151929.131624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 142662.991901                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80674.004193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113111.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 141929.131624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 132662.991901                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1264601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      3786931                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5051587                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     86503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     63156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    977663962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1127322962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.945491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.001696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001562                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         6435                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7902                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst     76963000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     58026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    913313962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1048302962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.001696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         6435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7902                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1265114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      3793366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5059489                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 90674.004193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123111.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 151929.131624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 142662.991901                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80674.004193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113111.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 141929.131624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 132662.991901                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data             1264601                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      3786931                       # number of overall hits
system.l2.overall_hits::total                 5051587                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     86503000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     63156000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    977663962                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1127322962                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.945491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.001696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001562                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               954                       # number of overall misses
system.l2.overall_misses::.cpu.data               513                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         6435                       # number of overall misses
system.l2.overall_misses::total                  7902                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst     76963000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     58026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    913313962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1048302962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.001696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         6435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7902                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         6278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1389                       # Occupied blocks per task id
system.l2.tags.avg_refs                   1280.365097                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 80947462                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst       863.424646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       489.215903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  5831.656862                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.177968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.219247                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          6435                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1467                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.196381                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.044769                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      7902                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  80947462                       # Number of tag accesses
system.l2.tags.tagsinuse                  7184.297412                       # Cycle average of tags in use
system.l2.tags.total_refs                    10117445                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                   10989547.01                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                90884.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples       954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      6435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     72134.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         5.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       703090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           703090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            703090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            378077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      4742543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5823711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           703090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           378077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      4742543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5823711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         2706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.087214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.088646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.580424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1795     66.33%     66.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          343     12.68%     79.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          162      5.99%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           83      3.07%     88.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           94      3.47%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      2.25%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      0.78%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.63%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2706                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 505728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  505728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        61056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          61056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       411840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             505728                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         6435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39833.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     71607.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     99989.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        61056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        32832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       411840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 703090.341495076078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 378076.881747352250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 4742543.341216786765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     38001406                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36734705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    643435085                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               18468                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         6435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7902                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    65.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001102750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    6365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      7902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7902                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        7902                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 65.68                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     5190                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   39510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   86839400500                       # Total gap between requests
system.mem_ctrls.totMemAccLat               718171196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    570008696                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            107773890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  5504940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1198102380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            254.942884                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     35944500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     147420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  82388799750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1536816612                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     103115570                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2627384068                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             19215360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  2918355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       590124480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                27324780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         348500880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19839603600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            22139107575                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          86552765680                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            293448540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 13858740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3905040930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            295.526097                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    200489500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     553540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  70063348500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7318950587                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     139474607                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8563677306                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             95380800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  7350915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2810461440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                29095500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1308568560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17199399600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            25663332705                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          85945932643                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        15804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       505728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       505728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  505728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             9303535                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41744347                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7902                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7902                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               7699                       # Transaction distribution
system.membus.trans_dist::ReadExReq               203                       # Transaction distribution
system.membus.trans_dist::ReadExResp              203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7699                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15174416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15176946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    585648576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              585745920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86839480500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10305454273                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1514498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7587720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5059489                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001540                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5059477    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5059489                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5057968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10117457                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           5040441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4092279                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          512                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          965177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19048                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5039432                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
