<stg><name>main_Pipeline_VITIS_LOOP_44_2</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %results = alloca i32 1

]]></Node>
<StgValue><ssdm name="results"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %store_ln44 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln43 = store i10 0, i10 %results

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc30:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc30:1 %icmp_ln44 = icmp_eq  i10 %i_1, i10 1000

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc30:2 %add_ln44 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc30:3 %br_ln44 = br i1 %icmp_ln44, void %for.inc30.split, void %for.end32.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="10">
<![CDATA[
for.inc30.split:1 %zext_ln44 = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.split:5 %gold_addr = getelementptr i32 %gold, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="gold_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
for.inc30.split:6 %gold_load = load i10 %gold_addr

]]></Node>
<StgValue><ssdm name="gold_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc30.split:7 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
for.inc30.split:8 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30.split:12 %store_ln44 = store i10 %add_ln44, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
for.inc30.split:6 %gold_load = load i10 %gold_addr

]]></Node>
<StgValue><ssdm name="gold_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
for.inc30.split:8 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="24" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc30.split:9 %icmp_ln45 = icmp_eq  i32 %gold_load, i32 %A_load

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.end32.exitStub:0 %results_load_1 = load i10 %results

]]></Node>
<StgValue><ssdm name="results_load_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.end32.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %results_out, i10 %results_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.end32.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc30.split:0 %results_load = load i10 %results

]]></Node>
<StgValue><ssdm name="results_load"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc30.split:2 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc30.split:3 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30.split:4 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="1">
<![CDATA[
for.inc30.split:10 %zext_ln45 = zext i1 %icmp_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc30.split:11 %results_1 = add i10 %zext_ln45, i10 %results_load

]]></Node>
<StgValue><ssdm name="results_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc30.split:13 %store_ln43 = store i10 %results_1, i10 %results

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc30.split:14 %br_ln44 = br void %for.inc30

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="gold" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="gold"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="results_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="results_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="results" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_52" to="i" fromId="52" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_55" to="store_ln44" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="i" to="store_ln44" fromId="8" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_55" to="store_ln43" fromId="55" toId="10">
</dataflow>
<dataflow id="59" from="results" to="store_ln43" fromId="7" toId="10">
</dataflow>
<dataflow id="60" from="i" to="i_1" fromId="8" toId="12">
</dataflow>
<dataflow id="61" from="i_1" to="icmp_ln44" fromId="12" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln44" fromId="62" toId="13">
</dataflow>
<dataflow id="64" from="i_1" to="add_ln44" fromId="12" toId="14">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln44" fromId="65" toId="14">
</dataflow>
<dataflow id="67" from="icmp_ln44" to="br_ln44" fromId="13" toId="15">
</dataflow>
<dataflow id="68" from="i_1" to="zext_ln44" fromId="12" toId="16">
</dataflow>
<dataflow id="69" from="gold" to="gold_addr" fromId="49" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_70" to="gold_addr" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="zext_ln44" to="gold_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="73" from="gold_addr" to="gold_load" fromId="17" toId="18">
</dataflow>
<dataflow id="74" from="A" to="A_addr" fromId="50" toId="19">
</dataflow>
<dataflow id="75" from="StgValue_70" to="A_addr" fromId="70" toId="19">
</dataflow>
<dataflow id="76" from="zext_ln44" to="A_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="77" from="A_addr" to="A_load" fromId="19" toId="20">
</dataflow>
<dataflow id="78" from="add_ln44" to="store_ln44" fromId="14" toId="21">
</dataflow>
<dataflow id="79" from="i" to="store_ln44" fromId="8" toId="21">
</dataflow>
<dataflow id="80" from="gold_addr" to="gold_load" fromId="17" toId="22">
</dataflow>
<dataflow id="81" from="A_addr" to="A_load" fromId="19" toId="23">
</dataflow>
<dataflow id="82" from="gold_load" to="icmp_ln45" fromId="22" toId="24">
</dataflow>
<dataflow id="83" from="A_load" to="icmp_ln45" fromId="23" toId="24">
</dataflow>
<dataflow id="84" from="results" to="results_load" fromId="7" toId="25">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="85" toId="26">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specpipeline_ln44" fromId="87" toId="26">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specpipeline_ln44" fromId="89" toId="26">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specpipeline_ln44" fromId="89" toId="26">
</dataflow>
<dataflow id="92" from="StgValue_89" to="specpipeline_ln44" fromId="89" toId="26">
</dataflow>
<dataflow id="94" from="empty_0" to="specpipeline_ln44" fromId="93" toId="26">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="95" toId="27">
</dataflow>
<dataflow id="98" from="StgValue_97" to="speclooptripcount_ln44" fromId="97" toId="27">
</dataflow>
<dataflow id="99" from="StgValue_97" to="speclooptripcount_ln44" fromId="97" toId="27">
</dataflow>
<dataflow id="100" from="StgValue_97" to="speclooptripcount_ln44" fromId="97" toId="27">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="101" toId="28">
</dataflow>
<dataflow id="104" from="empty_1" to="specloopname_ln44" fromId="103" toId="28">
</dataflow>
<dataflow id="105" from="icmp_ln45" to="zext_ln45" fromId="24" toId="29">
</dataflow>
<dataflow id="106" from="zext_ln45" to="results_1" fromId="29" toId="30">
</dataflow>
<dataflow id="107" from="results_load" to="results_1" fromId="25" toId="30">
</dataflow>
<dataflow id="108" from="results_1" to="store_ln43" fromId="30" toId="31">
</dataflow>
<dataflow id="109" from="results" to="store_ln43" fromId="7" toId="31">
</dataflow>
<dataflow id="110" from="results" to="results_load_1" fromId="7" toId="33">
</dataflow>
<dataflow id="112" from="_ssdm_op_Write.ap_auto.i10P0A" to="write_ln0" fromId="111" toId="34">
</dataflow>
<dataflow id="113" from="results_out" to="write_ln0" fromId="51" toId="34">
</dataflow>
<dataflow id="114" from="results_load_1" to="write_ln0" fromId="33" toId="34">
</dataflow>
<dataflow id="115" from="icmp_ln44" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="116" from="icmp_ln44" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
