@W: MT529 :"d:\semestre 2-2020\dsd\practicas\proyecto final aldair jrene\clk_div_lcd.vhd":17:3:17:4|Found inferred clock osc00|osc_int0_inferred_clock which controls 46 sequential elements including cto2.Qaux[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
