ibrary IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity full_add1bit_lib is
port(
a, b, cin: in std_logic;
s, cout: out std_logic
);
end entity;
architecture arch of full_add1bit_lib is
signal resultat: std_logic_vector(1 downto 0);
begin
resultat <= (‘0’ & a) + (‘0’ & b) + (‘0’ & cin);
s <= resultat(0);
cout <= resultat(1); 
end arch;