<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='398' type='void llvm::CodeGenRegisterClass::getSuperRegClasses(const llvm::CodeGenSubRegIndex * SubIdx, llvm::BitVector &amp; Out) const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='396'>// getSuperRegClasses - Returns a bit vector of all register classes
    // containing only SubIdx super-registers of this class.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1008' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1059' ll='1066' type='void llvm::CodeGenRegisterClass::getSuperRegClasses(const llvm::CodeGenSubRegIndex * SubIdx, llvm::BitVector &amp; Out) const'/>
<use f='llvm/llvm/utils/TableGen/RegisterBankEmitter.cpp' l='201' u='c' c='_ZL24visitRegisterBankClassesRN4llvm14CodeGenRegBankEPKNS_20CodeGenRegisterClassENS_5TwineESt8functionIFvS4_NS_9StringRefEEERNS_15SmallPtrSetImplIS4_EE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1331' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
