\section{Design Unit List}
Here is a list of all design unit members with links to the Entities they belong to\+:\begin{DoxyCompactList}
\item\contentsline{section}{architecture \hyperlink{classGPIO__v1__0_1_1arch__imp}{arch\+\_\+imp} }{\pageref{classGPIO__v1__0_1_1arch__imp}}{}
\item\contentsline{section}{architecture \hyperlink{classGPIO__v1__0__S00__AXI_1_1arch__imp}{arch\+\_\+imp} }{\pageref{classGPIO__v1__0__S00__AXI_1_1arch__imp}}{}
\item\contentsline{section}{architecture \hyperlink{classUART__v1__0__S00__AXI_1_1arch__imp}{arch\+\_\+imp} }{\pageref{classUART__v1__0__S00__AXI_1_1arch__imp}}{}
\item\contentsline{section}{architecture \hyperlink{classUART__v1__0_1_1arch__imp}{arch\+\_\+imp} \\*Componente U\+A\+R\+T\+\_\+\+A\+X\+I\+\_\+\+S00  componente nel quale Ã¨ incapsulato il componente U\+A\+RT e la logica di gestione delle interruzioni }{\pageref{classUART__v1__0_1_1arch__imp}}{}
\item\contentsline{section}{entity \hyperlink{classGPIO__v1__0}{G\+P\+I\+O\+\_\+v1\+\_\+0} }{\pageref{classGPIO__v1__0}}{}
\item\contentsline{section}{entity \hyperlink{classGPIO__v1__0__S00__AXI}{G\+P\+I\+O\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI} }{\pageref{classGPIO__v1__0__S00__AXI}}{}
\item\contentsline{section}{\hyperlink{structmydriver__dm}{mydriver\+\_\+dm} }{\pageref{structmydriver__dm}}{}
\item\contentsline{section}{\hyperlink{structmyIntGPIO}{my\+Int\+G\+P\+IO} }{\pageref{structmyIntGPIO}}{}
\item\contentsline{section}{entity \hyperlink{classUART__v1__0}{U\+A\+R\+T\+\_\+v1\+\_\+0} }{\pageref{classUART__v1__0}}{}
\item\contentsline{section}{entity \hyperlink{classUART__v1__0__S00__AXI}{U\+A\+R\+T\+\_\+v1\+\_\+0\+\_\+\+S00\+\_\+\+A\+XI} }{\pageref{classUART__v1__0__S00__AXI}}{}
\end{DoxyCompactList}
