

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_spi.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a8e275a46a44f13ece64e0efd15f7587c">SPI_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register.  <a href="#a8e275a46a44f13ece64e0efd15f7587c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a871bf672ae2d310ce3376b87dc73f341"></a><!-- doxytag: member="at91_spi.h::SPI_SPIEN" ref="a871bf672ae2d310ce3376b87dc73f341" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a871bf672ae2d310ce3376b87dc73f341">SPI_SPIEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea567aa161cd996db0caa4579d16dd1a"></a><!-- doxytag: member="at91_spi.h::SPI_SPIDIS" ref="aea567aa161cd996db0caa4579d16dd1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#aea567aa161cd996db0caa4579d16dd1a">SPI_SPIDIS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab67d8fc9dba20b5f7c43feb5df7e658d"></a><!-- doxytag: member="at91_spi.h::SPI_SWRST" ref="ab67d8fc9dba20b5f7c43feb5df7e658d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ab67d8fc9dba20b5f7c43feb5df7e658d">SPI_SWRST</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b5584c127911cf3ce702d4476d498b4"></a><!-- doxytag: member="at91_spi.h::SPI_LASTXFER" ref="a9b5584c127911cf3ce702d4476d498b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a9b5584c127911cf3ce702d4476d498b4">SPI_LASTXFER</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last transfer. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a667b39890bb5d185060da8604cb95048">SPI_MR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode Register.  <a href="#a667b39890bb5d185060da8604cb95048"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1039e667b18eb11df8ab4e168546200b"></a><!-- doxytag: member="at91_spi.h::SPI_MSTR" ref="a1039e667b18eb11df8ab4e168546200b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a1039e667b18eb11df8ab4e168546200b">SPI_MSTR</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20d08039426809232c9f319198dd8a9d"></a><!-- doxytag: member="at91_spi.h::SPI_PS" ref="a20d08039426809232c9f319198dd8a9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a20d08039426809232c9f319198dd8a9d">SPI_PS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75853bf4d9ff27cb8c01ca3f9f16bf17"></a><!-- doxytag: member="at91_spi.h::SPI_PCSDEC" ref="a75853bf4d9ff27cb8c01ca3f9f16bf17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a75853bf4d9ff27cb8c01ca3f9f16bf17">SPI_PCSDEC</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select decode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ff1b26d2b19679b192322e37ed4b3b"></a><!-- doxytag: member="at91_spi.h::SPI_FDIV" ref="ac2ff1b26d2b19679b192322e37ed4b3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ac2ff1b26d2b19679b192322e37ed4b3b">SPI_FDIV</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35767f5bfa3d7dc1965df71ea657fe23"></a><!-- doxytag: member="at91_spi.h::SPI_MODFDIS" ref="a35767f5bfa3d7dc1965df71ea657fe23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a35767f5bfa3d7dc1965df71ea657fe23">SPI_MODFDIS</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault detection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46402bb34b70efa1ab4010d6da3e0187"></a><!-- doxytag: member="at91_spi.h::SPI_LLB" ref="a46402bb34b70efa1ab4010d6da3e0187" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a46402bb34b70efa1ab4010d6da3e0187">SPI_LLB</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Local loopback enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d67221fb35e3c26beee74edca53d8eb"></a><!-- doxytag: member="at91_spi.h::SPI_PCS" ref="a0d67221fb35e3c26beee74edca53d8eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a0d67221fb35e3c26beee74edca53d8eb">SPI_PCS</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ca24fe6b638ea1302ab6e3f6d3b3b14"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_0" ref="a8ca24fe6b638ea1302ab6e3f6d3b3b14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a8ca24fe6b638ea1302ab6e3f6d3b3b14">SPI_PCS_0</a>&#160;&#160;&#160;0x000E0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa44582de9b940b83f6981e4c69dd1c76"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_1" ref="aa44582de9b940b83f6981e4c69dd1c76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#aa44582de9b940b83f6981e4c69dd1c76">SPI_PCS_1</a>&#160;&#160;&#160;0x000D0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a192ff06469ad7ae6c72c3d8a9117c357"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_2" ref="a192ff06469ad7ae6c72c3d8a9117c357" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a192ff06469ad7ae6c72c3d8a9117c357">SPI_PCS_2</a>&#160;&#160;&#160;0x000B0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4db907ee87d4a328c84185728f59e3a1"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_3" ref="a4db907ee87d4a328c84185728f59e3a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a4db907ee87d4a328c84185728f59e3a1">SPI_PCS_3</a>&#160;&#160;&#160;0x00070000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral chip select 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7f0d2490e3f5f1e456c1eea2f60cb14"></a><!-- doxytag: member="at91_spi.h::SPI_PCS_SHIFT" ref="af7f0d2490e3f5f1e456c1eea2f60cb14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#af7f0d2490e3f5f1e456c1eea2f60cb14">SPI_PCS_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of peripheral chip select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16181ca614d283b6ae6272d7ed5056b8"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCS" ref="a16181ca614d283b6ae6272d7ed5056b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a16181ca614d283b6ae6272d7ed5056b8">SPI_DLYBCS</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for delay between chip selects. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b086109cd78b5d0ddae5fe398c052b4"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCS_SHIFT" ref="a1b086109cd78b5d0ddae5fe398c052b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a1b086109cd78b5d0ddae5fe398c052b4">SPI_DLYBCS_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of delay between chip selects. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ae9ef5d1a15263866020b69fc90432c40">SPI_RDR_OFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive Data Register.  <a href="#ae9ef5d1a15263866020b69fc90432c40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cb38f8f2562ba378dca7984d788041a"></a><!-- doxytag: member="at91_spi.h::SPI_RD" ref="a5cb38f8f2562ba378dca7984d788041a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a5cb38f8f2562ba378dca7984d788041a">SPI_RD</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4355d276a851e9821b587f28b92d9a25"></a><!-- doxytag: member="at91_spi.h::SPI_RD_SHIFT" ref="a4355d276a851e9821b587f28b92d9a25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a4355d276a851e9821b587f28b92d9a25">SPI_RD_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive data. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ad2da1872736ca9a77a62a740a59ab597">SPI_TDR_OFF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit Data Register.  <a href="#ad2da1872736ca9a77a62a740a59ab597"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9126458deb8a1ae05a1b22388f200ea3"></a><!-- doxytag: member="at91_spi.h::SPI_TD" ref="a9126458deb8a1ae05a1b22388f200ea3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a9126458deb8a1ae05a1b22388f200ea3">SPI_TD</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f97dc4d17bd70197b7eb264d685525c"></a><!-- doxytag: member="at91_spi.h::SPI_TD_SHIFT" ref="a1f97dc4d17bd70197b7eb264d685525c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a1f97dc4d17bd70197b7eb264d685525c">SPI_TD_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of transmit data. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a3ffb187244e364d1b466b76406b0203f">SPI_SR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status and Interrupt Register.  <a href="#a3ffb187244e364d1b466b76406b0203f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63536d3845e1e0d63e502751009f66dd"></a><!-- doxytag: member="at91_spi.h::SPI_IER_OFF" ref="a63536d3845e1e0d63e502751009f66dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a63536d3845e1e0d63e502751009f66dd">SPI_IER_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25f7af3fca93bafc93bf0eb2890f9ce6"></a><!-- doxytag: member="at91_spi.h::SPI_IDR_OFF" ref="a25f7af3fca93bafc93bf0eb2890f9ce6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a25f7af3fca93bafc93bf0eb2890f9ce6">SPI_IDR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad347308043df64a6879d66637c0fb81a"></a><!-- doxytag: member="at91_spi.h::SPI_IMR_OFF" ref="ad347308043df64a6879d66637c0fb81a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ad347308043df64a6879d66637c0fb81a">SPI_IMR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa91538b9ec551ad89a26d8f42bc968f5"></a><!-- doxytag: member="at91_spi.h::SPI_RDRF" ref="aa91538b9ec551ad89a26d8f42bc968f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#aa91538b9ec551ad89a26d8f42bc968f5">SPI_RDRF</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data register full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86bd92fa20f00109aac99ec9bf8a4e6c"></a><!-- doxytag: member="at91_spi.h::SPI_TDRE" ref="a86bd92fa20f00109aac99ec9bf8a4e6c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a86bd92fa20f00109aac99ec9bf8a4e6c">SPI_TDRE</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit data register empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b216e06a94c77056d10d2c419786c75"></a><!-- doxytag: member="at91_spi.h::SPI_MODF" ref="a2b216e06a94c77056d10d2c419786c75" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a2b216e06a94c77056d10d2c419786c75">SPI_MODF</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a001b753400060af2268a0f0b32bbb0d0"></a><!-- doxytag: member="at91_spi.h::SPI_OVRES" ref="a001b753400060af2268a0f0b32bbb0d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a001b753400060af2268a0f0b32bbb0d0">SPI_OVRES</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abde28d7b97a355ea7f1e72a273f1b19f"></a><!-- doxytag: member="at91_spi.h::SPI_ENDRX" ref="abde28d7b97a355ea7f1e72a273f1b19f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#abde28d7b97a355ea7f1e72a273f1b19f">SPI_ENDRX</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of RX buffer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35eb31041ab7f44108e8cc29f71aa840"></a><!-- doxytag: member="at91_spi.h::SPI_ENDTX" ref="a35eb31041ab7f44108e8cc29f71aa840" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a35eb31041ab7f44108e8cc29f71aa840">SPI_ENDTX</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of TX buffer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2af3ecadd677c8d5bcfec00c1c41cabf"></a><!-- doxytag: member="at91_spi.h::SPI_RXBUFF" ref="a2af3ecadd677c8d5bcfec00c1c41cabf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a2af3ecadd677c8d5bcfec00c1c41cabf">SPI_RXBUFF</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd8fc892c61ebf85184a5c94b6019c5c"></a><!-- doxytag: member="at91_spi.h::SPI_TXBUFE" ref="acd8fc892c61ebf85184a5c94b6019c5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#acd8fc892c61ebf85184a5c94b6019c5c">SPI_TXBUFE</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1857754ffc22b109a1ad82dffc0690e1"></a><!-- doxytag: member="at91_spi.h::SPI_NSSR" ref="a1857754ffc22b109a1ad82dffc0690e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a1857754ffc22b109a1ad82dffc0690e1">SPI_NSSR</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NSS rising. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a206133d7215eeb186be703c5890ac84a"></a><!-- doxytag: member="at91_spi.h::SPI_TXEMPTY" ref="a206133d7215eeb186be703c5890ac84a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a206133d7215eeb186be703c5890ac84a">SPI_TXEMPTY</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission register empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f278741b5f23eb1dd9954cd6b0ea192"></a><!-- doxytag: member="at91_spi.h::SPI_SPIENS" ref="a1f278741b5f23eb1dd9954cd6b0ea192" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a1f278741b5f23eb1dd9954cd6b0ea192">SPI_SPIENS</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a3939589eccfd1fba44d3869076d7bf34">SPI_CSR0_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Chip Select Registers.  <a href="#a3939589eccfd1fba44d3869076d7bf34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51f931d4e56d8770c6919f9856f0652c"></a><!-- doxytag: member="at91_spi.h::SPI_CSR1_OFF" ref="a51f931d4e56d8770c6919f9856f0652c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a51f931d4e56d8770c6919f9856f0652c">SPI_CSR1_OFF</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select register 1 offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00b9b79aa71c566f6be303caadb9131a"></a><!-- doxytag: member="at91_spi.h::SPI_CSR2_OFF" ref="a00b9b79aa71c566f6be303caadb9131a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a00b9b79aa71c566f6be303caadb9131a">SPI_CSR2_OFF</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select register 2 offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acca57844dd70dce2469000f21e42f40e"></a><!-- doxytag: member="at91_spi.h::SPI_CSR3_OFF" ref="acca57844dd70dce2469000f21e42f40e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#acca57844dd70dce2469000f21e42f40e">SPI_CSR3_OFF</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select register 3 offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8e335b1f808bd7408d2aef2377adcb1"></a><!-- doxytag: member="at91_spi.h::SPI_CPOL" ref="ad8e335b1f808bd7408d2aef2377adcb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ad8e335b1f808bd7408d2aef2377adcb1">SPI_CPOL</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50366ed780ac3d87102f76e6cf00e1c9"></a><!-- doxytag: member="at91_spi.h::SPI_NCPHA" ref="a50366ed780ac3d87102f76e6cf00e1c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9">SPI_NCPHA</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc9068ac64ffdd59b8af37472e387709"></a><!-- doxytag: member="at91_spi.h::SPI_CSAAT" ref="adc9068ac64ffdd59b8af37472e387709" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#adc9068ac64ffdd59b8af37472e387709">SPI_CSAAT</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select active after transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9177b1588e7d55b8831690096aba5644"></a><!-- doxytag: member="at91_spi.h::SPI_BITS" ref="a9177b1588e7d55b8831690096aba5644" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a9177b1588e7d55b8831690096aba5644">SPI_BITS</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits per transfer mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39e773184c3563e6c3d739129766c1f8"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_8" ref="a39e773184c3563e6c3d739129766c1f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a39e773184c3563e6c3d739129766c1f8">SPI_BITS_8</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02fa36f378be4cb9b6a3f1b776ab34b6"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_9" ref="a02fa36f378be4cb9b6a3f1b776ab34b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a02fa36f378be4cb9b6a3f1b776ab34b6">SPI_BITS_9</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">9 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21c324ffdb1787455527a53776b9e513"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_10" ref="a21c324ffdb1787455527a53776b9e513" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a21c324ffdb1787455527a53776b9e513">SPI_BITS_10</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">10 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a8f114a450f53d5cc8e29a199c6d3cc"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_11" ref="a3a8f114a450f53d5cc8e29a199c6d3cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a3a8f114a450f53d5cc8e29a199c6d3cc">SPI_BITS_11</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">11 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0166386a770171ae5c9fd3eb1cc1b817"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_12" ref="a0166386a770171ae5c9fd3eb1cc1b817" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a0166386a770171ae5c9fd3eb1cc1b817">SPI_BITS_12</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">12 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed3cbe853bbaf0a8293e79f036da2ecc"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_13" ref="aed3cbe853bbaf0a8293e79f036da2ecc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#aed3cbe853bbaf0a8293e79f036da2ecc">SPI_BITS_13</a>&#160;&#160;&#160;0x00000050</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">13 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a393e89b3ea398be5afd440a23affae0f"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_14" ref="a393e89b3ea398be5afd440a23affae0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a393e89b3ea398be5afd440a23affae0f">SPI_BITS_14</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">14 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afea545866c7be45da9951b532143474b"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_15" ref="afea545866c7be45da9951b532143474b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#afea545866c7be45da9951b532143474b">SPI_BITS_15</a>&#160;&#160;&#160;0x00000070</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">15 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4613682b4adc697ed9b5cdce299674b"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_16" ref="ae4613682b4adc697ed9b5cdce299674b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ae4613682b4adc697ed9b5cdce299674b">SPI_BITS_16</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16 bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e0fd6cc7321635c3cb802996a9861fe"></a><!-- doxytag: member="at91_spi.h::SPI_BITS_SHIFT" ref="a2e0fd6cc7321635c3cb802996a9861fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a2e0fd6cc7321635c3cb802996a9861fe">SPI_BITS_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of bits per transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e7060fc31c70cf78a2869fbebd08023"></a><!-- doxytag: member="at91_spi.h::SPI_SCBR" ref="a5e7060fc31c70cf78a2869fbebd08023" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a5e7060fc31c70cf78a2869fbebd08023">SPI_SCBR</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> clock baud rate mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae158fe98e9ddfc62896b2d3a3c5c7ee5"></a><!-- doxytag: member="at91_spi.h::SPI_SCBR_SHIFT" ref="ae158fe98e9ddfc62896b2d3a3c5c7ee5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5">SPI_SCBR_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of serial clock baud rate. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30e93a3290cf04fae37d2539d2fb119a"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBS" ref="a30e93a3290cf04fae37d2539d2fb119a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a30e93a3290cf04fae37d2539d2fb119a">SPI_DLYBS</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay before SPCK mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b2922bd12b1bed298f78986c0c5b878"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBS_SHIFT" ref="a0b2922bd12b1bed298f78986c0c5b878" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a0b2922bd12b1bed298f78986c0c5b878">SPI_DLYBS_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of delay before SPCK. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6072cb9d3ae9bb3f024e257532ae6ec0"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCT" ref="a6072cb9d3ae9bb3f024e257532ae6ec0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#a6072cb9d3ae9bb3f024e257532ae6ec0">SPI_DLYBCT</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay between consecutive transfers mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9710aa8701a325c19be9f9836104826"></a><!-- doxytag: member="at91_spi.h::SPI_DLYBCT_SHIFT" ref="ac9710aa8701a325c19be9f9836104826" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__spi_8h.html#ac9710aa8701a325c19be9f9836104826">SPI_DLYBCT_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of delay between consecutive transfers. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Francesco Sacchi &lt;<a href="mailto:batt@develer.com">batt@develer.com</a>&gt;</dd></dl>
<p>AT91SAM7 SPI register definitions. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__spi_8h_source.html">at91_spi.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a8e275a46a44f13ece64e0efd15f7587c"></a><!-- doxytag: member="at91_spi.h::SPI_CR_OFF" ref="a8e275a46a44f13ece64e0efd15f7587c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Control Register. </p>
<p>Control register offset. </p>

<p>Definition at line <a class="el" href="at91__spi_8h_source.html#l00081">81</a> of file <a class="el" href="at91__spi_8h_source.html">at91_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3939589eccfd1fba44d3869076d7bf34"></a><!-- doxytag: member="at91_spi.h::SPI_CSR0_OFF" ref="a3939589eccfd1fba44d3869076d7bf34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR0_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Chip Select Registers. </p>
<p>Chip select register 0 offset. </p>

<p>Definition at line <a class="el" href="at91__spi_8h_source.html#l00157">157</a> of file <a class="el" href="at91__spi_8h_source.html">at91_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a667b39890bb5d185060da8604cb95048"></a><!-- doxytag: member="at91_spi.h::SPI_MR_OFF" ref="a667b39890bb5d185060da8604cb95048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Mode Register. </p>
<p>Mode register offset. </p>

<p>Definition at line <a class="el" href="at91__spi_8h_source.html#l00093">93</a> of file <a class="el" href="at91__spi_8h_source.html">at91_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9ef5d1a15263866020b69fc90432c40"></a><!-- doxytag: member="at91_spi.h::SPI_RDR_OFF" ref="ae9ef5d1a15263866020b69fc90432c40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_OFF&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Receive Data Register. </p>
<p>Receive data register offset. </p>

<p>Definition at line <a class="el" href="at91__spi_8h_source.html#l00115">115</a> of file <a class="el" href="at91__spi_8h_source.html">at91_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ffb187244e364d1b466b76406b0203f"></a><!-- doxytag: member="at91_spi.h::SPI_SR_OFF" ref="a3ffb187244e364d1b466b76406b0203f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Status and Interrupt Register. </p>
<p>Status register offset. </p>

<p>Definition at line <a class="el" href="at91__spi_8h_source.html#l00135">135</a> of file <a class="el" href="at91__spi_8h_source.html">at91_spi.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2da1872736ca9a77a62a740a59ab597"></a><!-- doxytag: member="at91_spi.h::SPI_TDR_OFF" ref="ad2da1872736ca9a77a62a740a59ab597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_OFF&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SPI Transmit Data Register. </p>
<p>Transmit data register offset. </p>

<p>Definition at line <a class="el" href="at91__spi_8h_source.html#l00125">125</a> of file <a class="el" href="at91__spi_8h_source.html">at91_spi.h</a>.</p>

</div>
</div>
</div>


