ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_mat_mult_fast_q15.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c"
  20              		.section	.text.arm_mat_mult_fast_q15,"ax",%progbits
  21              		.align	1
  22              		.global	arm_mat_mult_fast_q15
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_mat_mult_fast_q15:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Title:        arm_mat_mult_fast_q15.c
   4:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Description:  Q15 matrix multiplication (fast variant)
   5:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
   6:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * $Date:        27. January 2017
   7:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
   9:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /*
  12:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  14:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  16:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * You may obtain a copy of the License at
  19:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  20:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  22:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * limitations under the License.
  27:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  28:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  29:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 2


  30:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  31:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /**
  32:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @ingroup groupMatrix
  33:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  34:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  35:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /**
  36:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @addtogroup MatrixMult
  37:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @{
  38:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  39:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  40:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  41:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /**
  42:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4
  43:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @param[in]       *pSrcA points to the first input matrix structure
  44:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @param[in]       *pSrcB points to the second input matrix structure
  45:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @param[out]      *pDst points to output matrix structure
  46:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @param[in]       *pState points to the array for storing intermediate results
  47:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @return          The function returns either
  48:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of siz
  49:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  50:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * @details
  51:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * <b>Scaling and Overflow Behavior:</b>
  52:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  53:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * \par
  54:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * The difference between the function arm_mat_mult_q15() and this fast variant is that
  55:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * the fast variant use a 32-bit rather than a 64-bit accumulator.
  56:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * The result of each 1.15 x 1.15 multiplication is truncated to
  57:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * 2.30 format. These intermediate results are accumulated in a 32-bit register in 2.30
  58:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * format. Finally, the accumulator is saturated and converted to a 1.15 result.
  59:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  60:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * \par
  61:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * The fast version has the same overflow behavior as the standard version but provides
  62:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * less precision since it discards the low 16 bits of each multiplication result.
  63:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * In order to avoid overflows completely the input signals must be scaled down.
  64:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Scale down one of the input matrices by log2(numColsA) bits to
  65:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * avoid overflows, as a total of numColsA additions are computed internally for each
  66:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * output element.
  67:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  68:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * \par
  69:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * See <code>arm_mat_mult_q15()</code> for a slower implementation of this function
  70:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * which uses 64-bit accumulation to provide higher precision.
  71:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  72:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  73:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** arm_status arm_mat_mult_fast_q15(
  74:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
  75:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
  76:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   arm_matrix_instance_q15 * pDst,
  77:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t * pState)
  78:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** {
  30              		.loc 1 78 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 64
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 78 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 3


  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 91B0     		sub	sp, sp, #68
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 104
  50 0006 0446     		mov	r4, r0
  51 0008 0D90     		str	r0, [sp, #52]
  52 000a 0846     		mov	r0, r1
  53              	.LVL1:
  54              		.loc 1 78 1 view .LVU2
  55 000c 9146     		mov	r9, r2
  56 000e 9846     		mov	r8, r3
  57 0010 0793     		str	r3, [sp, #28]
  79:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q31_t sum;                                     /* accumulator */
  58              		.loc 1 79 3 is_stmt 1 view .LVU3
  80:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t *pSrcBT = pState;                        /* input data matrix pointer for transpose */
  59              		.loc 1 80 3 view .LVU4
  60              	.LVL2:
  81:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t *pInA = pSrcA->pData;                    /* input data matrix pointer A of Q15 type */
  61              		.loc 1 81 3 view .LVU5
  82:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t *pInB = pSrcB->pData;                    /* input data matrix pointer B of Q15 type */
  62              		.loc 1 82 3 view .LVU6
  63              		.loc 1 82 22 is_stmt 0 view .LVU7
  64 0012 4B68     		ldr	r3, [r1, #4]
  65              	.LVL3:
  83:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t *px;                                     /* Temporary output data matrix pointer */
  66              		.loc 1 83 3 is_stmt 1 view .LVU8
  84:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A    */
  67              		.loc 1 84 3 view .LVU9
  68              		.loc 1 84 12 is_stmt 0 view .LVU10
  69 0014 B4F800A0 		ldrh	r10, [r4]
  70              	.LVL4:
  85:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
  71              		.loc 1 85 3 is_stmt 1 view .LVU11
  72              		.loc 1 85 12 is_stmt 0 view .LVU12
  73 0018 4D88     		ldrh	r5, [r1, #2]
  74              	.LVL5:
  86:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
  75              		.loc 1 86 3 is_stmt 1 view .LVU13
  76              		.loc 1 86 12 is_stmt 0 view .LVU14
  77 001a 6188     		ldrh	r1, [r4, #2]
  78              	.LVL6:
  87:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   uint16_t numRowsB = pSrcB->numRows;            /* number of rows of input matrix A    */
  79              		.loc 1 87 3 is_stmt 1 view .LVU15
  80              		.loc 1 87 12 is_stmt 0 view .LVU16
  81 001c 0488     		ldrh	r4, [r0]
  82              	.LVL7:
  88:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   uint32_t col, i = 0U, row = numRowsB, colCnt;  /* loop counters */
  83              		.loc 1 88 3 is_stmt 1 view .LVU17
  89:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   arm_status status;                             /* status of matrix multiplication */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 4


  84              		.loc 1 89 3 view .LVU18
  90:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  91:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
  92:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  93:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q31_t in;                                      /* Temporary variable to hold the input value */
  85              		.loc 1 93 3 view .LVU19
  94:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q31_t inA1, inA2, inB1, inB2;
  86              		.loc 1 94 3 view .LVU20
  95:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q31_t sum2, sum3, sum4;
  87              		.loc 1 95 3 view .LVU21
  96:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t *pInA2, *pInB2, *px2;
  88              		.loc 1 96 3 view .LVU22
  97:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   uint32_t j = 0;
  89              		.loc 1 97 3 view .LVU23
  98:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  99:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 100:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 101:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t in;                                      /* Temporary variable to hold the input value */
 102:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   q15_t inA1, inA2, inB1, inB2;
 103:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 104:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */
 105:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 106:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 107:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   /* Check for matrix mismatch condition */
 108:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
  90              		.loc 1 108 3 view .LVU24
  91              		.loc 1 108 6 is_stmt 0 view .LVU25
  92 001e A142     		cmp	r1, r4
  93 0020 40F07781 		bne	.L28
 109:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
  94              		.loc 1 109 29 view .LVU26
  95 0024 1288     		ldrh	r2, [r2]
  96              	.LVL8:
 108:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
  97              		.loc 1 108 42 discriminator 1 view .LVU27
  98 0026 5245     		cmp	r2, r10
  99 0028 40F07681 		bne	.L29
 100              		.loc 1 109 66 view .LVU28
 101 002c B9F80220 		ldrh	r2, [r9, #2]
 102              		.loc 1 109 40 view .LVU29
 103 0030 AA42     		cmp	r2, r5
 104 0032 40F07481 		bne	.L30
  88:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   arm_status status;                             /* status of matrix multiplication */
 105              		.loc 1 88 25 view .LVU30
 106 0036 2046     		mov	r0, r4
 107              	.LVL9:
  88:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   arm_status status;                             /* status of matrix multiplication */
 108              		.loc 1 88 17 view .LVU31
 109 0038 4FF0000E 		mov	lr, #0
 110 003c 8B46     		mov	fp, r1
 111 003e 24E0     		b	.L7
 112              	.LVL10:
 113              	.L4:
 110:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   {
 111:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 112:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 113:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 5


 114:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   else
 115:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 116:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   {
 117:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Matrix transpose */
 118:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     do
 119:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 120:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Apply loop unrolling and exchange the columns with row elements */
 121:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB >> 2;
 122:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 123:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* The pointer px is set to starting address of the column being processed */
 124:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = pSrcBT + i;
 125:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 126:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 127:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****        ** a second loop below computes the remaining 1 to 3 samples. */
 128:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0U)
 129:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 130:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 131:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read two elements from the row */
 132:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *__SIMD32(pInB)++;
 114              		.loc 1 132 9 is_stmt 1 view .LVU32
 115              		.loc 1 132 12 is_stmt 0 view .LVU33
 116 0040 1E46     		mov	r6, r3
 117 0042 56F8081B 		ldr	r1, [r6], #8
 118              	.LVL11:
 133:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 134:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Unpack and store one element in the destination */
 135:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 136:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 137:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
 119              		.loc 1 137 9 is_stmt 1 view .LVU34
 120              		.loc 1 137 13 is_stmt 0 view .LVU35
 121 0046 1180     		strh	r1, [r2]	@ movhi
 138:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 139:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 140:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 141:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 142:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 143:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /*    #ifndef ARM_MATH_BIG_ENDIAN    */
 144:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 145:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 146:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 122              		.loc 1 146 9 is_stmt 1 view .LVU36
 123              	.LVL12:
 147:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 148:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Unpack and store the second element in the destination */
 149:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 150:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 151:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 124              		.loc 1 151 9 view .LVU37
 125              		.loc 1 151 15 is_stmt 0 view .LVU38
 126 0048 4FEA214C 		asr	ip, r1, #16
 127              		.loc 1 151 13 view .LVU39
 128 004c 22F814C0 		strh	ip, [r2, r4, lsl #1]	@ movhi
 152:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 153:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 154:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 155:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 6


 156:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 157:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /*    #ifndef ARM_MATH_BIG_ENDIAN    */
 158:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 159:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 160:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 129              		.loc 1 160 9 is_stmt 1 view .LVU40
 130              		.loc 1 160 12 is_stmt 0 view .LVU41
 131 0050 02EB840C 		add	ip, r2, r4, lsl #2
 132              	.LVL13:
 161:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 162:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read two elements from the row */
 163:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *__SIMD32(pInB)++;
 133              		.loc 1 163 9 is_stmt 1 view .LVU42
 134              		.loc 1 163 12 is_stmt 0 view .LVU43
 135 0054 5B68     		ldr	r3, [r3, #4]
 136              	.LVL14:
 164:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 165:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Unpack and store one element in the destination */
 166:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 167:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 168:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
 137              		.loc 1 168 9 is_stmt 1 view .LVU44
 138              		.loc 1 168 13 is_stmt 0 view .LVU45
 139 0056 22F82430 		strh	r3, [r2, r4, lsl #2]	@ movhi
 169:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 170:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 171:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 172:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 173:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 174:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /*    #ifndef ARM_MATH_BIG_ENDIAN    */
 175:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 176:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 177:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 140              		.loc 1 177 9 is_stmt 1 view .LVU46
 141              	.LVL15:
 178:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 179:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Unpack and store the second element in the destination */
 180:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 181:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 182:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 183:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 142              		.loc 1 183 9 view .LVU47
 143              		.loc 1 183 15 is_stmt 0 view .LVU48
 144 005a 1B14     		asrs	r3, r3, #16
 145              	.LVL16:
 146              		.loc 1 183 13 view .LVU49
 147 005c 2CF81430 		strh	r3, [ip, r4, lsl #1]	@ movhi
 184:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 185:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 186:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 187:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
 188:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 189:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /*    #ifndef ARM_MATH_BIG_ENDIAN    */
 190:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 191:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 192:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 193:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read one element from the row */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 7


 194:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
 195:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 196:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store one element in the destination */
 197:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 198:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 199:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 200:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 201:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 202:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read one element from the row */
 203:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
 204:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 205:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store one element in the destination */
 206:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 207:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 208:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 209:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 210:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 211:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read one element from the row */
 212:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
 213:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 214:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store one element in the destination */
 215:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 216:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 217:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 218:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 219:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 220:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read one element from the row */
 221:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
 222:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 223:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store one element in the destination */
 224:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 225:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 226:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */
 227:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 228:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 229:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 148              		.loc 1 229 9 is_stmt 1 view .LVU50
 149              		.loc 1 229 12 is_stmt 0 view .LVU51
 150 0060 0CEB8402 		add	r2, ip, r4, lsl #2
 151              	.LVL17:
 230:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 231:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement the column loop counter */
 232:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 152              		.loc 1 232 9 is_stmt 1 view .LVU52
 153              		.loc 1 232 12 is_stmt 0 view .LVU53
 154 0064 013F     		subs	r7, r7, #1
 155              	.LVL18:
 163:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 156              		.loc 1 163 29 view .LVU54
 157 0066 3346     		mov	r3, r6
 158              	.LVL19:
 159              	.L3:
 128:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 160              		.loc 1 128 18 is_stmt 1 view .LVU55
 161 0068 002F     		cmp	r7, #0
 162 006a E9D1     		bne	.L4
 233:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 8


 234:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 235:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* If the columns of pSrcB is not a multiple of 4, compute any remaining output samples here.
 236:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****        ** No loop unrolling is used. */
 237:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB % 0x4U;
 163              		.loc 1 237 7 view .LVU56
 164              		.loc 1 237 11 is_stmt 0 view .LVU57
 165 006c 05F00306 		and	r6, r5, #3
 166              	.LVL20:
 238:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 239:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0U)
 167              		.loc 1 239 7 is_stmt 1 view .LVU58
 168              		.loc 1 239 13 is_stmt 0 view .LVU59
 169 0070 05E0     		b	.L5
 170              	.L6:
 240:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 241:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read and store the input element in the destination */
 242:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = *pInB++;
 171              		.loc 1 242 9 is_stmt 1 view .LVU60
 172              	.LVL21:
 173              		.loc 1 242 15 is_stmt 0 view .LVU61
 174 0072 33F9027B 		ldrsh	r7, [r3], #2
 175              	.LVL22:
 176              		.loc 1 242 13 view .LVU62
 177 0076 1780     		strh	r7, [r2]	@ movhi
 243:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 244:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 245:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 178              		.loc 1 245 9 is_stmt 1 view .LVU63
 179              		.loc 1 245 12 is_stmt 0 view .LVU64
 180 0078 02EB4402 		add	r2, r2, r4, lsl #1
 181              	.LVL23:
 246:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 247:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement the column loop counter */
 248:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 182              		.loc 1 248 9 is_stmt 1 view .LVU65
 183              		.loc 1 248 12 is_stmt 0 view .LVU66
 184 007c 013E     		subs	r6, r6, #1
 185              	.LVL24:
 186              	.L5:
 239:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 187              		.loc 1 239 18 is_stmt 1 view .LVU67
 188 007e 002E     		cmp	r6, #0
 189 0080 F7D1     		bne	.L6
 249:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 250:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 251:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i++;
 190              		.loc 1 251 7 view .LVU68
 191              		.loc 1 251 8 is_stmt 0 view .LVU69
 192 0082 0EF1010E 		add	lr, lr, #1
 193              	.LVL25:
 252:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 253:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Decrement the row loop counter */
 254:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       row--;
 194              		.loc 1 254 7 is_stmt 1 view .LVU70
 255:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 256:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     } while (row > 0U);
 195              		.loc 1 256 18 view .LVU71
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 9


 196 0086 0138     		subs	r0, r0, #1
 197              	.LVL26:
 198              		.loc 1 256 18 is_stmt 0 view .LVU72
 199 0088 03D0     		beq	.L33
 200              	.LVL27:
 201              	.L7:
 118:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 202              		.loc 1 118 5 is_stmt 1 view .LVU73
 121:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 203              		.loc 1 121 7 view .LVU74
 121:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 204              		.loc 1 121 22 is_stmt 0 view .LVU75
 205 008a AF08     		lsrs	r7, r5, #2
 206              	.LVL28:
 124:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 207              		.loc 1 124 7 is_stmt 1 view .LVU76
 124:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 208              		.loc 1 124 10 is_stmt 0 view .LVU77
 209 008c 08EB4E02 		add	r2, r8, lr, lsl #1
 210              	.LVL29:
 128:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 211              		.loc 1 128 7 is_stmt 1 view .LVU78
 128:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 212              		.loc 1 128 13 is_stmt 0 view .LVU79
 213 0090 EAE7     		b	.L3
 214              	.LVL30:
 215              	.L33:
 257:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 258:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Reset the variables for the usage in the following multiplication process */
 259:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     row = numRowsA;
 216              		.loc 1 259 5 is_stmt 1 view .LVU80
 260:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     i = 0U;
 217              		.loc 1 260 5 view .LVU81
 261:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px = pDst->pData;
 218              		.loc 1 261 5 view .LVU82
 219              		.loc 1 261 8 is_stmt 0 view .LVU83
 220 0092 D9F80430 		ldr	r3, [r9, #4]
 221              	.LVL31:
 262:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 263:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 264:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Process two rows from matrix A at a time and output two rows at a time */
 265:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     row = row >> 1;
 222              		.loc 1 265 5 is_stmt 1 view .LVU84
 223              		.loc 1 265 9 is_stmt 0 view .LVU85
 224 0096 4FEA5A06 		lsr	r6, r10, #1
 225              	.LVL32:
 266:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px2 = px + numColsB;
 226              		.loc 1 266 5 is_stmt 1 view .LVU86
 227              		.loc 1 266 14 is_stmt 0 view .LVU87
 228 009a 4FEA450C 		lsl	ip, r5, #1
 229              		.loc 1 266 9 view .LVU88
 230 009e 03EB4502 		add	r2, r3, r5, lsl #1
 231 00a2 0092     		str	r2, [sp]
 232              	.LVL33:
 267:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 268:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 269:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 10


 270:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* row loop */
 271:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     while (row > 0U)
 233              		.loc 1 271 5 is_stmt 1 view .LVU89
 260:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px = pDst->pData;
 234              		.loc 1 260 7 is_stmt 0 view .LVU90
 235 00a4 0690     		str	r0, [sp, #24]
 236 00a6 CDF824C0 		str	ip, [sp, #36]
 237 00aa 0193     		str	r3, [sp, #4]
 238 00ac 0A95     		str	r5, [sp, #40]
 239 00ae 0C90     		str	r0, [sp, #48]
 240 00b0 CDF838A0 		str	r10, [sp, #56]
 241 00b4 0B95     		str	r5, [sp, #44]
 242 00b6 2146     		mov	r1, r4
 243 00b8 0D9B     		ldr	r3, [sp, #52]
 244              	.LVL34:
 260:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px = pDst->pData;
 245              		.loc 1 260 7 view .LVU91
 246 00ba CDF83C90 		str	r9, [sp, #60]
 247              		.loc 1 271 11 view .LVU92
 248 00be 7BE0     		b	.L8
 249              	.LVL35:
 250              	.L11:
 272:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 273:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* For every row wise process, the column loop counter is to be initiated */
 274:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB;
 275:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 276:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* For every row wise process, the pIn2 pointer is set
 277:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****        ** to the starting address of the transposed pSrcB data */
 278:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       pInB = pSrcBT;
 279:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 280:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 281:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Process two (transposed) columns from matrix B at a time */
 282:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = col >> 1;
 283:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       j = 0;
 284:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 285:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 286:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* column loop */
 287:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0U)
 288:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 289:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 290:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum = 0;
 291:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 292:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Initiate the pointer pInA to point to the starting address of the column being processed
 293:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA = pSrcA->pData + i;
 294:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 295:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 296:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum2 = 0;
 297:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum3 = 0;
 298:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum4 = 0;
 299:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + j;
 300:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA2 = pInA + numColsA;
 301:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB2 = pInB + numRowsB;
 302:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 303:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read in two elements at once - alows dual MAC instruction */
 304:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 1;
 305:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 306:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 2;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 11


 307:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 308:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 309:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* matrix multiplication */
 310:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 311:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 312:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 313:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 314:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 315:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *__SIMD32(pInA)++;
 251              		.loc 1 315 11 is_stmt 1 view .LVU93
 252              		.loc 1 315 16 is_stmt 0 view .LVU94
 253 00c0 56F8041B 		ldr	r1, [r6], #4
 254              	.LVL36:
 316:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *__SIMD32(pInB)++;
 255              		.loc 1 316 11 is_stmt 1 view .LVU95
 256              		.loc 1 316 16 is_stmt 0 view .LVU96
 257 00c4 57F8044B 		ldr	r4, [r7], #4
 258              	.LVL37:
 317:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = *__SIMD32(pInA2)++;
 259              		.loc 1 317 11 is_stmt 1 view .LVU97
 260              		.loc 1 317 16 is_stmt 0 view .LVU98
 261 00c8 5EF8043B 		ldr	r3, [lr], #4
 262              	.LVL38:
 318:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = *__SIMD32(pInB2)++;
 263              		.loc 1 318 11 is_stmt 1 view .LVU99
 264              		.loc 1 318 16 is_stmt 0 view .LVU100
 265 00cc 5CF8040B 		ldr	r0, [ip], #4
 266              	.LVL39:
 319:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 320:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA1, inB1, sum);
 267              		.loc 1 320 11 is_stmt 1 view .LVU101
 268              	.LBB18:
 269              	.LBI18:
 270              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 12


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 13


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 14


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 15


 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 16


 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 17


 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 18


 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 19


 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 20


 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 21


 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 22


 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 23


 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 24


 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 25


 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 26


 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 27


 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 28


 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 29


 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 30


1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 31


1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 32


1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 33


1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 34


1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 35


1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 36


1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 37


1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 38


1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 39


1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 40


1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 41


1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 42


1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 43


1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 44


1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 45


1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 46


1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 47


2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 271              		.loc 2 2036 31 view .LVU102
 272              	.LBB19:
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 273              		.loc 2 2038 3 view .LVU103
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 274              		.loc 2 2040 3 view .LVU104
 275              		.syntax unified
 276              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 277 00d0 21FB0488 		smlad r8, r1, r4, r8
 278              	@ 0 "" 2
 279              	.LVL40:
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 280              		.loc 2 2041 3 view .LVU105
 281              		.loc 2 2041 3 is_stmt 0 view .LVU106
 282              		.thumb
 283              		.syntax unified
 284              	.LBE19:
 285              	.LBE18:
 321:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum2 = __SMLAD(inA1, inB2, sum2);
 286              		.loc 1 321 11 is_stmt 1 view .LVU107
 287              	.LBB20:
 288              	.LBI20:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 289              		.loc 2 2036 31 view .LVU108
 290              	.LBB21:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 291              		.loc 2 2038 3 view .LVU109
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292              		.loc 2 2040 3 view .LVU110
 293              		.syntax unified
 294              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 295 00d4 21FB0051 		smlad r1, r1, r0, r5
 296              	@ 0 "" 2
 297              	.LVL41:
 298              		.loc 2 2041 3 view .LVU111
 299              		.loc 2 2041 3 is_stmt 0 view .LVU112
 300              		.thumb
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 48


 301              		.syntax unified
 302              	.LBE21:
 303              	.LBE20:
 304              		.loc 1 321 16 discriminator 1 view .LVU113
 305 00d8 0D46     		mov	r5, r1
 306              	.LVL42:
 322:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum3 = __SMLAD(inA2, inB1, sum3);
 307              		.loc 1 322 11 is_stmt 1 view .LVU114
 308              	.LBB22:
 309              	.LBI22:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 310              		.loc 2 2036 31 view .LVU115
 311              	.LBB23:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 312              		.loc 2 2038 3 view .LVU116
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 313              		.loc 2 2040 3 view .LVU117
 314              		.syntax unified
 315              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 316 00da 23FB0494 		smlad r4, r3, r4, r9
 317              	@ 0 "" 2
 318              	.LVL43:
 319              		.loc 2 2041 3 view .LVU118
 320              		.loc 2 2041 3 is_stmt 0 view .LVU119
 321              		.thumb
 322              		.syntax unified
 323              	.LBE23:
 324              	.LBE22:
 325              		.loc 1 322 16 discriminator 1 view .LVU120
 326 00de A146     		mov	r9, r4
 327              	.LVL44:
 323:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum4 = __SMLAD(inA2, inB2, sum4);
 328              		.loc 1 323 11 is_stmt 1 view .LVU121
 329              	.LBB24:
 330              	.LBI24:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331              		.loc 2 2036 31 view .LVU122
 332              	.LBB25:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333              		.loc 2 2038 3 view .LVU123
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 334              		.loc 2 2040 3 view .LVU124
 335              		.syntax unified
 336              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 337 00e0 23FB00A3 		smlad r3, r3, r0, r10
 338              	@ 0 "" 2
 339              	.LVL45:
 340              		.loc 2 2041 3 view .LVU125
 341              		.loc 2 2041 3 is_stmt 0 view .LVU126
 342              		.thumb
 343              		.syntax unified
 344              	.LBE25:
 345              	.LBE24:
 346              		.loc 1 323 16 discriminator 1 view .LVU127
 347 00e4 9A46     		mov	r10, r3
 348              	.LVL46:
 324:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 49


 325:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 326:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 327:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *pInA;
 328:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *pInB;
 329:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA1 * inB1;
 330:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 331:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = pInA[1];
 332:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = pInB[1];
 333:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA2 * inB2;
 334:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 335:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = pInA[2];
 336:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = pInB[2];
 337:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA1 * inB1;
 338:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 339:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = pInA[3];
 340:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = pInB[3];
 341:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA2 * inB2;
 342:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 343:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           pInA += 4;
 344:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           pInB += 4;
 345:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 346:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */
 347:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 348:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Decrement the loop counter */
 349:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 349              		.loc 1 349 11 is_stmt 1 view .LVU128
 350              		.loc 1 349 17 is_stmt 0 view .LVU129
 351 00e6 013A     		subs	r2, r2, #1
 352              	.LVL47:
 353              	.L10:
 310:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 354              		.loc 1 310 23 is_stmt 1 view .LVU130
 355 00e8 002A     		cmp	r2, #0
 356 00ea E9D1     		bne	.L11
 350:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 351:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 352:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* process odd column samples */
 353:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 354:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         if (numColsA & 1U) {
 357              		.loc 1 354 12 is_stmt 0 view .LVU131
 358 00ec 4846     		mov	r0, r9
 359 00ee 5246     		mov	r2, r10
 360              	.LVL48:
 361              		.loc 1 354 12 view .LVU132
 362 00f0 DDF808A0 		ldr	r10, [sp, #8]
 363              	.LVL49:
 364              		.loc 1 354 12 view .LVU133
 365 00f4 039C     		ldr	r4, [sp, #12]
 366 00f6 059B     		ldr	r3, [sp, #20]
 367 00f8 5946     		mov	r1, fp
 368 00fa DDF810B0 		ldr	fp, [sp, #16]
 369              		.loc 1 354 9 is_stmt 1 view .LVU134
 370              		.loc 1 354 12 is_stmt 0 view .LVU135
 371 00fe 1BF0010F 		tst	fp, #1
 372 0102 0FD0     		beq	.L12
 355:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *pInA++;
 373              		.loc 1 355 11 is_stmt 1 view .LVU136
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 50


 374              	.LVL50:
 375              		.loc 1 355 18 is_stmt 0 view .LVU137
 376 0104 B6F90060 		ldrsh	r6, [r6]
 377              	.LVL51:
 356:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *pInB++;
 378              		.loc 1 356 11 is_stmt 1 view .LVU138
 379              		.loc 1 356 18 is_stmt 0 view .LVU139
 380 0108 B7F90070 		ldrsh	r7, [r7]
 381              	.LVL52:
 357:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = *pInA2++;
 382              		.loc 1 357 11 is_stmt 1 view .LVU140
 383              		.loc 1 357 18 is_stmt 0 view .LVU141
 384 010c BEF900E0 		ldrsh	lr, [lr]
 385              	.LVL53:
 358:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = *pInB2++;
 386              		.loc 1 358 11 is_stmt 1 view .LVU142
 387              		.loc 1 358 18 is_stmt 0 view .LVU143
 388 0110 BCF900C0 		ldrsh	ip, [ip]
 389              	.LVL54:
 359:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  += inA1 * inB1;
 390              		.loc 1 359 11 is_stmt 1 view .LVU144
 391              		.loc 1 359 16 is_stmt 0 view .LVU145
 392 0114 07FB0688 		mla	r8, r7, r6, r8
 393              	.LVL55:
 360:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum2 += inA1 * inB2;
 394              		.loc 1 360 11 is_stmt 1 view .LVU146
 395              		.loc 1 360 16 is_stmt 0 view .LVU147
 396 0118 0CFB0655 		mla	r5, ip, r6, r5
 397              	.LVL56:
 361:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum3 += inA2 * inB1;
 398              		.loc 1 361 11 is_stmt 1 view .LVU148
 399              		.loc 1 361 16 is_stmt 0 view .LVU149
 400 011c 0EFB0790 		mla	r0, lr, r7, r9
 401              	.LVL57:
 362:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum4 += inA2 * inB2;
 402              		.loc 1 362 11 is_stmt 1 view .LVU150
 403              		.loc 1 362 16 is_stmt 0 view .LVU151
 404 0120 0CFB0E22 		mla	r2, ip, lr, r2
 405              	.LVL58:
 406              	.L12:
 363:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 364:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 365:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA % 0x4U;
 366:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 367:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 368:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 369:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 370:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += (q31_t) (*pInA++) * (*pInB++);
 371:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 372:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 373:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 374:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 375:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 376:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Saturate and store the result in the destination buffer */
 377:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px++  = (q15_t) (sum >> 15);
 407              		.loc 1 377 9 is_stmt 1 view .LVU152
 408              		.loc 1 377 18 is_stmt 0 view .LVU153
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 51


 409 0124 48F3CF38 		sbfx	r8, r8, #15, #16
 410              	.LVL59:
 411              		.loc 1 377 16 view .LVU154
 412 0128 019F     		ldr	r7, [sp, #4]
 413 012a 3E46     		mov	r6, r7
 414 012c 26F8048B 		strh	r8, [r6], #4	@ movhi
 378:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 379:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 380:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px++  = (q15_t) (sum2 >> 15);
 415              		.loc 1 380 9 is_stmt 1 view .LVU155
 416              	.LVL60:
 417              		.loc 1 380 18 is_stmt 0 view .LVU156
 418 0130 45F3CF35 		sbfx	r5, r5, #15, #16
 419              	.LVL61:
 420              		.loc 1 380 16 view .LVU157
 421 0134 7D80     		strh	r5, [r7, #2]	@ movhi
 381:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px2++ = (q15_t) (sum3 >> 15);
 422              		.loc 1 381 9 is_stmt 1 view .LVU158
 423              	.LVL62:
 424              		.loc 1 381 18 is_stmt 0 view .LVU159
 425 0136 40F3CF30 		sbfx	r0, r0, #15, #16
 426              	.LVL63:
 427              		.loc 1 381 16 view .LVU160
 428 013a 009F     		ldr	r7, [sp]
 429 013c 3D46     		mov	r5, r7
 430 013e 25F8040B 		strh	r0, [r5], #4	@ movhi
 382:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px2++ = (q15_t) (sum4 >> 15);
 431              		.loc 1 382 9 is_stmt 1 view .LVU161
 432              	.LVL64:
 433              		.loc 1 382 18 is_stmt 0 view .LVU162
 434 0142 42F3CF32 		sbfx	r2, r2, #15, #16
 435              	.LVL65:
 436              		.loc 1 382 16 view .LVU163
 437 0146 7A80     		strh	r2, [r7, #2]	@ movhi
 383:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         j += numRowsB * 2;
 438              		.loc 1 383 9 is_stmt 1 view .LVU164
 439              		.loc 1 383 11 is_stmt 0 view .LVU165
 440 0148 04EB4304 		add	r4, r4, r3, lsl #1
 441              	.LVL66:
 384:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 385:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 386:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement the column loop counter */
 387:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 442              		.loc 1 387 9 is_stmt 1 view .LVU166
 443              		.loc 1 387 12 is_stmt 0 view .LVU167
 444 014c 0AF1FF3A 		add	r10, r10, #-1
 445              	.LVL67:
 382:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         j += numRowsB * 2;
 446              		.loc 1 382 13 view .LVU168
 447 0150 0095     		str	r5, [sp]
 380:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px2++ = (q15_t) (sum3 >> 15);
 448              		.loc 1 380 12 view .LVU169
 449 0152 0196     		str	r6, [sp, #4]
 450              	.LVL68:
 451              	.L9:
 287:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 452              		.loc 1 287 18 is_stmt 1 view .LVU170
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 52


 453 0154 BAF1000F 		cmp	r10, #0
 454 0158 1BD0     		beq	.L34
 290:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 455              		.loc 1 290 9 view .LVU171
 456              	.LVL69:
 293:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 457              		.loc 1 293 9 view .LVU172
 293:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 458              		.loc 1 293 21 is_stmt 0 view .LVU173
 459 015a 4E68     		ldr	r6, [r1, #4]
 293:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 460              		.loc 1 293 29 view .LVU174
 461 015c 069A     		ldr	r2, [sp, #24]
 462 015e 06EB4206 		add	r6, r6, r2, lsl #1
 463              	.LVL70:
 296:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum3 = 0;
 464              		.loc 1 296 9 is_stmt 1 view .LVU175
 297:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum4 = 0;
 465              		.loc 1 297 9 view .LVU176
 298:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + j;
 466              		.loc 1 298 9 view .LVU177
 299:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA2 = pInA + numColsA;
 467              		.loc 1 299 9 view .LVU178
 299:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA2 = pInA + numColsA;
 468              		.loc 1 299 24 is_stmt 0 view .LVU179
 469 0162 079A     		ldr	r2, [sp, #28]
 470 0164 02EB4407 		add	r7, r2, r4, lsl #1
 471              	.LVL71:
 300:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB2 = pInB + numRowsB;
 472              		.loc 1 300 9 is_stmt 1 view .LVU180
 300:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB2 = pInB + numRowsB;
 473              		.loc 1 300 22 is_stmt 0 view .LVU181
 474 0168 06EB4B0E 		add	lr, r6, fp, lsl #1
 475              	.LVL72:
 301:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 476              		.loc 1 301 9 is_stmt 1 view .LVU182
 301:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 477              		.loc 1 301 22 is_stmt 0 view .LVU183
 478 016c 07EB430C 		add	ip, r7, r3, lsl #1
 479              	.LVL73:
 304:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 480              		.loc 1 304 9 is_stmt 1 view .LVU184
 304:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 481              		.loc 1 304 27 is_stmt 0 view .LVU185
 482 0170 4FEA5B09 		lsr	r9, fp, #1
 483              	.LVL74:
 310:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 484              		.loc 1 310 9 is_stmt 1 view .LVU186
 298:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + j;
 485              		.loc 1 298 14 is_stmt 0 view .LVU187
 486 0174 0022     		movs	r2, #0
 297:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum4 = 0;
 487              		.loc 1 297 14 view .LVU188
 488 0176 1046     		mov	r0, r2
 296:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum3 = 0;
 489              		.loc 1 296 14 view .LVU189
 490 0178 1546     		mov	r5, r2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 53


 290:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 491              		.loc 1 290 13 view .LVU190
 492 017a 9046     		mov	r8, r2
 493 017c CDF808A0 		str	r10, [sp, #8]
 494 0180 9246     		mov	r10, r2
 495              	.LVL75:
 290:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 496              		.loc 1 290 13 view .LVU191
 497 0182 4A46     		mov	r2, r9
 498 0184 8146     		mov	r9, r0
 499              	.LVL76:
 290:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 500              		.loc 1 290 13 view .LVU192
 501 0186 0394     		str	r4, [sp, #12]
 502 0188 CDF810B0 		str	fp, [sp, #16]
 503 018c 0593     		str	r3, [sp, #20]
 504 018e 8B46     		mov	fp, r1
 310:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 505              		.loc 1 310 15 view .LVU193
 506 0190 AAE7     		b	.L10
 507              	.LVL77:
 508              	.L34:
 388:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 389:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 390:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 391:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i = i + numColsA;
 392:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 393:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 394:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i = i + numColsA;
 509              		.loc 1 394 9 view .LVU194
 510 0192 089E     		ldr	r6, [sp, #32]
 511 0194 0A46     		mov	r2, r1
 512 0196 1946     		mov	r1, r3
 513 0198 1346     		mov	r3, r2
 391:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 514              		.loc 1 391 7 is_stmt 1 view .LVU195
 515              	.LVL78:
 516              		.loc 1 394 7 view .LVU196
 517              		.loc 1 394 9 is_stmt 0 view .LVU197
 518 019a 069A     		ldr	r2, [sp, #24]
 519 019c 02EB4B02 		add	r2, r2, fp, lsl #1
 520 01a0 0692     		str	r2, [sp, #24]
 521              	.LVL79:
 395:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = px2 + (numColsB & 1U);
 522              		.loc 1 395 7 is_stmt 1 view .LVU198
 523              		.loc 1 395 28 is_stmt 0 view .LVU199
 524 01a2 0B9A     		ldr	r2, [sp, #44]
 525              	.LVL80:
 526              		.loc 1 395 28 view .LVU200
 527 01a4 02F00102 		and	r2, r2, #1
 528              		.loc 1 395 10 view .LVU201
 529 01a8 0098     		ldr	r0, [sp]
 530 01aa 00EB4202 		add	r2, r0, r2, lsl #1
 531 01ae 0192     		str	r2, [sp, #4]
 532              	.LVL81:
 396:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px2 = px + numColsB;
 533              		.loc 1 396 7 is_stmt 1 view .LVU202
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 54


 534              		.loc 1 396 11 is_stmt 0 view .LVU203
 535 01b0 0998     		ldr	r0, [sp, #36]
 536 01b2 0244     		add	r2, r2, r0
 537              	.LVL82:
 538              		.loc 1 396 11 view .LVU204
 539 01b4 0092     		str	r2, [sp]
 540              	.LVL83:
 397:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 398:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 399:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Decrement the row loop counter */
 400:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       row--;
 541              		.loc 1 400 7 is_stmt 1 view .LVU205
 542              		.loc 1 400 10 is_stmt 0 view .LVU206
 543 01b6 013E     		subs	r6, r6, #1
 544              	.LVL84:
 545              	.L8:
 271:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 546              		.loc 1 271 16 is_stmt 1 view .LVU207
 547 01b8 46B1     		cbz	r6, .L35
 274:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 548              		.loc 1 274 7 view .LVU208
 549              	.LVL85:
 278:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 550              		.loc 1 278 7 view .LVU209
 282:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       j = 0;
 551              		.loc 1 282 7 view .LVU210
 282:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       j = 0;
 552              		.loc 1 282 11 is_stmt 0 view .LVU211
 553 01ba 0A9A     		ldr	r2, [sp, #40]
 554 01bc 4FEA520A 		lsr	r10, r2, #1
 555              	.LVL86:
 283:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 556              		.loc 1 283 7 is_stmt 1 view .LVU212
 287:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 557              		.loc 1 287 7 view .LVU213
 283:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 558              		.loc 1 283 9 is_stmt 0 view .LVU214
 559 01c0 0C9C     		ldr	r4, [sp, #48]
 560 01c2 0896     		str	r6, [sp, #32]
 561 01c4 1A46     		mov	r2, r3
 562 01c6 0B46     		mov	r3, r1
 563 01c8 1146     		mov	r1, r2
 287:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 564              		.loc 1 287 13 view .LVU215
 565 01ca C3E7     		b	.L9
 566              	.LVL87:
 567              	.L35:
 401:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 402:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     }
 403:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 404:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Compute any remaining odd row/column below */
 405:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 406:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef UNALIGNED_SUPPORT_DISABLE
 407:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 408:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Compute remaining output column */
 409:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     if (numColsB & 1U) {
 568              		.loc 1 409 8 view .LVU216
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 55


 569 01cc DDF824C0 		ldr	ip, [sp, #36]
 570 01d0 DDF828E0 		ldr	lr, [sp, #40]
 571 01d4 DDF838A0 		ldr	r10, [sp, #56]
 572 01d8 0B9D     		ldr	r5, [sp, #44]
 573 01da 0C46     		mov	r4, r1
 574 01dc 5946     		mov	r1, fp
 575 01de DDF83C90 		ldr	r9, [sp, #60]
 576              		.loc 1 409 5 is_stmt 1 view .LVU217
 577              		.loc 1 409 8 is_stmt 0 view .LVU218
 578 01e2 15F0010F 		tst	r5, #1
 579 01e6 56D0     		beq	.L15
 410:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 411:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Avoid redundant computation of last element */
 412:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       row = numRowsA & (~0x1);
 580              		.loc 1 412 7 is_stmt 1 view .LVU219
 581              		.loc 1 412 11 is_stmt 0 view .LVU220
 582 01e8 2AF00107 		bic	r7, r10, #1
 583              	.LVL88:
 413:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 414:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Point to remaining unfilled column in output matrix */
 415:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = pDst->pData+numColsB-1;
 584              		.loc 1 415 7 is_stmt 1 view .LVU221
 585              		.loc 1 415 16 is_stmt 0 view .LVU222
 586 01ec D9F80430 		ldr	r3, [r9, #4]
 587              		.loc 1 415 32 view .LVU223
 588 01f0 05F10042 		add	r2, r5, #-2147483648
 589 01f4 013A     		subs	r2, r2, #1
 590              		.loc 1 415 10 view .LVU224
 591 01f6 03EB4208 		add	r8, r3, r2, lsl #1
 592              	.LVL89:
 416:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       pInA = pSrcA->pData;
 593              		.loc 1 416 7 is_stmt 1 view .LVU225
 594              		.loc 1 416 19 is_stmt 0 view .LVU226
 595 01fa 0D9B     		ldr	r3, [sp, #52]
 596 01fc 5868     		ldr	r0, [r3, #4]
 597              	.LVL90:
 417:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 418:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* row loop */
 419:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (row > 0)
 598              		.loc 1 419 7 is_stmt 1 view .LVU227
 599 01fe CDF808E0 		str	lr, [sp, #8]
 600 0202 D346     		mov	fp, r10
 601 0204 8E46     		mov	lr, r1
 602 0206 CDF80C90 		str	r9, [sp, #12]
 603 020a A146     		mov	r9, r4
 604 020c DDF81CA0 		ldr	r10, [sp, #28]
 605              		.loc 1 419 13 is_stmt 0 view .LVU228
 606 0210 2AE0     		b	.L16
 607              	.LVL91:
 608              	.L18:
 420:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 421:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 422:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* point to last column in matrix B */
 423:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + numRowsB*(numColsB-1);
 424:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 425:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 426:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum  = 0;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 56


 427:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 428:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Compute 4 columns at once */
 429:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 2;
 430:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 431:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* matrix multiplication */
 432:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 433:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 434:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *__SIMD32(pInA)++;
 609              		.loc 1 434 11 is_stmt 1 view .LVU229
 610              		.loc 1 434 16 is_stmt 0 view .LVU230
 611 0212 0146     		mov	r1, r0
 612 0214 51F8084B 		ldr	r4, [r1], #8
 613              	.LVL92:
 435:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = *__SIMD32(pInA)++;
 614              		.loc 1 435 11 is_stmt 1 view .LVU231
 615              		.loc 1 435 16 is_stmt 0 view .LVU232
 616 0218 4668     		ldr	r6, [r0, #4]
 617              	.LVL93:
 436:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *__SIMD32(pInB)++;
 618              		.loc 1 436 11 is_stmt 1 view .LVU233
 619              		.loc 1 436 16 is_stmt 0 view .LVU234
 620 021a 6046     		mov	r0, ip
 621 021c 50F8085B 		ldr	r5, [r0], #8
 622              	.LVL94:
 437:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = *__SIMD32(pInB)++;
 623              		.loc 1 437 11 is_stmt 1 view .LVU235
 624              		.loc 1 437 16 is_stmt 0 view .LVU236
 625 0220 DCF804C0 		ldr	ip, [ip, #4]
 626              	.LVL95:
 438:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 439:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA1, inB1, sum);
 627              		.loc 1 439 11 is_stmt 1 view .LVU237
 628              	.LBB26:
 629              	.LBI26:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 630              		.loc 2 2036 31 view .LVU238
 631              	.LBB27:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 632              		.loc 2 2038 3 view .LVU239
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 633              		.loc 2 2040 3 view .LVU240
 634              		.syntax unified
 635              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 636 0224 24FB0524 		smlad r4, r4, r5, r2
 637              	@ 0 "" 2
 638              	.LVL96:
 639              		.loc 2 2041 3 view .LVU241
 640              		.loc 2 2041 3 is_stmt 0 view .LVU242
 641              		.thumb
 642              		.syntax unified
 643              	.LBE27:
 644              	.LBE26:
 440:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA2, inB2, sum);
 645              		.loc 1 440 11 is_stmt 1 view .LVU243
 646              	.LBB28:
 647              	.LBI28:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 57


 648              		.loc 2 2036 31 view .LVU244
 649              	.LBB29:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650              		.loc 2 2038 3 view .LVU245
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 651              		.loc 2 2040 3 view .LVU246
 652              		.syntax unified
 653              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 654 0228 26FB0C46 		smlad r6, r6, ip, r4
 655              	@ 0 "" 2
 656              	.LVL97:
 657              		.loc 2 2041 3 view .LVU247
 658              		.loc 2 2041 3 is_stmt 0 view .LVU248
 659              		.thumb
 660              		.syntax unified
 661              	.LBE29:
 662              	.LBE28:
 663              		.loc 1 440 16 discriminator 1 view .LVU249
 664 022c 3246     		mov	r2, r6
 665              	.LVL98:
 441:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 442:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Decrement the loop counter */
 443:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 666              		.loc 1 443 11 is_stmt 1 view .LVU250
 667              		.loc 1 443 17 is_stmt 0 view .LVU251
 668 022e 013B     		subs	r3, r3, #1
 669              	.LVL99:
 437:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 670              		.loc 1 437 33 view .LVU252
 671 0230 8446     		mov	ip, r0
 672              	.LVL100:
 435:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *__SIMD32(pInB)++;
 673              		.loc 1 435 33 view .LVU253
 674 0232 0846     		mov	r0, r1
 675              	.LVL101:
 676              	.L17:
 432:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 677              		.loc 1 432 23 is_stmt 1 view .LVU254
 678 0234 002B     		cmp	r3, #0
 679 0236 ECD1     		bne	.L18
 444:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 445:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 446:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA & 3U;
 680              		.loc 1 446 16 is_stmt 0 view .LVU255
 681 0238 6346     		mov	r3, ip
 682              	.LVL102:
 683              		.loc 1 446 16 view .LVU256
 684 023a DDF800C0 		ldr	ip, [sp]
 685              	.LVL103:
 686              		.loc 1 446 16 view .LVU257
 687 023e 4546     		mov	r5, r8
 688 0240 DDF80480 		ldr	r8, [sp, #4]
 689              		.loc 1 446 9 is_stmt 1 view .LVU258
 690              		.loc 1 446 16 is_stmt 0 view .LVU259
 691 0244 0EF00301 		and	r1, lr, #3
 692              	.LVL104:
 447:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U) {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 58


 693              		.loc 1 447 9 is_stmt 1 view .LVU260
 694              		.loc 1 447 15 is_stmt 0 view .LVU261
 695 0248 06E0     		b	.L19
 696              	.L20:
 448:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += (q31_t) (*pInA++) * (*pInB++);
 697              		.loc 1 448 11 is_stmt 1 view .LVU262
 698              	.LVL105:
 699              		.loc 1 448 27 is_stmt 0 view .LVU263
 700 024a 30F9024B 		ldrsh	r4, [r0], #2
 701              	.LVL106:
 702              		.loc 1 448 39 view .LVU264
 703 024e 33F9026B 		ldrsh	r6, [r3], #2
 704              	.LVL107:
 705              		.loc 1 448 15 view .LVU265
 706 0252 06FB0422 		mla	r2, r6, r4, r2
 707              	.LVL108:
 449:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 708              		.loc 1 449 11 is_stmt 1 view .LVU266
 709              		.loc 1 449 17 is_stmt 0 view .LVU267
 710 0256 0139     		subs	r1, r1, #1
 711              	.LVL109:
 712              	.L19:
 447:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U) {
 713              		.loc 1 447 23 is_stmt 1 view .LVU268
 714 0258 0029     		cmp	r1, #0
 715 025a F6D1     		bne	.L20
 450:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 451:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 452:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store the result in the destination buffer */
 453:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px  = (q15_t) (sum  >> 15);
 716              		.loc 1 453 9 view .LVU269
 717              		.loc 1 453 16 is_stmt 0 view .LVU270
 718 025c 42F3CF32 		sbfx	r2, r2, #15, #16
 719              	.LVL110:
 720              		.loc 1 453 14 view .LVU271
 721 0260 A8F80020 		strh	r2, [r8]	@ movhi
 454:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numColsB;
 722              		.loc 1 454 9 is_stmt 1 view .LVU272
 723              		.loc 1 454 12 is_stmt 0 view .LVU273
 724 0264 E044     		add	r8, r8, ip
 725              	.LVL111:
 455:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 456:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement the row loop counter */
 457:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         row--;
 726              		.loc 1 457 9 is_stmt 1 view .LVU274
 727              		.loc 1 457 12 is_stmt 0 view .LVU275
 728 0266 013F     		subs	r7, r7, #1
 729              	.LVL112:
 730              	.L16:
 419:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 731              		.loc 1 419 18 is_stmt 1 view .LVU276
 732 0268 7FB1     		cbz	r7, .L36
 423:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 733              		.loc 1 423 9 view .LVU277
 423:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 734              		.loc 1 423 44 is_stmt 0 view .LVU278
 735 026a 6B1E     		subs	r3, r5, #1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 59


 423:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 736              		.loc 1 423 34 view .LVU279
 737 026c 03FB09F3 		mul	r3, r3, r9
 423:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 738              		.loc 1 423 24 view .LVU280
 739 0270 0AEB4303 		add	r3, r10, r3, lsl #1
 740              	.LVL113:
 426:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 741              		.loc 1 426 9 is_stmt 1 view .LVU281
 429:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 742              		.loc 1 429 9 view .LVU282
 429:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 743              		.loc 1 429 27 is_stmt 0 view .LVU283
 744 0274 4FEA9E04 		lsr	r4, lr, #2
 745              	.LVL114:
 432:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 746              		.loc 1 432 9 is_stmt 1 view .LVU284
 426:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 747              		.loc 1 426 14 is_stmt 0 view .LVU285
 748 0278 0022     		movs	r2, #0
 749 027a CDF800C0 		str	ip, [sp]
 750 027e 9C46     		mov	ip, r3
 751 0280 CDF80480 		str	r8, [sp, #4]
 752 0284 2346     		mov	r3, r4
 753              	.LVL115:
 426:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 754              		.loc 1 426 14 view .LVU286
 755 0286 A846     		mov	r8, r5
 756              	.LVL116:
 432:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 757              		.loc 1 432 15 view .LVU287
 758 0288 D4E7     		b	.L17
 759              	.LVL117:
 760              	.L36:
 432:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 761              		.loc 1 432 15 view .LVU288
 762 028a DA46     		mov	r10, fp
 763 028c 7146     		mov	r1, lr
 764 028e DDF808E0 		ldr	lr, [sp, #8]
 765 0292 DDF80C90 		ldr	r9, [sp, #12]
 766              	.LVL118:
 767              	.L15:
 458:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 459:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     }
 460:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 461:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Compute remaining output row */
 462:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     if (numRowsA & 1U) {
 768              		.loc 1 462 5 is_stmt 1 view .LVU289
 769              		.loc 1 462 8 is_stmt 0 view .LVU290
 770 0296 1AF0010F 		tst	r10, #1
 771 029a 43D0     		beq	.L31
 463:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 464:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* point to last row in output matrix */
 465:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = pDst->pData+(numColsB)*(numRowsA-1);
 772              		.loc 1 465 7 is_stmt 1 view .LVU291
 773              		.loc 1 465 16 is_stmt 0 view .LVU292
 774 029c D9F80420 		ldr	r2, [r9, #4]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 60


 775              		.loc 1 465 44 view .LVU293
 776 02a0 0AF1FF3A 		add	r10, r10, #-1
 777              		.loc 1 465 34 view .LVU294
 778 02a4 0AFB05F3 		mul	r3, r10, r5
 779              		.loc 1 465 10 view .LVU295
 780 02a8 02EB4308 		add	r8, r2, r3, lsl #1
 781              	.LVL119:
 466:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 467:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       pInB  = pSrcBT;
 782              		.loc 1 467 7 is_stmt 1 view .LVU296
 468:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB;
 783              		.loc 1 468 7 view .LVU297
 469:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i = 0U;
 784              		.loc 1 469 7 view .LVU298
 470:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 471:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* col loop */
 472:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0)
 785              		.loc 1 472 7 view .LVU299
 786 02ac 7546     		mov	r5, lr
 787              	.LVL120:
 788              		.loc 1 472 7 is_stmt 0 view .LVU300
 789 02ae 079A     		ldr	r2, [sp, #28]
 790              		.loc 1 472 13 view .LVU301
 791 02b0 23E0     		b	.L22
 792              	.LVL121:
 793              	.L24:
 473:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 474:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 475:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* point to last row in matrix A */
 476:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA = pSrcA->pData + (numRowsA-1)*numColsA;
 477:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 478:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 479:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum  = 0;
 480:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 481:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Compute 4 columns at once */
 482:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 2;
 483:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 484:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* matrix multiplication */
 485:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 486:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 487:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *__SIMD32(pInA)++;
 794              		.loc 1 487 11 is_stmt 1 view .LVU302
 795              		.loc 1 487 16 is_stmt 0 view .LVU303
 796 02b2 1C46     		mov	r4, r3
 797 02b4 54F808EB 		ldr	lr, [r4], #8
 798              	.LVL122:
 488:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = *__SIMD32(pInA)++;
 799              		.loc 1 488 11 is_stmt 1 view .LVU304
 800              		.loc 1 488 16 is_stmt 0 view .LVU305
 801 02b8 5F68     		ldr	r7, [r3, #4]
 802              	.LVL123:
 489:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *__SIMD32(pInB)++;
 803              		.loc 1 489 11 is_stmt 1 view .LVU306
 804              		.loc 1 489 16 is_stmt 0 view .LVU307
 805 02ba 1346     		mov	r3, r2
 806 02bc 53F808BB 		ldr	fp, [r3], #8
 807              	.LVL124:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 61


 490:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = *__SIMD32(pInB)++;
 808              		.loc 1 490 11 is_stmt 1 view .LVU308
 809              		.loc 1 490 16 is_stmt 0 view .LVU309
 810 02c0 D2F80490 		ldr	r9, [r2, #4]
 811              	.LVL125:
 491:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 492:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA1, inB1, sum);
 812              		.loc 1 492 11 is_stmt 1 view .LVU310
 813              	.LBB30:
 814              	.LBI30:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815              		.loc 2 2036 31 view .LVU311
 816              	.LBB31:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 817              		.loc 2 2038 3 view .LVU312
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 818              		.loc 2 2040 3 view .LVU313
 819              		.syntax unified
 820              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 821 02c4 2EFB0B02 		smlad r2, lr, fp, r0
 822              	@ 0 "" 2
 823              	.LVL126:
 824              		.loc 2 2041 3 view .LVU314
 825              		.loc 2 2041 3 is_stmt 0 view .LVU315
 826              		.thumb
 827              		.syntax unified
 828              	.LBE31:
 829              	.LBE30:
 493:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA2, inB2, sum);
 830              		.loc 1 493 11 is_stmt 1 view .LVU316
 831              	.LBB32:
 832              	.LBI32:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833              		.loc 2 2036 31 view .LVU317
 834              	.LBB33:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 835              		.loc 2 2038 3 view .LVU318
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 836              		.loc 2 2040 3 view .LVU319
 837              		.syntax unified
 838              	@ 2040 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 839 02c8 27FB0922 		smlad r2, r7, r9, r2
 840              	@ 0 "" 2
 841              	.LVL127:
 842              		.loc 2 2041 3 view .LVU320
 843              		.loc 2 2041 3 is_stmt 0 view .LVU321
 844              		.thumb
 845              		.syntax unified
 846              	.LBE33:
 847              	.LBE32:
 848              		.loc 1 493 16 discriminator 1 view .LVU322
 849 02cc 1046     		mov	r0, r2
 850              	.LVL128:
 494:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 495:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Decrement the loop counter */
 496:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 851              		.loc 1 496 11 is_stmt 1 view .LVU323
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 62


 852              		.loc 1 496 17 is_stmt 0 view .LVU324
 853 02ce 013E     		subs	r6, r6, #1
 854              	.LVL129:
 490:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 855              		.loc 1 490 33 view .LVU325
 856 02d0 1A46     		mov	r2, r3
 857              	.LVL130:
 488:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *__SIMD32(pInB)++;
 858              		.loc 1 488 33 view .LVU326
 859 02d2 2346     		mov	r3, r4
 860              	.LVL131:
 861              	.L23:
 485:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 862              		.loc 1 485 23 is_stmt 1 view .LVU327
 863 02d4 002E     		cmp	r6, #0
 864 02d6 ECD1     		bne	.L24
 497:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 498:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 499:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA & 3U;
 865              		.loc 1 499 9 view .LVU328
 866              		.loc 1 499 16 is_stmt 0 view .LVU329
 867 02d8 01F00304 		and	r4, r1, #3
 868              	.LVL132:
 500:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U) {
 869              		.loc 1 500 9 is_stmt 1 view .LVU330
 870              		.loc 1 500 15 is_stmt 0 view .LVU331
 871 02dc 06E0     		b	.L25
 872              	.L26:
 501:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += (q31_t) (*pInA++) * (*pInB++);
 873              		.loc 1 501 11 is_stmt 1 view .LVU332
 874              	.LVL133:
 875              		.loc 1 501 27 is_stmt 0 view .LVU333
 876 02de 33F9027B 		ldrsh	r7, [r3], #2
 877              	.LVL134:
 878              		.loc 1 501 39 view .LVU334
 879 02e2 32F902CB 		ldrsh	ip, [r2], #2
 880              	.LVL135:
 881              		.loc 1 501 15 view .LVU335
 882 02e6 0CFB0700 		mla	r0, ip, r7, r0
 883              	.LVL136:
 502:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 884              		.loc 1 502 11 is_stmt 1 view .LVU336
 885              		.loc 1 502 17 is_stmt 0 view .LVU337
 886 02ea 013C     		subs	r4, r4, #1
 887              	.LVL137:
 888              	.L25:
 500:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U) {
 889              		.loc 1 500 23 is_stmt 1 view .LVU338
 890 02ec 002C     		cmp	r4, #0
 891 02ee F6D1     		bne	.L26
 503:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 504:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 505:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store the result in the destination buffer */
 506:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px++  = (q15_t) (sum  >> 15);
 892              		.loc 1 506 9 view .LVU339
 893              	.LVL138:
 894              		.loc 1 506 18 is_stmt 0 view .LVU340
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 63


 895 02f0 40F3CF30 		sbfx	r0, r0, #15, #16
 896              	.LVL139:
 897              		.loc 1 506 16 view .LVU341
 898 02f4 28F8020B 		strh	r0, [r8], #2	@ movhi
 899              	.LVL140:
 507:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 508:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement the col loop counter */
 509:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 900              		.loc 1 509 9 is_stmt 1 view .LVU342
 901              		.loc 1 509 12 is_stmt 0 view .LVU343
 902 02f8 013D     		subs	r5, r5, #1
 903              	.LVL141:
 904              	.L22:
 472:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 905              		.loc 1 472 18 is_stmt 1 view .LVU344
 906 02fa 45B1     		cbz	r5, .L37
 476:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 907              		.loc 1 476 9 view .LVU345
 476:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 908              		.loc 1 476 21 is_stmt 0 view .LVU346
 909 02fc 0D9B     		ldr	r3, [sp, #52]
 910 02fe 5B68     		ldr	r3, [r3, #4]
 476:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 911              		.loc 1 476 43 view .LVU347
 912 0300 0AFB01F0 		mul	r0, r10, r1
 476:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 913              		.loc 1 476 29 view .LVU348
 914 0304 03EB4003 		add	r3, r3, r0, lsl #1
 915              	.LVL142:
 479:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 916              		.loc 1 479 9 is_stmt 1 view .LVU349
 482:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 917              		.loc 1 482 9 view .LVU350
 482:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 918              		.loc 1 482 27 is_stmt 0 view .LVU351
 919 0308 8E08     		lsrs	r6, r1, #2
 920              	.LVL143:
 485:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 921              		.loc 1 485 9 is_stmt 1 view .LVU352
 479:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 922              		.loc 1 479 14 is_stmt 0 view .LVU353
 923 030a 0020     		movs	r0, #0
 485:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 924              		.loc 1 485 15 view .LVU354
 925 030c E2E7     		b	.L23
 926              	.LVL144:
 927              	.L37:
 510:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 511:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     }
 512:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 513:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */
 514:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 515:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* set status as ARM_MATH_SUCCESS */
 516:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     status = ARM_MATH_SUCCESS;
 928              		.loc 1 516 12 view .LVU355
 929 030e 0020     		movs	r0, #0
 930 0310 09E0     		b	.L2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 64


 931              	.LVL145:
 932              	.L28:
 112:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 933              		.loc 1 112 12 view .LVU356
 934 0312 6FF00200 		mvn	r0, #2
 935              	.LVL146:
 112:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 936              		.loc 1 112 12 view .LVU357
 937 0316 06E0     		b	.L2
 938              	.LVL147:
 939              	.L29:
 112:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 940              		.loc 1 112 12 view .LVU358
 941 0318 6FF00200 		mvn	r0, #2
 942              	.LVL148:
 112:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 943              		.loc 1 112 12 view .LVU359
 944 031c 03E0     		b	.L2
 945              	.LVL149:
 946              	.L30:
 112:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 947              		.loc 1 112 12 view .LVU360
 948 031e 6FF00200 		mvn	r0, #2
 949              	.LVL150:
 112:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 950              		.loc 1 112 12 view .LVU361
 951 0322 00E0     		b	.L2
 952              	.LVL151:
 953              	.L31:
 954              		.loc 1 516 12 view .LVU362
 955 0324 0020     		movs	r0, #0
 956              	.LVL152:
 957              	.L2:
 517:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 518:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 519:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   /* Return to application */
 520:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   return (status);
 958              		.loc 1 520 3 is_stmt 1 view .LVU363
 521:DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** }
 959              		.loc 1 521 1 is_stmt 0 view .LVU364
 960 0326 11B0     		add	sp, sp, #68
 961              	.LCFI2:
 962              		.cfi_def_cfa_offset 36
 963              		@ sp needed
 964 0328 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 965              		.loc 1 521 1 view .LVU365
 966              		.cfi_endproc
 967              	.LFE139:
 969              		.text
 970              	.Letext0:
 971              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 972              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 973              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s 			page 65


DEFINED SYMBOLS
                            *ABS*:00000000 arm_mat_mult_fast_q15.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s:21     .text.arm_mat_mult_fast_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cc0XCuCF.s:27     .text.arm_mat_mult_fast_q15:00000000 arm_mat_mult_fast_q15

NO UNDEFINED SYMBOLS
