// Seed: 1360063502
`timescale 1ps / 1 ps
module module_0 (
    input reg id_0,
    output logic id_1,
    output reg id_2,
    output id_3,
    input reg id_4
);
  initial begin
    #1 SystemTFIdentifier(id_4, 1);
    id_2 = id_4;
    id_2 <= id_0;
    {1'b0, 1'b0} = {1{id_0}};
  end
endmodule
