// Seed: 2443012281
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output supply1 id_2
);
  supply0 id_4;
  module_0 modCall_1 ();
  supply0 id_5;
  wire id_6;
  assign id_4 = 1;
  assign id_1 = "" ? 1 : 1 !== 1 == id_0;
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_5 = id_0 == 1;
  wire id_10;
endmodule
module module_2 (
    output wor id_0,
    output wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    output wor id_16,
    output uwire id_17
);
  wire id_19;
  module_0 modCall_1 ();
  assign id_0 = id_9 & 1'd0;
  assign id_2 = 1'b0;
endmodule
