$date
	Sun Apr 03 06:44:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff $end
$var wire 1 ! clk $end
$var wire 8 " d [7:0] $end
$var reg 8 # q [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101100 #
b1101100 "
1!
$end
#5000
b11011011 "
0!
#10000
b11011011 #
1!
#15000
b1111010 "
0!
#20000
b1111010 #
1!
#25000
b11010001 "
0!
#30000
b11010001 #
1!
#35000
b10110000 "
0!
#40000
b10110000 #
1!
#45000
b1110110 "
0!
#50000
b1110110 #
1!
#55000
b1000 "
0!
#60000
b1000 #
1!
#65000
b11111101 "
0!
#70000
b11111101 #
1!
#75000
b10111101 "
0!
#80000
b10111101 #
1!
#85000
b1100101 "
0!
#90000
b1100101 #
1!
#95000
0!
#95001
