<stg><name>compute_scores_source</name>


<trans_list>

<trans id="253" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="32">
<![CDATA[
:1 %nh = alloca i32 1

]]></Node>
<StgValue><ssdm name="nh"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="34" op_0_bw="32">
<![CDATA[
:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="64" op_18_bw="64" op_19_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:7 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %layer_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:8 %tmp_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_nodes_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
:9 %store_ln58 = store i34 0, i34 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10 %store_ln58 = store i3 0, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11 %store_ln58 = store i10 0, i10 %n

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln58 = br void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0 %n_2 = load i10 %n

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
:1 %indvar_flatten_load = load i34 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
:2 %n_cast = zext i10 %n_2

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln59 = icmp_eq  i32 %n_cast, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:5 %icmp_ln58 = icmp_eq  i34 %indvar_flatten_load, i34 %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:6 %add_ln58_1 = add i34 %indvar_flatten_load, i34 1

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln58 = br i1 %icmp_ln58, void %._crit_edge.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.loopexit:3 %select_ln58 = select i1 %icmp_ln59, i10 0, i10 %n_2

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:178 %add_ln59 = add i10 %select_ln58, i10 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:179 %store_ln58 = store i34 %add_ln58_1, i34 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:181 %store_ln59 = store i10 %add_ln59, i10 %n

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %nh_load = load i3 %nh

]]></Node>
<StgValue><ssdm name="nh_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.loopexit:1 %add_ln58 = add i3 %nh_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.loopexit:4 %select_ln58_1 = select i1 %icmp_ln59, i3 %add_ln58, i3 %nh_load

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge.loopexit:5 %zext_ln64 = zext i3 %select_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge.loopexit:6 %zext_ln58 = zext i3 %select_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:7 %mul_ln58 = mul i10 %zext_ln58, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="3">
<![CDATA[
._crit_edge.loopexit:8 %zext_ln58_1 = zext i3 %select_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:9 %add_ln58_2 = add i5 %tmp, i5 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:10 %zext_ln1171 = zext i5 %add_ln58_2

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:11 %scoring_fn_source_V_0_addr = getelementptr i28 %scoring_fn_source_V_0, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_0_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:12 %scoring_fn_source_V_0_load = load i5 %scoring_fn_source_V_0_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_0_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:14 %scoring_fn_source_V_1_addr = getelementptr i28 %scoring_fn_source_V_1, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:15 %scoring_fn_source_V_1_load = load i5 %scoring_fn_source_V_1_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_1_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:17 %scoring_fn_source_V_2_addr = getelementptr i28 %scoring_fn_source_V_2, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:18 %scoring_fn_source_V_2_load = load i5 %scoring_fn_source_V_2_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_2_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:60 %shl_ln1169 = shl i10 %select_ln58, i10 2

]]></Node>
<StgValue><ssdm name="shl_ln1169"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:61 %add_ln1169 = add i10 %shl_ln1169, i10 %zext_ln64

]]></Node>
<StgValue><ssdm name="add_ln1169"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:62 %zext_ln1169 = zext i10 %add_ln1169

]]></Node>
<StgValue><ssdm name="zext_ln1169"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:63 %nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_0_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:64 %nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:71 %nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:83 %nodes_features_proj_V_0_load = load i10 %nodes_features_proj_V_0_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_0_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:86 %nodes_features_proj_V_1_load = load i10 %nodes_features_proj_V_1_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_1_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:92 %nodes_features_proj_V_2_load = load i10 %nodes_features_proj_V_2_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_2_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:180 %store_ln58 = store i3 %select_ln58_1, i3 %nh

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:7 %mul_ln58 = mul i10 %zext_ln58, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:12 %scoring_fn_source_V_0_load = load i5 %scoring_fn_source_V_0_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_0_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:15 %scoring_fn_source_V_1_load = load i5 %scoring_fn_source_V_1_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_1_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:18 %scoring_fn_source_V_2_load = load i5 %scoring_fn_source_V_2_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_2_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:20 %scoring_fn_source_V_3_addr = getelementptr i28 %scoring_fn_source_V_3, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:21 %scoring_fn_source_V_3_load = load i5 %scoring_fn_source_V_3_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_3_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:23 %scoring_fn_source_V_4_addr = getelementptr i28 %scoring_fn_source_V_4, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_4_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:24 %scoring_fn_source_V_4_load = load i5 %scoring_fn_source_V_4_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_4_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:26 %scoring_fn_source_V_5_addr = getelementptr i28 %scoring_fn_source_V_5, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_5_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:27 %scoring_fn_source_V_5_load = load i5 %scoring_fn_source_V_5_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_5_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:72 %nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_3_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:73 %nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_4_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:74 %nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_5_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:83 %nodes_features_proj_V_0_load = load i10 %nodes_features_proj_V_0_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_0_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:86 %nodes_features_proj_V_1_load = load i10 %nodes_features_proj_V_1_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_1_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:92 %nodes_features_proj_V_2_load = load i10 %nodes_features_proj_V_2_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_2_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:98 %nodes_features_proj_V_3_load = load i10 %nodes_features_proj_V_3_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_3_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:104 %nodes_features_proj_V_4_load = load i10 %nodes_features_proj_V_4_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_4_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:110 %nodes_features_proj_V_5_load = load i10 %nodes_features_proj_V_5_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_5_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:7 %mul_ln58 = mul i10 %zext_ln58, i10 200

]]></Node>
<StgValue><ssdm name="mul_ln58"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:13 %sext_ln58 = sext i28 %scoring_fn_source_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:16 %sext_ln58_1 = sext i28 %scoring_fn_source_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:19 %sext_ln58_2 = sext i28 %scoring_fn_source_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:21 %scoring_fn_source_V_3_load = load i5 %scoring_fn_source_V_3_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_3_load"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:24 %scoring_fn_source_V_4_load = load i5 %scoring_fn_source_V_4_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_4_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:27 %scoring_fn_source_V_5_load = load i5 %scoring_fn_source_V_5_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_5_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:29 %scoring_fn_source_V_6_addr = getelementptr i28 %scoring_fn_source_V_6, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_6_addr"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:30 %scoring_fn_source_V_6_load = load i5 %scoring_fn_source_V_6_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_6_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:32 %scoring_fn_source_V_7_addr = getelementptr i28 %scoring_fn_source_V_7, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_7_addr"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:33 %scoring_fn_source_V_7_load = load i5 %scoring_fn_source_V_7_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_7_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:35 %scoring_fn_source_V_8_addr = getelementptr i28 %scoring_fn_source_V_8, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_8_addr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:36 %scoring_fn_source_V_8_load = load i5 %scoring_fn_source_V_8_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_8_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:75 %nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_6_addr"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:76 %nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_7_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:77 %nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_8_addr"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:79 %add_ln64 = add i10 %mul_ln58, i10 %select_ln58

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:84 %sext_ln1171 = sext i28 %nodes_features_proj_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:85 %mul_ln1171 = mul i46 %sext_ln58, i46 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:87 %sext_ln1171_79 = sext i28 %nodes_features_proj_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_79"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:88 %mul_ln1171_79 = mul i46 %sext_ln58_1, i46 %sext_ln1171_79

]]></Node>
<StgValue><ssdm name="mul_ln1171_79"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:89 %tmp_79 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %mul_ln1171, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:93 %sext_ln1171_80 = sext i28 %nodes_features_proj_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_80"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:94 %mul_ln1171_80 = mul i46 %sext_ln58_2, i46 %sext_ln1171_80

]]></Node>
<StgValue><ssdm name="mul_ln1171_80"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:98 %nodes_features_proj_V_3_load = load i10 %nodes_features_proj_V_3_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_3_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:104 %nodes_features_proj_V_4_load = load i10 %nodes_features_proj_V_4_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_4_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:110 %nodes_features_proj_V_5_load = load i10 %nodes_features_proj_V_5_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_5_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:116 %nodes_features_proj_V_6_load = load i10 %nodes_features_proj_V_6_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_6_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:122 %nodes_features_proj_V_7_load = load i10 %nodes_features_proj_V_7_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_7_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:128 %nodes_features_proj_V_8_load = load i10 %nodes_features_proj_V_8_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_8_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:22 %sext_ln58_3 = sext i28 %scoring_fn_source_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln58_3"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:25 %sext_ln58_4 = sext i28 %scoring_fn_source_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:28 %sext_ln58_5 = sext i28 %scoring_fn_source_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:30 %scoring_fn_source_V_6_load = load i5 %scoring_fn_source_V_6_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_6_load"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:33 %scoring_fn_source_V_7_load = load i5 %scoring_fn_source_V_7_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_7_load"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:36 %scoring_fn_source_V_8_load = load i5 %scoring_fn_source_V_8_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_8_load"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:38 %scoring_fn_source_V_9_addr = getelementptr i28 %scoring_fn_source_V_9, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_9_addr"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:39 %scoring_fn_source_V_9_load = load i5 %scoring_fn_source_V_9_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_9_load"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:41 %scoring_fn_source_V_10_addr = getelementptr i28 %scoring_fn_source_V_10, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_10_addr"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:42 %scoring_fn_source_V_10_load = load i5 %scoring_fn_source_V_10_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_10_load"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:44 %scoring_fn_source_V_11_addr = getelementptr i28 %scoring_fn_source_V_11, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_11_addr"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:45 %scoring_fn_source_V_11_load = load i5 %scoring_fn_source_V_11_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_11_load"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:65 %nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_10_addr"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:66 %nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_11_addr"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:78 %nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_9_addr"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:79 %add_ln64 = add i10 %mul_ln58, i10 %select_ln58

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:90 %shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_79, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:91 %add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171_79

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:95 %tmp_80 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:96 %shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_80, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:97 %add_ln1245_78 = add i46 %shl_ln737_s, i46 %mul_ln1171_80

]]></Node>
<StgValue><ssdm name="add_ln1245_78"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:99 %sext_ln1171_81 = sext i28 %nodes_features_proj_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_81"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:100 %mul_ln1171_81 = mul i46 %sext_ln58_3, i46 %sext_ln1171_81

]]></Node>
<StgValue><ssdm name="mul_ln1171_81"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:101 %tmp_81 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_78, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:105 %sext_ln1171_82 = sext i28 %nodes_features_proj_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_82"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:106 %mul_ln1171_82 = mul i46 %sext_ln58_4, i46 %sext_ln1171_82

]]></Node>
<StgValue><ssdm name="mul_ln1171_82"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:111 %sext_ln1171_83 = sext i28 %nodes_features_proj_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_83"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:112 %mul_ln1171_83 = mul i46 %sext_ln58_5, i46 %sext_ln1171_83

]]></Node>
<StgValue><ssdm name="mul_ln1171_83"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:116 %nodes_features_proj_V_6_load = load i10 %nodes_features_proj_V_6_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_6_load"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:122 %nodes_features_proj_V_7_load = load i10 %nodes_features_proj_V_7_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_7_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:128 %nodes_features_proj_V_8_load = load i10 %nodes_features_proj_V_8_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_8_load"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:134 %nodes_features_proj_V_9_load = load i10 %nodes_features_proj_V_9_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_9_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:140 %nodes_features_proj_V_10_load = load i10 %nodes_features_proj_V_10_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_10_load"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:146 %nodes_features_proj_V_11_load = load i10 %nodes_features_proj_V_11_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_11_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:31 %sext_ln58_6 = sext i28 %scoring_fn_source_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:34 %sext_ln58_7 = sext i28 %scoring_fn_source_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln58_7"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:37 %sext_ln58_8 = sext i28 %scoring_fn_source_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln58_8"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:39 %scoring_fn_source_V_9_load = load i5 %scoring_fn_source_V_9_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_9_load"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:42 %scoring_fn_source_V_10_load = load i5 %scoring_fn_source_V_10_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_10_load"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:45 %scoring_fn_source_V_11_load = load i5 %scoring_fn_source_V_11_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_11_load"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:47 %scoring_fn_source_V_12_addr = getelementptr i28 %scoring_fn_source_V_12, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_12_addr"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:48 %scoring_fn_source_V_12_load = load i5 %scoring_fn_source_V_12_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_12_load"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:50 %scoring_fn_source_V_13_addr = getelementptr i28 %scoring_fn_source_V_13, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_13_addr"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:51 %scoring_fn_source_V_13_load = load i5 %scoring_fn_source_V_13_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_13_load"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:53 %scoring_fn_source_V_14_addr = getelementptr i28 %scoring_fn_source_V_14, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_14_addr"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:54 %scoring_fn_source_V_14_load = load i5 %scoring_fn_source_V_14_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_14_load"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:67 %nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_12_addr"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:68 %nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_13_addr"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:69 %nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_14_addr"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:102 %shl_ln737_76 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_81, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_76"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:103 %add_ln1245_79 = add i46 %shl_ln737_76, i46 %mul_ln1171_81

]]></Node>
<StgValue><ssdm name="add_ln1245_79"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:107 %tmp_82 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_79, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:108 %shl_ln737_77 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_82, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_77"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:109 %add_ln1245_80 = add i46 %shl_ln737_77, i46 %mul_ln1171_82

]]></Node>
<StgValue><ssdm name="add_ln1245_80"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:113 %tmp_83 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_80, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:114 %shl_ln737_78 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_83, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_78"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:115 %add_ln1245_81 = add i46 %shl_ln737_78, i46 %mul_ln1171_83

]]></Node>
<StgValue><ssdm name="add_ln1245_81"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:117 %sext_ln1171_84 = sext i28 %nodes_features_proj_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_84"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:118 %mul_ln1171_84 = mul i46 %sext_ln58_6, i46 %sext_ln1171_84

]]></Node>
<StgValue><ssdm name="mul_ln1171_84"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:119 %tmp_84 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_81, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:123 %sext_ln1171_85 = sext i28 %nodes_features_proj_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_85"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:124 %mul_ln1171_85 = mul i46 %sext_ln58_7, i46 %sext_ln1171_85

]]></Node>
<StgValue><ssdm name="mul_ln1171_85"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:129 %sext_ln1171_86 = sext i28 %nodes_features_proj_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_86"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:130 %mul_ln1171_86 = mul i46 %sext_ln58_8, i46 %sext_ln1171_86

]]></Node>
<StgValue><ssdm name="mul_ln1171_86"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:134 %nodes_features_proj_V_9_load = load i10 %nodes_features_proj_V_9_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_9_load"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:140 %nodes_features_proj_V_10_load = load i10 %nodes_features_proj_V_10_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_10_load"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:146 %nodes_features_proj_V_11_load = load i10 %nodes_features_proj_V_11_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_11_load"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:152 %nodes_features_proj_V_12_load = load i10 %nodes_features_proj_V_12_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_12_load"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:158 %nodes_features_proj_V_13_load = load i10 %nodes_features_proj_V_13_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_13_load"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:164 %nodes_features_proj_V_14_load = load i10 %nodes_features_proj_V_14_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_14_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:40 %sext_ln58_9 = sext i28 %scoring_fn_source_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln58_9"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:43 %sext_ln58_10 = sext i28 %scoring_fn_source_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln58_10"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:46 %sext_ln58_11 = sext i28 %scoring_fn_source_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln58_11"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:48 %scoring_fn_source_V_12_load = load i5 %scoring_fn_source_V_12_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_12_load"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:51 %scoring_fn_source_V_13_load = load i5 %scoring_fn_source_V_13_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_13_load"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:54 %scoring_fn_source_V_14_load = load i5 %scoring_fn_source_V_14_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_14_load"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:56 %scoring_fn_source_V_15_addr = getelementptr i28 %scoring_fn_source_V_15, i64 0, i64 %zext_ln1171

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_15_addr"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:57 %scoring_fn_source_V_15_load = load i5 %scoring_fn_source_V_15_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_15_load"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:70 %nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %zext_ln1169

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_15_addr"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:120 %shl_ln737_79 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_84, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_79"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:121 %add_ln1245_82 = add i46 %shl_ln737_79, i46 %mul_ln1171_84

]]></Node>
<StgValue><ssdm name="add_ln1245_82"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:125 %tmp_85 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_82, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:126 %shl_ln737_80 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_85, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_80"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:127 %add_ln1245_83 = add i46 %shl_ln737_80, i46 %mul_ln1171_85

]]></Node>
<StgValue><ssdm name="add_ln1245_83"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:131 %tmp_86 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_83, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:132 %shl_ln737_81 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_86, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_81"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:133 %add_ln1245_84 = add i46 %shl_ln737_81, i46 %mul_ln1171_86

]]></Node>
<StgValue><ssdm name="add_ln1245_84"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:135 %sext_ln1171_87 = sext i28 %nodes_features_proj_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_87"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:136 %mul_ln1171_87 = mul i46 %sext_ln58_9, i46 %sext_ln1171_87

]]></Node>
<StgValue><ssdm name="mul_ln1171_87"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:137 %tmp_87 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_84, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:141 %sext_ln1171_88 = sext i28 %nodes_features_proj_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_88"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:142 %mul_ln1171_88 = mul i46 %sext_ln58_10, i46 %sext_ln1171_88

]]></Node>
<StgValue><ssdm name="mul_ln1171_88"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:147 %sext_ln1171_89 = sext i28 %nodes_features_proj_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_89"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:148 %mul_ln1171_89 = mul i46 %sext_ln58_11, i46 %sext_ln1171_89

]]></Node>
<StgValue><ssdm name="mul_ln1171_89"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:152 %nodes_features_proj_V_12_load = load i10 %nodes_features_proj_V_12_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_12_load"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:158 %nodes_features_proj_V_13_load = load i10 %nodes_features_proj_V_13_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_13_load"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:164 %nodes_features_proj_V_14_load = load i10 %nodes_features_proj_V_14_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_14_load"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:170 %nodes_features_proj_V_15_load = load i10 %nodes_features_proj_V_15_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_15_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:49 %sext_ln58_12 = sext i28 %scoring_fn_source_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln58_12"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:52 %sext_ln58_13 = sext i28 %scoring_fn_source_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln58_13"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:55 %sext_ln58_14 = sext i28 %scoring_fn_source_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln58_14"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="28" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:57 %scoring_fn_source_V_15_load = load i5 %scoring_fn_source_V_15_addr

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_15_load"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:138 %shl_ln737_82 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_87, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_82"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:139 %add_ln1245_85 = add i46 %shl_ln737_82, i46 %mul_ln1171_87

]]></Node>
<StgValue><ssdm name="add_ln1245_85"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:143 %tmp_88 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_85, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:144 %shl_ln737_83 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_88, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_83"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:145 %add_ln1245_86 = add i46 %shl_ln737_83, i46 %mul_ln1171_88

]]></Node>
<StgValue><ssdm name="add_ln1245_86"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:149 %tmp_89 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_86, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:150 %shl_ln737_84 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_89, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_84"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:151 %add_ln1245_87 = add i46 %shl_ln737_84, i46 %mul_ln1171_89

]]></Node>
<StgValue><ssdm name="add_ln1245_87"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:153 %sext_ln1171_90 = sext i28 %nodes_features_proj_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_90"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:154 %mul_ln1171_90 = mul i46 %sext_ln58_12, i46 %sext_ln1171_90

]]></Node>
<StgValue><ssdm name="mul_ln1171_90"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:155 %tmp_90 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_87, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:159 %sext_ln1171_91 = sext i28 %nodes_features_proj_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_91"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:160 %mul_ln1171_91 = mul i46 %sext_ln58_13, i46 %sext_ln1171_91

]]></Node>
<StgValue><ssdm name="mul_ln1171_91"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:165 %sext_ln1171_92 = sext i28 %nodes_features_proj_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_92"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:166 %mul_ln1171_92 = mul i46 %sext_ln58_14, i46 %sext_ln1171_92

]]></Node>
<StgValue><ssdm name="mul_ln1171_92"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:170 %nodes_features_proj_V_15_load = load i10 %nodes_features_proj_V_15_addr

]]></Node>
<StgValue><ssdm name="nodes_features_proj_V_15_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:58 %sext_ln58_15 = sext i28 %scoring_fn_source_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln58_15"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:156 %shl_ln737_85 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_90, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_85"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:157 %add_ln1245_88 = add i46 %shl_ln737_85, i46 %mul_ln1171_90

]]></Node>
<StgValue><ssdm name="add_ln1245_88"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:161 %tmp_91 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_88, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:162 %shl_ln737_86 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_91, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_86"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:163 %add_ln1245_89 = add i46 %shl_ln737_86, i46 %mul_ln1171_91

]]></Node>
<StgValue><ssdm name="add_ln1245_89"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:167 %tmp_92 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_89, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:168 %shl_ln737_87 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_92, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_87"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:169 %add_ln1245_90 = add i46 %shl_ln737_87, i46 %mul_ln1171_92

]]></Node>
<StgValue><ssdm name="add_ln1245_90"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="46" op_0_bw="28">
<![CDATA[
._crit_edge.loopexit:171 %sext_ln1171_93 = sext i28 %nodes_features_proj_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_93"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:172 %mul_ln1171_93 = mul i46 %sext_ln58_15, i46 %sext_ln1171_93

]]></Node>
<StgValue><ssdm name="mul_ln1171_93"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:173 %tmp_93 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_90, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0">
<![CDATA[
:0 %ret_ln67 = ret

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_1_VITIS_LOOP_59_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:59 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:80 %zext_ln64_1 = zext i10 %add_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:81 %scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="scores_source_V_addr"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:82 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="46" op_0_bw="46" op_1_bw="28" op_2_bw="18">
<![CDATA[
._crit_edge.loopexit:174 %shl_ln737_88 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_93, i18 0

]]></Node>
<StgValue><ssdm name="shl_ln737_88"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge.loopexit:175 %add_ln1245_91 = add i46 %shl_ln737_88, i46 %mul_ln1171_93

]]></Node>
<StgValue><ssdm name="add_ln1245_91"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="28" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit:176 %trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_91, i32 18, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="28" op_1_bw="10">
<![CDATA[
._crit_edge.loopexit:177 %store_ln64 = store i28 %trunc_ln717_s, i10 %scores_source_V_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:182 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
