
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ae  00800100  00001e46  00001eda  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e46  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000213  008001ae  008001ae  00001f88  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  00001f88  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000000e7  00000000  00000000  000026d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  000027c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003a7e  00000000  00000000  00002a00  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e2a  00000000  00000000  0000647e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001693  00000000  00000000  000072a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009c8  00000000  00000000  0000893c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000010b4  00000000  00000000  00009304  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002069  00000000  00000000  0000a3b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  0000c421  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 0b 02 	jmp	0x416	; 0x416 <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 b1 01 	jmp	0x362	; 0x362 <__vector_9>
      28:	0c 94 67 01 	jmp	0x2ce	; 0x2ce <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 d6 01 	jmp	0x3ac	; 0x3ac <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	e6 e4       	ldi	r30, 0x46	; 70
      78:	fe e1       	ldi	r31, 0x1E	; 30
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ae 3a       	cpi	r26, 0xAE	; 174
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	13 e0       	ldi	r17, 0x03	; 3
      88:	ae ea       	ldi	r26, 0xAE	; 174
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a1 3c       	cpi	r26, 0xC1	; 193
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 15 02 	call	0x42a	; 0x42a <main>
      9a:	0c 94 21 0f 	jmp	0x1e42	; 0x1e42 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     120:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     122:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     124:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     126:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     128:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     12a:	8c 91       	ld	r24, X
     12c:	82 b9       	out	0x02, r24	; 2
     12e:	8d e0       	ldi	r24, 0x0D	; 13
     130:	8a 95       	dec	r24
     132:	f1 f7       	brne	.-4      	; 0x130 <set_control_voltage+0x10>
     134:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     136:	ea ed       	ldi	r30, 0xDA	; 218
     138:	f0 e0       	ldi	r31, 0x00	; 0
     13a:	40 81       	ld	r20, Z
     13c:	21 e0       	ldi	r18, 0x01	; 1
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	c9 01       	movw	r24, r18
     142:	11 96       	adiw	r26, 0x01	; 1
     144:	0c 90       	ld	r0, X
     146:	11 97       	sbiw	r26, 0x01	; 1
     148:	02 c0       	rjmp	.+4      	; 0x14e <set_control_voltage+0x2e>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	0a 94       	dec	r0
     150:	e2 f7       	brpl	.-8      	; 0x14a <set_control_voltage+0x2a>
     152:	84 2b       	or	r24, r20
     154:	80 83       	st	Z, r24
     156:	82 e4       	ldi	r24, 0x42	; 66
     158:	8a 95       	dec	r24
     15a:	f1 f7       	brne	.-4      	; 0x158 <set_control_voltage+0x38>
     15c:	00 c0       	rjmp	.+0      	; 0x15e <set_control_voltage+0x3e>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     15e:	80 81       	ld	r24, Z
     160:	11 96       	adiw	r26, 0x01	; 1
     162:	0c 90       	ld	r0, X
     164:	11 97       	sbiw	r26, 0x01	; 1
     166:	02 c0       	rjmp	.+4      	; 0x16c <set_control_voltage+0x4c>
     168:	22 0f       	add	r18, r18
     16a:	33 1f       	adc	r19, r19
     16c:	0a 94       	dec	r0
     16e:	e2 f7       	brpl	.-8      	; 0x168 <set_control_voltage+0x48>
     170:	20 95       	com	r18
     172:	28 23       	and	r18, r24
     174:	20 83       	st	Z, r18
	
}	
     176:	08 95       	ret

00000178 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     178:	83 b3       	in	r24, 0x13	; 19
     17a:	83 60       	ori	r24, 0x03	; 3
     17c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     182:	97 b1       	in	r25, 0x07	; 7
     184:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     186:	e9 ed       	ldi	r30, 0xD9	; 217
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	80 81       	ld	r24, Z
     18c:	8f 60       	ori	r24, 0x0F	; 15
     18e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     190:	ea ed       	ldi	r30, 0xDA	; 218
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	80 81       	ld	r24, Z
     196:	80 7f       	andi	r24, 0xF0	; 240
     198:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     19a:	84 b3       	in	r24, 0x14	; 20
     19c:	83 60       	ori	r24, 0x03	; 3
     19e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     1a0:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     1a2:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     1a4:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1a6:	a0 9a       	sbi	0x14, 0	; 20
}
     1a8:	08 95       	ret

000001aa <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1aa:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1ac:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1ae:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1b0:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     1b2:	62 b9       	out	0x02, r22	; 2
     1b4:	2d e0       	ldi	r18, 0x0D	; 13
     1b6:	2a 95       	dec	r18
     1b8:	f1 f7       	brne	.-4      	; 0x1b6 <set_dac+0xc>
     1ba:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     1bc:	ea ed       	ldi	r30, 0xDA	; 218
     1be:	f0 e0       	ldi	r31, 0x00	; 0
     1c0:	40 81       	ld	r20, Z
     1c2:	21 e0       	ldi	r18, 0x01	; 1
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	b9 01       	movw	r22, r18
     1c8:	02 c0       	rjmp	.+4      	; 0x1ce <set_dac+0x24>
     1ca:	66 0f       	add	r22, r22
     1cc:	77 1f       	adc	r23, r23
     1ce:	8a 95       	dec	r24
     1d0:	e2 f7       	brpl	.-8      	; 0x1ca <set_dac+0x20>
     1d2:	cb 01       	movw	r24, r22
     1d4:	94 2f       	mov	r25, r20
     1d6:	98 2b       	or	r25, r24
     1d8:	90 83       	st	Z, r25
     1da:	72 e4       	ldi	r23, 0x42	; 66
     1dc:	7a 95       	dec	r23
     1de:	f1 f7       	brne	.-4      	; 0x1dc <set_dac+0x32>
     1e0:	00 c0       	rjmp	.+0      	; 0x1e2 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     1e2:	90 81       	ld	r25, Z
     1e4:	80 95       	com	r24
     1e6:	89 23       	and	r24, r25
     1e8:	80 83       	st	Z, r24
	
}
     1ea:	08 95       	ret

000001ec <display_dec>:
#include "display.h"
#include "hardware.h"
#include "display_map.h"

void display_dec(uint16_t number, uint8_t digit)
{
     1ec:	cf 93       	push	r28
     1ee:	df 93       	push	r29
     1f0:	cd b7       	in	r28, 0x3d	; 61
     1f2:	de b7       	in	r29, 0x3e	; 62
     1f4:	2a 97       	sbiw	r28, 0x0a	; 10
     1f6:	0f b6       	in	r0, 0x3f	; 63
     1f8:	f8 94       	cli
     1fa:	de bf       	out	0x3e, r29	; 62
     1fc:	0f be       	out	0x3f, r0	; 63
     1fe:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     200:	de 01       	movw	r26, r28
     202:	11 96       	adiw	r26, 0x01	; 1
     204:	ee e3       	ldi	r30, 0x3E	; 62
     206:	f1 e0       	ldi	r31, 0x01	; 1
     208:	3a e0       	ldi	r19, 0x0A	; 10
     20a:	01 90       	ld	r0, Z+
     20c:	0d 92       	st	X+, r0
     20e:	31 50       	subi	r19, 0x01	; 1
     210:	e1 f7       	brne	.-8      	; 0x20a <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     212:	3f ef       	ldi	r19, 0xFF	; 255
     214:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     216:	ea ed       	ldi	r30, 0xDA	; 218
     218:	f0 e0       	ldi	r31, 0x00	; 0
     21a:	30 81       	ld	r19, Z
     21c:	30 61       	ori	r19, 0x10	; 16
     21e:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     220:	30 81       	ld	r19, Z
     222:	3f 7e       	andi	r19, 0xEF	; 239
     224:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     226:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     228:	30 81       	ld	r19, Z
     22a:	30 62       	ori	r19, 0x20	; 32
     22c:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     22e:	30 81       	ld	r19, Z
     230:	3f 7d       	andi	r19, 0xDF	; 223
     232:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     234:	62 30       	cpi	r22, 0x02	; 2
     236:	f9 f0       	breq	.+62     	; 0x276 <display_dec+0x8a>
     238:	63 30       	cpi	r22, 0x03	; 3
     23a:	18 f4       	brcc	.+6      	; 0x242 <display_dec+0x56>
     23c:	61 30       	cpi	r22, 0x01	; 1
     23e:	a1 f5       	brne	.+104    	; 0x2a8 <display_dec+0xbc>
     240:	0d c0       	rjmp	.+26     	; 0x25c <display_dec+0x70>
     242:	64 30       	cpi	r22, 0x04	; 4
     244:	29 f1       	breq	.+74     	; 0x290 <display_dec+0xa4>
     246:	68 30       	cpi	r22, 0x08	; 8
     248:	79 f5       	brne	.+94     	; 0x2a8 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     24a:	6a e0       	ldi	r22, 0x0A	; 10
     24c:	70 e0       	ldi	r23, 0x00	; 0
     24e:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
     252:	fe 01       	movw	r30, r28
     254:	e8 0f       	add	r30, r24
     256:	f9 1f       	adc	r31, r25
     258:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     25a:	26 c0       	rjmp	.+76     	; 0x2a8 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     25c:	64 e6       	ldi	r22, 0x64	; 100
     25e:	70 e0       	ldi	r23, 0x00	; 0
     260:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
     264:	6a e0       	ldi	r22, 0x0A	; 10
     266:	70 e0       	ldi	r23, 0x00	; 0
     268:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
     26c:	fe 01       	movw	r30, r28
     26e:	e6 0f       	add	r30, r22
     270:	f7 1f       	adc	r31, r23
     272:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     274:	19 c0       	rjmp	.+50     	; 0x2a8 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     276:	68 ee       	ldi	r22, 0xE8	; 232
     278:	73 e0       	ldi	r23, 0x03	; 3
     27a:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
     27e:	64 e6       	ldi	r22, 0x64	; 100
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
     286:	fe 01       	movw	r30, r28
     288:	e6 0f       	add	r30, r22
     28a:	f7 1f       	adc	r31, r23
     28c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     28e:	0c c0       	rjmp	.+24     	; 0x2a8 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     290:	60 e1       	ldi	r22, 0x10	; 16
     292:	77 e2       	ldi	r23, 0x27	; 39
     294:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
     298:	68 ee       	ldi	r22, 0xE8	; 232
     29a:	73 e0       	ldi	r23, 0x03	; 3
     29c:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
     2a0:	fe 01       	movw	r30, r28
     2a2:	e6 0f       	add	r30, r22
     2a4:	f7 1f       	adc	r31, r23
     2a6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     2a8:	20 95       	com	r18
     2aa:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2ac:	ea ed       	ldi	r30, 0xDA	; 218
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	80 61       	ori	r24, 0x10	; 16
     2b4:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2b6:	80 81       	ld	r24, Z
     2b8:	8f 7e       	andi	r24, 0xEF	; 239
     2ba:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
     2bc:	2a 96       	adiw	r28, 0x0a	; 10
     2be:	0f b6       	in	r0, 0x3f	; 63
     2c0:	f8 94       	cli
     2c2:	de bf       	out	0x3e, r29	; 62
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	cd bf       	out	0x3d, r28	; 61
     2c8:	df 91       	pop	r29
     2ca:	cf 91       	pop	r28
     2cc:	08 95       	ret

000002ce <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     2ce:	1f 92       	push	r1
     2d0:	0f 92       	push	r0
     2d2:	0f b6       	in	r0, 0x3f	; 63
     2d4:	0f 92       	push	r0
     2d6:	11 24       	eor	r1, r1
     2d8:	8f 93       	push	r24
     2da:	9f 93       	push	r25
     2dc:	ef 93       	push	r30
     2de:	ff 93       	push	r31
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     2e0:	80 91 d2 02 	lds	r24, 0x02D2
     2e4:	81 50       	subi	r24, 0x01	; 1
     2e6:	87 bd       	out	0x27, r24	; 39
	PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
     2e8:	85 b1       	in	r24, 0x05	; 5
     2ea:	80 58       	subi	r24, 0x80	; 128
     2ec:	85 b9       	out	0x05, r24	; 5
	if (period_counter == 0) {
     2ee:	80 91 d3 02 	lds	r24, 0x02D3
     2f2:	88 23       	and	r24, r24
     2f4:	a1 f4       	brne	.+40     	; 0x31e <__vector_10+0x50>
		count_finished = FALSE;
     2f6:	10 92 d0 02 	sts	0x02D0, r1
		no_overflow = TRUE;
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	80 93 ad 01 	sts	0x01AD, r24
		period_counter = 1; //set period counter to 1
     300:	80 93 d3 02 	sts	0x02D3, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     304:	e1 e8       	ldi	r30, 0x81	; 129
     306:	f0 e0       	ldi	r31, 0x00	; 0
     308:	80 81       	ld	r24, Z
     30a:	90 91 d1 02 	lds	r25, 0x02D1
     30e:	89 2b       	or	r24, r25
     310:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     312:	ef e6       	ldi	r30, 0x6F	; 111
     314:	f0 e0       	ldi	r31, 0x00	; 0
     316:	80 81       	ld	r24, Z
     318:	81 60       	ori	r24, 0x01	; 1
     31a:	80 83       	st	Z, r24
     31c:	19 c0       	rjmp	.+50     	; 0x350 <__vector_10+0x82>
	} else {
		
		osc_count = TCNT1;
     31e:	e4 e8       	ldi	r30, 0x84	; 132
     320:	f0 e0       	ldi	r31, 0x00	; 0
     322:	80 81       	ld	r24, Z
     324:	91 81       	ldd	r25, Z+1	; 0x01
     326:	90 93 cf 02 	sts	0x02CF, r25
     32a:	80 93 ce 02 	sts	0x02CE, r24
		value_to_display = osc_count;
     32e:	80 91 ce 02 	lds	r24, 0x02CE
     332:	90 91 cf 02 	lds	r25, 0x02CF
     336:	90 93 4d 01 	sts	0x014D, r25
     33a:	80 93 4c 01 	sts	0x014C, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     33e:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     342:	81 e0       	ldi	r24, 0x01	; 1
     344:	80 93 d0 02 	sts	0x02D0, r24
		period_counter = 0;
     348:	10 92 d3 02 	sts	0x02D3, r1
		TCNT1 = 0; //reset timer/counter 1
     34c:	11 82       	std	Z+1, r1	; 0x01
     34e:	10 82       	st	Z, r1
	}
	
	
	
	
}
     350:	ff 91       	pop	r31
     352:	ef 91       	pop	r30
     354:	9f 91       	pop	r25
     356:	8f 91       	pop	r24
     358:	0f 90       	pop	r0
     35a:	0f be       	out	0x3f, r0	; 63
     35c:	0f 90       	pop	r0
     35e:	1f 90       	pop	r1
     360:	18 95       	reti

00000362 <__vector_9>:



ISR (TIMER1_OVF_vect) {
     362:	1f 92       	push	r1
     364:	0f 92       	push	r0
     366:	0f b6       	in	r0, 0x3f	; 63
     368:	0f 92       	push	r0
     36a:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     36c:	10 92 ad 01 	sts	0x01AD, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
	
     370:	0f 90       	pop	r0
     372:	0f be       	out	0x3f, r0	; 63
     374:	0f 90       	pop	r0
     376:	1f 90       	pop	r1
     378:	18 95       	reti

0000037a <note_on_event>:



void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	value_to_display = note;
     37a:	84 2f       	mov	r24, r20
     37c:	90 e0       	ldi	r25, 0x00	; 0
     37e:	90 93 4d 01 	sts	0x014D, r25
     382:	80 93 4c 01 	sts	0x014C, r24
	midi_note_number = note;
     386:	40 93 b4 01 	sts	0x01B4, r20
	if (velocity == 0) {
     38a:	22 23       	and	r18, r18
     38c:	11 f4       	brne	.+4      	; 0x392 <note_on_event+0x18>
		
		PORTF &= ~(1<<GATE);
     38e:	89 98       	cbi	0x11, 1	; 17
     390:	08 95       	ret
	} else {
		PORTF |= (1<<GATE);
     392:	89 9a       	sbi	0x11, 1	; 17
     394:	08 95       	ret

00000396 <note_off_event>:
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	PORTF &= ~(1<<GATE);
     396:	89 98       	cbi	0x11, 1	; 17
}
     398:	08 95       	ret

0000039a <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     39a:	87 e2       	ldi	r24, 0x27	; 39
     39c:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     3a0:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     3a4:	88 e9       	ldi	r24, 0x98	; 152
     3a6:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     3aa:	08 95       	ret

000003ac <__vector_13>:
	THOUS,
};



ISR (USART_RX_vect) { // USART receive interrupt
     3ac:	1f 92       	push	r1
     3ae:	0f 92       	push	r0
     3b0:	0f b6       	in	r0, 0x3f	; 63
     3b2:	0f 92       	push	r0
     3b4:	11 24       	eor	r1, r1
     3b6:	2f 93       	push	r18
     3b8:	3f 93       	push	r19
     3ba:	4f 93       	push	r20
     3bc:	5f 93       	push	r21
     3be:	6f 93       	push	r22
     3c0:	7f 93       	push	r23
     3c2:	8f 93       	push	r24
     3c4:	9f 93       	push	r25
     3c6:	af 93       	push	r26
     3c8:	bf 93       	push	r27
     3ca:	ef 93       	push	r30
     3cc:	ff 93       	push	r31
     3ce:	cf 93       	push	r28
     3d0:	df 93       	push	r29
     3d2:	0f 92       	push	r0
     3d4:	cd b7       	in	r28, 0x3d	; 61
     3d6:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     3d8:	80 91 c6 00 	lds	r24, 0x00C6
     3dc:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte);	
     3de:	84 ed       	ldi	r24, 0xD4	; 212
     3e0:	92 e0       	ldi	r25, 0x02	; 2
     3e2:	61 e0       	ldi	r22, 0x01	; 1
     3e4:	ae 01       	movw	r20, r28
     3e6:	4f 5f       	subi	r20, 0xFF	; 255
     3e8:	5f 4f       	sbci	r21, 0xFF	; 255
     3ea:	0e 94 ed 0a 	call	0x15da	; 0x15da <midi_device_input>
	  	
}
     3ee:	0f 90       	pop	r0
     3f0:	df 91       	pop	r29
     3f2:	cf 91       	pop	r28
     3f4:	ff 91       	pop	r31
     3f6:	ef 91       	pop	r30
     3f8:	bf 91       	pop	r27
     3fa:	af 91       	pop	r26
     3fc:	9f 91       	pop	r25
     3fe:	8f 91       	pop	r24
     400:	7f 91       	pop	r23
     402:	6f 91       	pop	r22
     404:	5f 91       	pop	r21
     406:	4f 91       	pop	r20
     408:	3f 91       	pop	r19
     40a:	2f 91       	pop	r18
     40c:	0f 90       	pop	r0
     40e:	0f be       	out	0x3f, r0	; 63
     410:	0f 90       	pop	r0
     412:	1f 90       	pop	r1
     414:	18 95       	reti

00000416 <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
     416:	1f 92       	push	r1
     418:	0f 92       	push	r0
     41a:	0f b6       	in	r0, 0x3f	; 63
     41c:	0f 92       	push	r0
     41e:	11 24       	eor	r1, r1
		//place = 0;
	//}
	

	
}	
     420:	0f 90       	pop	r0
     422:	0f be       	out	0x3f, r0	; 63
     424:	0f 90       	pop	r0
     426:	1f 90       	pop	r1
     428:	18 95       	reti

0000042a <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     42a:	80 e8       	ldi	r24, 0x80	; 128
     42c:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     42e:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     430:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     432:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     434:	9a 9a       	sbi	0x13, 2	; 19
	//PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
	PORTG |= (1<<TUNE_SELECT);
     436:	a2 9a       	sbi	0x14, 2	; 20
	
	setup_spi(); 
     438:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     43c:	a9 ed       	ldi	r26, 0xD9	; 217
     43e:	b0 e0       	ldi	r27, 0x00	; 0
     440:	8c 91       	ld	r24, X
     442:	80 6c       	ori	r24, 0xC0	; 192
     444:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     446:	ea ed       	ldi	r30, 0xDA	; 218
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	80 81       	ld	r24, Z
     44c:	80 6c       	ori	r24, 0xC0	; 192
     44e:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     450:	81 b1       	in	r24, 0x01	; 1
     452:	8f ef       	ldi	r24, 0xFF	; 255
     454:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     456:	92 b1       	in	r25, 0x02	; 2
     458:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     45a:	8c 91       	ld	r24, X
     45c:	80 63       	ori	r24, 0x30	; 48
     45e:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     460:	80 81       	ld	r24, Z
     462:	8f 7c       	andi	r24, 0xCF	; 207
     464:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
     466:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     468:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     46c:	0e 94 bc 00 	call	0x178	; 0x178 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     470:	c4 ed       	ldi	r28, 0xD4	; 212
     472:	d2 e0       	ldi	r29, 0x02	; 2
     474:	ce 01       	movw	r24, r28
     476:	0e 94 bc 0a 	call	0x1578	; 0x1578 <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     47a:	ce 01       	movw	r24, r28
     47c:	6d eb       	ldi	r22, 0xBD	; 189
     47e:	71 e0       	ldi	r23, 0x01	; 1
     480:	0e 94 84 0a 	call	0x1508	; 0x1508 <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     484:	ce 01       	movw	r24, r28
     486:	6b ec       	ldi	r22, 0xCB	; 203
     488:	71 e0       	ldi	r23, 0x01	; 1
     48a:	0e 94 88 0a 	call	0x1510	; 0x1510 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     48e:	0e 94 cd 01 	call	0x39a	; 0x39a <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     492:	0e 94 79 03 	call	0x6f2	; 0x6f2 <update_spi>
	//TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
	//TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms
	

		
	sei(); //enable global interrupts
     496:	78 94       	sei
	
	////set initial pitch offset CVs
	vco1_init_cv = set_vco_init_cv(VCO1);
     498:	80 e0       	ldi	r24, 0x00	; 0
     49a:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <set_vco_init_cv>
     49e:	90 93 cd 02 	sts	0x02CD, r25
     4a2:	80 93 cc 02 	sts	0x02CC, r24
	vco2_init_cv = set_vco_init_cv(VCO2);
     4a6:	81 e0       	ldi	r24, 0x01	; 1
     4a8:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <set_vco_init_cv>
     4ac:	90 93 cb 02 	sts	0x02CB, r25
     4b0:	80 93 ca 02 	sts	0x02CA, r24
	value_to_display = vco1_init_cv;
     4b4:	80 91 cc 02 	lds	r24, 0x02CC
     4b8:	90 91 cd 02 	lds	r25, 0x02CD
     4bc:	90 93 4d 01 	sts	0x014D, r25
     4c0:	80 93 4c 01 	sts	0x014C, r24
	
	tune_octave(1);
     4c4:	81 e0       	ldi	r24, 0x01	; 1
     4c6:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	tune_octave(2);
     4ca:	82 e0       	ldi	r24, 0x02	; 2
     4cc:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	tune_octave(3);
     4d0:	83 e0       	ldi	r24, 0x03	; 3
     4d2:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	tune_octave(4);
     4d6:	84 e0       	ldi	r24, 0x04	; 4
     4d8:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	tune_octave(5);
     4dc:	85 e0       	ldi	r24, 0x05	; 5
     4de:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	tune_octave(6);
     4e2:	86 e0       	ldi	r24, 0x06	; 6
     4e4:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	tune_octave(7);
     4e8:	87 e0       	ldi	r24, 0x07	; 7
     4ea:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	tune_octave(8);
     4ee:	88 e0       	ldi	r24, 0x08	; 8
     4f0:	0e 94 86 06 	call	0xd0c	; 0xd0c <tune_octave>
	//tune_octave(9);	
	

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     4f4:	8e 01       	movw	r16, r28
		//PORTB |= (1<<ARP_SYNC_LED);
		//value_to_display = TCNT0;
		
		display_dec(value_to_display, digit[place]);
     4f6:	c8 e4       	ldi	r28, 0x48	; 72
     4f8:	d1 e0       	ldi	r29, 0x01	; 1
	//tune_octave(9);	
	

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     4fa:	c8 01       	movw	r24, r16
     4fc:	0e 94 17 0d 	call	0x1a2e	; 0x1a2e <midi_device_process>
		//PORTB |= (1<<ARP_SYNC_LED);
		//value_to_display = TCNT0;
		
		display_dec(value_to_display, digit[place]);
     500:	80 91 4c 01 	lds	r24, 0x014C
     504:	90 91 4d 01 	lds	r25, 0x014D
     508:	20 91 b2 01 	lds	r18, 0x01B2
     50c:	fe 01       	movw	r30, r28
     50e:	e2 0f       	add	r30, r18
     510:	f1 1d       	adc	r31, r1
     512:	60 81       	ld	r22, Z
     514:	0e 94 f6 00 	call	0x1ec	; 0x1ec <display_dec>
			
		scan_pots_and_update_control_voltages();
     518:	0e 94 a5 02 	call	0x54a	; 0x54a <scan_pots_and_update_control_voltages>

			
		//do SPI read/write every 5 interrupts (16.5 ms)
		if (switch_timer++ == 5)
     51c:	80 91 b3 01 	lds	r24, 0x01B3
     520:	98 2f       	mov	r25, r24
     522:	9f 5f       	subi	r25, 0xFF	; 255
     524:	90 93 b3 01 	sts	0x01B3, r25
     528:	85 30       	cpi	r24, 0x05	; 5
     52a:	21 f4       	brne	.+8      	; 0x534 <main+0x10a>
		{
			switch_timer = 0;
     52c:	10 92 b3 01 	sts	0x01B3, r1
			update_spi();
     530:	0e 94 79 03 	call	0x6f2	; 0x6f2 <update_spi>
				
		}
			
		//increment digit display place
		if (place++ == 3) //post increment
     534:	80 91 b2 01 	lds	r24, 0x01B2
     538:	98 2f       	mov	r25, r24
     53a:	9f 5f       	subi	r25, 0xFF	; 255
     53c:	90 93 b2 01 	sts	0x01B2, r25
     540:	83 30       	cpi	r24, 0x03	; 3
     542:	d9 f6       	brne	.-74     	; 0x4fa <main+0xd0>
		{
			place = 0;
     544:	10 92 b2 01 	sts	0x01B2, r1
     548:	d8 cf       	rjmp	.-80     	; 0x4fa <main+0xd0>

0000054a <scan_pots_and_update_control_voltages>:
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     54a:	ef 92       	push	r14
     54c:	ff 92       	push	r15
     54e:	0f 93       	push	r16
     550:	1f 93       	push	r17
     552:	cf 93       	push	r28
     554:	df 93       	push	r29

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     556:	0c e6       	ldi	r16, 0x6C	; 108
     558:	11 e0       	ldi	r17, 0x01	; 1
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     55a:	ee 24       	eor	r14, r14
     55c:	ff 24       	eor	r15, r15
     55e:	e3 94       	inc	r14
     560:	c0 e0       	ldi	r28, 0x00	; 0
     562:	d0 e0       	ldi	r29, 0x00	; 0
     564:	06 c0       	rjmp	.+12     	; 0x572 <scan_pots_and_update_control_voltages+0x28>

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     566:	21 96       	adiw	r28, 0x01	; 1
     568:	08 94       	sec
     56a:	e1 1c       	adc	r14, r1
     56c:	f1 1c       	adc	r15, r1
     56e:	0e 5f       	subi	r16, 0xFE	; 254
     570:	1f 4f       	sbci	r17, 0xFF	; 255
	{

		adc_value = read_pot(POTMUX_EN0, i);
     572:	86 e0       	ldi	r24, 0x06	; 6
     574:	6c 2f       	mov	r22, r28
     576:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     57a:	90 93 b8 01 	sts	0x01B8, r25
     57e:	80 93 b7 01 	sts	0x01B7, r24
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
     582:	ce 01       	movw	r24, r28
     584:	08 97       	sbiw	r24, 0x08	; 8
     586:	82 30       	cpi	r24, 0x02	; 2
     588:	91 05       	cpc	r25, r1
     58a:	08 f0       	brcs	.+2      	; 0x58e <scan_pots_and_update_control_voltages+0x44>
     58c:	41 c0       	rjmp	.+130    	; 0x610 <scan_pots_and_update_control_voltages+0xc6>
		{
			uint16_t tune_value = vco2_init_cv;//6303;//9759; //init CV offset of about -5.8V
     58e:	20 91 ca 02 	lds	r18, 0x02CA
     592:	30 91 cb 02 	lds	r19, 0x02CB
			if (i == 9) tune_value = vco1_init_cv;//-= 1638; //add an octave (1V) to VCO2 pitch
     596:	c9 30       	cpi	r28, 0x09	; 9
     598:	d1 05       	cpc	r29, r1
     59a:	21 f4       	brne	.+8      	; 0x5a4 <scan_pots_and_update_control_voltages+0x5a>
     59c:	20 91 cc 02 	lds	r18, 0x02CC
     5a0:	30 91 cd 02 	lds	r19, 0x02CD
			if (adc_value >= 512) {
     5a4:	80 91 b7 01 	lds	r24, 0x01B7
     5a8:	90 91 b8 01 	lds	r25, 0x01B8
     5ac:	42 e0       	ldi	r20, 0x02	; 2
     5ae:	80 30       	cpi	r24, 0x00	; 0
     5b0:	94 07       	cpc	r25, r20
     5b2:	c0 f0       	brcs	.+48     	; 0x5e4 <scan_pots_and_update_control_voltages+0x9a>
				set_control_voltage(pot_decoder_0[i],(tune_value + (adc_value - 512)));
     5b4:	60 91 b7 01 	lds	r22, 0x01B7
     5b8:	70 91 b8 01 	lds	r23, 0x01B8
     5bc:	60 50       	subi	r22, 0x00	; 0
     5be:	72 40       	sbci	r23, 0x02	; 2
     5c0:	62 0f       	add	r22, r18
     5c2:	73 1f       	adc	r23, r19
     5c4:	f8 01       	movw	r30, r16
     5c6:	80 81       	ld	r24, Z
     5c8:	91 81       	ldd	r25, Z+1	; 0x01
     5ca:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value - 512;
     5ce:	80 91 b7 01 	lds	r24, 0x01B7
     5d2:	90 91 b8 01 	lds	r25, 0x01B8
     5d6:	80 50       	subi	r24, 0x00	; 0
     5d8:	92 40       	sbci	r25, 0x02	; 2
     5da:	90 93 b6 01 	sts	0x01B6, r25
     5de:	80 93 b5 01 	sts	0x01B5, r24
     5e2:	29 c0       	rjmp	.+82     	; 0x636 <scan_pots_and_update_control_voltages+0xec>
			} else {
				set_control_voltage(pot_decoder_0[i],(tune_value - (512- adc_value)));
     5e4:	60 91 b7 01 	lds	r22, 0x01B7
     5e8:	70 91 b8 01 	lds	r23, 0x01B8
     5ec:	60 50       	subi	r22, 0x00	; 0
     5ee:	72 40       	sbci	r23, 0x02	; 2
     5f0:	62 0f       	add	r22, r18
     5f2:	73 1f       	adc	r23, r19
     5f4:	f8 01       	movw	r30, r16
     5f6:	80 81       	ld	r24, Z
     5f8:	91 81       	ldd	r25, Z+1	; 0x01
     5fa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value;
     5fe:	80 91 b7 01 	lds	r24, 0x01B7
     602:	90 91 b8 01 	lds	r25, 0x01B8
     606:	90 93 b6 01 	sts	0x01B6, r25
     60a:	80 93 b5 01 	sts	0x01B5, r24
     60e:	13 c0       	rjmp	.+38     	; 0x636 <scan_pots_and_update_control_voltages+0xec>
			}

		} else if (i == 11) //exception to handle ARP_RATE pot
     610:	cb 30       	cpi	r28, 0x0B	; 11
     612:	d1 05       	cpc	r29, r1
     614:	09 f4       	brne	.+2      	; 0x618 <scan_pots_and_update_control_voltages+0xce>
     616:	a7 cf       	rjmp	.-178    	; 0x566 <scan_pots_and_update_control_voltages+0x1c>
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_control_voltage(pot_decoder_0[i], adc_value << 4);
     618:	60 91 b7 01 	lds	r22, 0x01B7
     61c:	70 91 b8 01 	lds	r23, 0x01B8
     620:	62 95       	swap	r22
     622:	72 95       	swap	r23
     624:	70 7f       	andi	r23, 0xF0	; 240
     626:	76 27       	eor	r23, r22
     628:	60 7f       	andi	r22, 0xF0	; 240
     62a:	76 27       	eor	r23, r22
     62c:	f8 01       	movw	r30, r16
     62e:	80 81       	ld	r24, Z
     630:	91 81       	ldd	r25, Z+1	; 0x01
     632:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     636:	f0 e1       	ldi	r31, 0x10	; 16
     638:	ef 16       	cp	r14, r31
     63a:	f1 04       	cpc	r15, r1
     63c:	0c f4       	brge	.+2      	; 0x640 <scan_pots_and_update_control_voltages+0xf6>
     63e:	93 cf       	rjmp	.-218    	; 0x566 <scan_pots_and_update_control_voltages+0x1c>
     640:	0e e4       	ldi	r16, 0x4E	; 78
     642:	11 e0       	ldi	r17, 0x01	; 1
     644:	c1 e0       	ldi	r28, 0x01	; 1
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     646:	87 e0       	ldi	r24, 0x07	; 7
     648:	6c 2f       	mov	r22, r28
     64a:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     64e:	90 93 b8 01 	sts	0x01B8, r25
     652:	80 93 b7 01 	sts	0x01B7, r24
		set_control_voltage(pot_decoder_1[i], adc_value <<4);
     656:	60 91 b7 01 	lds	r22, 0x01B7
     65a:	70 91 b8 01 	lds	r23, 0x01B8
     65e:	62 95       	swap	r22
     660:	72 95       	swap	r23
     662:	70 7f       	andi	r23, 0xF0	; 240
     664:	76 27       	eor	r23, r22
     666:	60 7f       	andi	r22, 0xF0	; 240
     668:	76 27       	eor	r23, r22
     66a:	f8 01       	movw	r30, r16
     66c:	81 91       	ld	r24, Z+
     66e:	91 91       	ld	r25, Z+
     670:	8f 01       	movw	r16, r30
     672:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
     676:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
	}
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     678:	c0 31       	cpi	r28, 0x10	; 16
     67a:	29 f7       	brne	.-54     	; 0x646 <scan_pots_and_update_control_voltages+0xfc>

	}
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	set_control_voltage(&vco1_pitch_cv, vco1_pitch_table[midi_note_number]);
     67c:	e0 91 b4 01 	lds	r30, 0x01B4
     680:	f0 e0       	ldi	r31, 0x00	; 0
     682:	ee 0f       	add	r30, r30
     684:	ff 1f       	adc	r31, r31
     686:	e6 53       	subi	r30, 0x36	; 54
     688:	fe 4f       	sbci	r31, 0xFE	; 254
     68a:	60 81       	ld	r22, Z
     68c:	71 81       	ldd	r23, Z+1	; 0x01
     68e:	8c e3       	ldi	r24, 0x3C	; 60
     690:	91 e0       	ldi	r25, 0x01	; 1
     692:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&vco2_pitch_cv, 0);
     696:	8a e3       	ldi	r24, 0x3A	; 58
     698:	91 e0       	ldi	r25, 0x01	; 1
     69a:	60 e0       	ldi	r22, 0x00	; 0
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     6a2:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     6a4:	a1 9a       	sbi	0x14, 1	; 20
	
	
     6a6:	df 91       	pop	r29
     6a8:	cf 91       	pop	r28
     6aa:	1f 91       	pop	r17
     6ac:	0f 91       	pop	r16
     6ae:	ff 90       	pop	r15
     6b0:	ef 90       	pop	r14
     6b2:	08 95       	ret

000006b4 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     6b4:	84 b1       	in	r24, 0x04	; 4
     6b6:	87 62       	ori	r24, 0x27	; 39
     6b8:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     6ba:	ec ed       	ldi	r30, 0xDC	; 220
     6bc:	f0 e0       	ldi	r31, 0x00	; 0
     6be:	80 81       	ld	r24, Z
     6c0:	8c 65       	ori	r24, 0x5C	; 92
     6c2:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     6c4:	85 b1       	in	r24, 0x05	; 5
     6c6:	89 7d       	andi	r24, 0xD9	; 217
     6c8:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     6ca:	ed ed       	ldi	r30, 0xDD	; 221
     6cc:	f0 e0       	ldi	r31, 0x00	; 0
     6ce:	80 81       	ld	r24, Z
     6d0:	83 7f       	andi	r24, 0xF3	; 243
     6d2:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     6d4:	80 e5       	ldi	r24, 0x50	; 80
     6d6:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     6d8:	80 81       	ld	r24, Z
     6da:	87 7f       	andi	r24, 0xF7	; 247
     6dc:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     6de:	80 81       	ld	r24, Z
     6e0:	87 7f       	andi	r24, 0xF7	; 247
     6e2:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     6e4:	80 81       	ld	r24, Z
     6e6:	88 60       	ori	r24, 0x08	; 8
     6e8:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     6ea:	80 81       	ld	r24, Z
     6ec:	8f 7e       	andi	r24, 0xEF	; 239
     6ee:	80 83       	st	Z, r24
	
}
     6f0:	08 95       	ret

000006f2 <update_spi>:

void update_spi(void) {
     6f2:	0f 93       	push	r16
     6f4:	1f 93       	push	r17
     6f6:	cf 93       	push	r28
     6f8:	df 93       	push	r29
	
			SPI_PORT |= SPI_SW_LATCH;
     6fa:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			SPDR =
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     6fc:	c0 91 bf 01 	lds	r28, 0x01BF
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     700:	40 91 bf 01 	lds	r20, 0x01BF
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     704:	00 91 bf 01 	lds	r16, 0x01BF
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     708:	80 91 bf 01 	lds	r24, 0x01BF
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     70c:	a0 91 bf 01 	lds	r26, 0x01BF
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     710:	60 91 bf 01 	lds	r22, 0x01BF
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     714:	20 91 bf 01 	lds	r18, 0x01BF
			ISW8_SW_ON << ISW8_LED;
     718:	90 91 c4 01 	lds	r25, 0x01C4
     71c:	97 95       	ror	r25
     71e:	99 27       	eor	r25, r25
     720:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     722:	81 70       	andi	r24, 0x01	; 1
     724:	98 2b       	or	r25, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     726:	cc 1f       	adc	r28, r28
     728:	cc 27       	eor	r28, r28
     72a:	cc 1f       	adc	r28, r28
     72c:	cc 0f       	add	r28, r28
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     72e:	c9 2b       	or	r28, r25
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     730:	46 95       	lsr	r20
     732:	46 95       	lsr	r20
     734:	50 e0       	ldi	r21, 0x00	; 0
     736:	41 70       	andi	r20, 0x01	; 1
     738:	50 70       	andi	r21, 0x00	; 0
     73a:	ca 01       	movw	r24, r20
     73c:	88 0f       	add	r24, r24
     73e:	99 1f       	adc	r25, r25
     740:	88 0f       	add	r24, r24
     742:	99 1f       	adc	r25, r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     744:	8c 2b       	or	r24, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     746:	06 95       	lsr	r16
     748:	10 e0       	ldi	r17, 0x00	; 0
     74a:	01 70       	andi	r16, 0x01	; 1
     74c:	10 70       	andi	r17, 0x00	; 0
     74e:	e8 01       	movw	r28, r16
     750:	cc 0f       	add	r28, r28
     752:	dd 1f       	adc	r29, r29
     754:	cc 0f       	add	r28, r28
     756:	dd 1f       	adc	r29, r29
     758:	cc 0f       	add	r28, r28
     75a:	dd 1f       	adc	r29, r29
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     75c:	c8 2b       	or	r28, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     75e:	a2 95       	swap	r26
     760:	af 70       	andi	r26, 0x0F	; 15
     762:	b0 e0       	ldi	r27, 0x00	; 0
     764:	a1 70       	andi	r26, 0x01	; 1
     766:	b0 70       	andi	r27, 0x00	; 0
     768:	fd 01       	movw	r30, r26
     76a:	e2 95       	swap	r30
     76c:	f2 95       	swap	r31
     76e:	f0 7f       	andi	r31, 0xF0	; 240
     770:	fe 27       	eor	r31, r30
     772:	e0 7f       	andi	r30, 0xF0	; 240
     774:	fe 27       	eor	r31, r30
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     776:	ec 2b       	or	r30, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     778:	62 95       	swap	r22
     77a:	66 95       	lsr	r22
     77c:	67 70       	andi	r22, 0x07	; 7
     77e:	70 e0       	ldi	r23, 0x00	; 0
     780:	61 70       	andi	r22, 0x01	; 1
     782:	70 70       	andi	r23, 0x00	; 0
     784:	ab 01       	movw	r20, r22
     786:	44 0f       	add	r20, r20
     788:	55 1f       	adc	r21, r21
     78a:	42 95       	swap	r20
     78c:	52 95       	swap	r21
     78e:	50 7f       	andi	r21, 0xF0	; 240
     790:	54 27       	eor	r21, r20
     792:	40 7f       	andi	r20, 0xF0	; 240
     794:	54 27       	eor	r21, r20
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     796:	4e 2b       	or	r20, r30
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     798:	22 95       	swap	r18
     79a:	26 95       	lsr	r18
     79c:	26 95       	lsr	r18
     79e:	23 70       	andi	r18, 0x03	; 3
     7a0:	30 e0       	ldi	r19, 0x00	; 0
     7a2:	21 70       	andi	r18, 0x01	; 1
     7a4:	30 70       	andi	r19, 0x00	; 0
     7a6:	c9 01       	movw	r24, r18
     7a8:	00 24       	eor	r0, r0
     7aa:	96 95       	lsr	r25
     7ac:	87 95       	ror	r24
     7ae:	07 94       	ror	r0
     7b0:	96 95       	lsr	r25
     7b2:	87 95       	ror	r24
     7b4:	07 94       	ror	r0
     7b6:	98 2f       	mov	r25, r24
     7b8:	80 2d       	mov	r24, r0
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     7ba:	84 2b       	or	r24, r20
     7bc:	8e bd       	out	0x2e, r24	; 46
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
			ISW8_SW_ON << ISW8_LED;
			
			while (!(SPSR & (1<<SPIF)));
     7be:	0d b4       	in	r0, 0x2d	; 45
     7c0:	07 fe       	sbrs	r0, 7
     7c2:	fd cf       	rjmp	.-6      	; 0x7be <update_spi+0xcc>
			
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = SPDR;
     7c4:	8e b5       	in	r24, 0x2e	; 46
     7c6:	80 93 c1 01 	sts	0x01C1, r24
			
			spi_sw_current_state ^= spi_sw_previous_state;
     7ca:	80 91 c1 01 	lds	r24, 0x01C1
     7ce:	90 91 c0 01 	lds	r25, 0x01C0
     7d2:	89 27       	eor	r24, r25
     7d4:	80 93 c1 01 	sts	0x01C1, r24
			spi_sw_previous_state ^= spi_sw_current_state;
     7d8:	80 91 c0 01 	lds	r24, 0x01C0
     7dc:	90 91 c1 01 	lds	r25, 0x01C1
     7e0:	89 27       	eor	r24, r25
     7e2:	80 93 c0 01 	sts	0x01C0, r24
			spi_sw_current_state &= spi_sw_previous_state;
     7e6:	80 91 c1 01 	lds	r24, 0x01C1
     7ea:	90 91 c0 01 	lds	r25, 0x01C0
     7ee:	89 23       	and	r24, r25
     7f0:	80 93 c1 01 	sts	0x01C1, r24
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution.
     7f4:	80 91 bf 01 	lds	r24, 0x01BF
     7f8:	90 91 c1 01 	lds	r25, 0x01C1
     7fc:	89 27       	eor	r24, r25
     7fe:	80 93 bf 01 	sts	0x01BF, r24
			
			//SHIFT 4th BYTE
			SPDR = 0; //no LEDs connected in current test set up
     802:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     804:	0d b4       	in	r0, 0x2d	; 45
     806:	07 fe       	sbrs	r0, 7
     808:	fd cf       	rjmp	.-6      	; 0x804 <update_spi+0x112>
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			sw_latch_four = SPDR;
     80a:	8e b5       	in	r24, 0x2e	; 46
     80c:	80 93 be 01 	sts	0x01BE, r24
			//toggling not implemented here yet.
			ISW12_SW_ON = (sw_latch_four >> ISW12_SW) & 1;
     810:	80 91 be 01 	lds	r24, 0x01BE
     814:	82 95       	swap	r24
     816:	86 95       	lsr	r24
     818:	87 70       	andi	r24, 0x07	; 7
     81a:	81 70       	andi	r24, 0x01	; 1
     81c:	80 93 c7 01 	sts	0x01C7, r24
			//check if ISW13_SW bit is set
			ISW13_SW_ON = (sw_latch_four >> ISW13_SW) & 1;
     820:	80 91 be 01 	lds	r24, 0x01BE
     824:	82 95       	swap	r24
     826:	86 95       	lsr	r24
     828:	86 95       	lsr	r24
     82a:	83 70       	andi	r24, 0x03	; 3
     82c:	81 70       	andi	r24, 0x01	; 1
     82e:	80 93 c6 01 	sts	0x01C6, r24

			
			//SHIFT 3th BYTE
			SPDR = 0;
     832:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     834:	0d b4       	in	r0, 0x2d	; 45
     836:	07 fe       	sbrs	r0, 7
     838:	fd cf       	rjmp	.-6      	; 0x834 <update_spi+0x142>

			//SHIFT 2th BYTE
			SPDR = 0;
     83a:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     83c:	0d b4       	in	r0, 0x2d	; 45
     83e:	07 fe       	sbrs	r0, 7
     840:	fd cf       	rjmp	.-6      	; 0x83c <update_spi+0x14a>
			
			//SHIFT 1st BYTE
			
			SPDR = (ISW12_SW_ON << ISW12_LED) | (ISW11_SW_ON << ISW11_LED) | (ISW9_SW_ON << ISW9_LED); 
     842:	20 91 c7 01 	lds	r18, 0x01C7
     846:	80 91 c8 01 	lds	r24, 0x01C8
     84a:	90 91 c9 01 	lds	r25, 0x01C9
     84e:	22 0f       	add	r18, r18
     850:	22 0f       	add	r18, r18
     852:	87 95       	ror	r24
     854:	88 27       	eor	r24, r24
     856:	87 95       	ror	r24
     858:	82 2b       	or	r24, r18
     85a:	89 2b       	or	r24, r25
     85c:	8e bd       	out	0x2e, r24	; 46
			//Wait for SPI shift to complete
			while (!(SPSR & (1<<SPIF)));
     85e:	0d b4       	in	r0, 0x2d	; 45
     860:	07 fe       	sbrs	r0, 7
     862:	fd cf       	rjmp	.-6      	; 0x85e <update_spi+0x16c>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     864:	ed ed       	ldi	r30, 0xDD	; 221
     866:	f0 e0       	ldi	r31, 0x00	; 0
     868:	80 81       	ld	r24, Z
     86a:	87 7f       	andi	r24, 0xF7	; 247
     86c:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     86e:	80 81       	ld	r24, Z
     870:	88 60       	ori	r24, 0x08	; 8
     872:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     874:	2d 98       	cbi	0x05, 5	; 5
			
			//now read switches directly connected to MCU
			//this toggle code works, but I haven't figured out how it works
			//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
			current_sw_state = SWITCH_PORT;
     876:	8f b1       	in	r24, 0x0f	; 15
     878:	80 93 c2 01 	sts	0x01C2, r24
			current_sw_state ^= previous_sw_state;
     87c:	80 91 c2 01 	lds	r24, 0x01C2
     880:	90 91 c3 01 	lds	r25, 0x01C3
     884:	89 27       	eor	r24, r25
     886:	80 93 c2 01 	sts	0x01C2, r24
			previous_sw_state ^= current_sw_state;
     88a:	80 91 c3 01 	lds	r24, 0x01C3
     88e:	90 91 c2 01 	lds	r25, 0x01C2
     892:	89 27       	eor	r24, r25
     894:	80 93 c3 01 	sts	0x01C3, r24
			current_sw_state &= previous_sw_state;
     898:	80 91 c2 01 	lds	r24, 0x01C2
     89c:	90 91 c3 01 	lds	r25, 0x01C3
     8a0:	89 23       	and	r24, r25
     8a2:	80 93 c2 01 	sts	0x01C2, r24
			
			if (current_sw_state & (1<<ISW8_SW))
     8a6:	80 91 c2 01 	lds	r24, 0x01C2
     8aa:	82 ff       	sbrs	r24, 2
     8ac:	06 c0       	rjmp	.+12     	; 0x8ba <update_spi+0x1c8>
			{
				ISW8_SW_ON ^= 1 << 0; //toggle switch state
     8ae:	90 91 c4 01 	lds	r25, 0x01C4
     8b2:	81 e0       	ldi	r24, 0x01	; 1
     8b4:	89 27       	eor	r24, r25
     8b6:	80 93 c4 01 	sts	0x01C4, r24
			}
			
			if (current_sw_state & (1<<ISW11_SW)) {
     8ba:	80 91 c2 01 	lds	r24, 0x01C2
     8be:	84 ff       	sbrs	r24, 4
     8c0:	06 c0       	rjmp	.+12     	; 0x8ce <update_spi+0x1dc>
				
				ISW11_SW_ON ^= 1 << 0; //toggle switch state
     8c2:	90 91 c8 01 	lds	r25, 0x01C8
     8c6:	81 e0       	ldi	r24, 0x01	; 1
     8c8:	89 27       	eor	r24, r25
     8ca:	80 93 c8 01 	sts	0x01C8, r24
			}
			
			if (current_sw_state & (1<<ISW9_SW)) {
     8ce:	80 91 c2 01 	lds	r24, 0x01C2
     8d2:	83 ff       	sbrs	r24, 3
     8d4:	06 c0       	rjmp	.+12     	; 0x8e2 <update_spi+0x1f0>
				
				ISW9_SW_ON ^= 1 << 0; //toggle switch state
     8d6:	90 91 c9 01 	lds	r25, 0x01C9
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	89 27       	eor	r24, r25
     8de:	80 93 c9 01 	sts	0x01C9, r24
			}
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     8e2:	ed ed       	ldi	r30, 0xDD	; 221
     8e4:	f0 e0       	ldi	r31, 0x00	; 0
     8e6:	80 81       	ld	r24, Z
     8e8:	8f 7b       	andi	r24, 0xBF	; 191
     8ea:	80 83       	st	Z, r24
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     8ec:	40 91 bf 01 	lds	r20, 0x01BF
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8f0:	30 91 bf 01 	lds	r19, 0x01BF
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     8f4:	c0 91 bf 01 	lds	r28, 0x01BF
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     8f8:	00 91 bf 01 	lds	r16, 0x01BF
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     8fc:	60 91 bf 01 	lds	r22, 0x01BF
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     900:	a0 91 bf 01 	lds	r26, 0x01BF
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     904:	20 91 bf 01 	lds	r18, 0x01BF
			ISW8_SW_ON << BMOD;
     908:	80 91 c4 01 	lds	r24, 0x01C4
     90c:	82 95       	swap	r24
     90e:	80 7f       	andi	r24, 0xF0	; 240
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     910:	36 95       	lsr	r19
     912:	36 95       	lsr	r19
     914:	31 70       	andi	r19, 0x01	; 1
     916:	38 2b       	or	r19, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     918:	10 e0       	ldi	r17, 0x00	; 0
     91a:	01 70       	andi	r16, 0x01	; 1
     91c:	10 70       	andi	r17, 0x00	; 0
     91e:	c8 01       	movw	r24, r16
     920:	88 0f       	add	r24, r24
     922:	99 1f       	adc	r25, r25
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     924:	83 2b       	or	r24, r19
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     926:	a2 95       	swap	r26
     928:	a6 95       	lsr	r26
     92a:	a7 70       	andi	r26, 0x07	; 7
     92c:	a7 95       	ror	r26
     92e:	aa 27       	eor	r26, r26
     930:	a7 95       	ror	r26
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     932:	8a 2b       	or	r24, r26
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     934:	44 1f       	adc	r20, r20
     936:	44 27       	eor	r20, r20
     938:	44 1f       	adc	r20, r20
     93a:	44 0f       	add	r20, r20
     93c:	44 0f       	add	r20, r20
     93e:	44 0f       	add	r20, r20
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     940:	48 2b       	or	r20, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     942:	c6 95       	lsr	r28
     944:	d0 e0       	ldi	r29, 0x00	; 0
     946:	c1 70       	andi	r28, 0x01	; 1
     948:	d0 70       	andi	r29, 0x00	; 0
     94a:	de 01       	movw	r26, r28
     94c:	aa 0f       	add	r26, r26
     94e:	bb 1f       	adc	r27, r27
     950:	aa 0f       	add	r26, r26
     952:	bb 1f       	adc	r27, r27
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     954:	a4 2b       	or	r26, r20
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     956:	62 95       	swap	r22
     958:	6f 70       	andi	r22, 0x0F	; 15
     95a:	70 e0       	ldi	r23, 0x00	; 0
     95c:	61 70       	andi	r22, 0x01	; 1
     95e:	70 70       	andi	r23, 0x00	; 0
     960:	ab 01       	movw	r20, r22
     962:	00 24       	eor	r0, r0
     964:	56 95       	lsr	r21
     966:	47 95       	ror	r20
     968:	07 94       	ror	r0
     96a:	56 95       	lsr	r21
     96c:	47 95       	ror	r20
     96e:	07 94       	ror	r0
     970:	54 2f       	mov	r21, r20
     972:	40 2d       	mov	r20, r0
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     974:	4a 2b       	or	r20, r26
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     976:	22 95       	swap	r18
     978:	26 95       	lsr	r18
     97a:	26 95       	lsr	r18
     97c:	23 70       	andi	r18, 0x03	; 3
     97e:	30 e0       	ldi	r19, 0x00	; 0
     980:	21 70       	andi	r18, 0x01	; 1
     982:	30 70       	andi	r19, 0x00	; 0
     984:	c9 01       	movw	r24, r18
     986:	88 0f       	add	r24, r24
     988:	99 1f       	adc	r25, r25
     98a:	82 95       	swap	r24
     98c:	92 95       	swap	r25
     98e:	90 7f       	andi	r25, 0xF0	; 240
     990:	98 27       	eor	r25, r24
     992:	80 7f       	andi	r24, 0xF0	; 240
     994:	98 27       	eor	r25, r24
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     996:	84 2b       	or	r24, r20
     998:	82 b9       	out	0x02, r24	; 2
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
			ISW8_SW_ON << BMOD;
			VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     99a:	80 81       	ld	r24, Z
     99c:	80 64       	ori	r24, 0x40	; 64
     99e:	80 83       	st	Z, r24
     9a0:	00 00       	nop
			_delay_us(1); //why is this delay here????
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     9a2:	80 81       	ld	r24, Z
     9a4:	8f 7b       	andi	r24, 0xBF	; 191
     9a6:	80 83       	st	Z, r24
			DATA_BUS = 0;
     9a8:	12 b8       	out	0x02, r1	; 2
			
			//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
			//need to make sure this doesn't interfere with anything else on this port
			EG2_POL_PORT ^= (-ISW9_SW_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     9aa:	90 81       	ld	r25, Z
     9ac:	80 91 c9 01 	lds	r24, 0x01C9
     9b0:	20 81       	ld	r18, Z
     9b2:	81 95       	neg	r24
     9b4:	82 27       	eor	r24, r18
     9b6:	80 71       	andi	r24, 0x10	; 16
     9b8:	89 27       	eor	r24, r25
     9ba:	80 83       	st	Z, r24
	
     9bc:	df 91       	pop	r29
     9be:	cf 91       	pop	r28
     9c0:	1f 91       	pop	r17
     9c2:	0f 91       	pop	r16
     9c4:	08 95       	ret

000009c6 <set_vco_init_cv>:
volatile uint16_t vco1_init_cv = 0;
volatile uint16_t vco2_init_cv = 0;

uint16_t vco1_pitch_table[128]= {0};
	
uint16_t set_vco_init_cv(uint8_t vco) {
     9c6:	2f 92       	push	r2
     9c8:	3f 92       	push	r3
     9ca:	4f 92       	push	r4
     9cc:	5f 92       	push	r5
     9ce:	6f 92       	push	r6
     9d0:	7f 92       	push	r7
     9d2:	8f 92       	push	r8
     9d4:	9f 92       	push	r9
     9d6:	af 92       	push	r10
     9d8:	bf 92       	push	r11
     9da:	cf 92       	push	r12
     9dc:	df 92       	push	r13
     9de:	ef 92       	push	r14
     9e0:	ff 92       	push	r15
     9e2:	0f 93       	push	r16
     9e4:	1f 93       	push	r17
     9e6:	cf 93       	push	r28
     9e8:	df 93       	push	r29
     9ea:	cd b7       	in	r28, 0x3d	; 61
     9ec:	de b7       	in	r29, 0x3e	; 62
     9ee:	28 97       	sbiw	r28, 0x08	; 8
     9f0:	0f b6       	in	r0, 0x3f	; 63
     9f2:	f8 94       	cli
     9f4:	de bf       	out	0x3e, r29	; 62
     9f6:	0f be       	out	0x3f, r0	; 63
     9f8:	cd bf       	out	0x3d, r28	; 61
     9fa:	08 2f       	mov	r16, r24
	//display_dec(vco, 3);
	
	
	
	uint16_t init_cv = 0;
	 timer1_clock |= (1<<CS11) | (1<<CS10);
     9fc:	80 91 d1 02 	lds	r24, 0x02D1
     a00:	83 60       	ori	r24, 0x03	; 3
     a02:	80 93 d1 02 	sts	0x02D1, r24
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     a06:	80 e2       	ldi	r24, 0x20	; 32
     a08:	91 e0       	ldi	r25, 0x01	; 1
     a0a:	60 e0       	ldi	r22, 0x00	; 0
     a0c:	70 e0       	ldi	r23, 0x00	; 0
     a0e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     a12:	82 e3       	ldi	r24, 0x32	; 50
     a14:	91 e0       	ldi	r25, 0x01	; 1
     a16:	60 e0       	ldi	r22, 0x00	; 0
     a18:	70 e0       	ldi	r23, 0x00	; 0
     a1a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     a1e:	84 e3       	ldi	r24, 0x34	; 52
     a20:	91 e0       	ldi	r25, 0x01	; 1
     a22:	60 e0       	ldi	r22, 0x00	; 0
     a24:	70 e0       	ldi	r23, 0x00	; 0
     a26:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     a2a:	80 eb       	ldi	r24, 0xB0	; 176
     a2c:	91 e0       	ldi	r25, 0x01	; 1
     a2e:	60 e0       	ldi	r22, 0x00	; 0
     a30:	70 e0       	ldi	r23, 0x00	; 0
     a32:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     a36:	84 e2       	ldi	r24, 0x24	; 36
     a38:	91 e0       	ldi	r25, 0x01	; 1
     a3a:	60 e0       	ldi	r22, 0x00	; 0
     a3c:	70 e0       	ldi	r23, 0x00	; 0
     a3e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     a42:	8e e2       	ldi	r24, 0x2E	; 46
     a44:	91 e0       	ldi	r25, 0x01	; 1
     a46:	60 e0       	ldi	r22, 0x00	; 0
     a48:	70 e0       	ldi	r23, 0x00	; 0
     a4a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     a4e:	80 e3       	ldi	r24, 0x30	; 48
     a50:	91 e0       	ldi	r25, 0x01	; 1
     a52:	60 e0       	ldi	r22, 0x00	; 0
     a54:	70 e0       	ldi	r23, 0x00	; 0
     a56:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     a5a:	82 e1       	ldi	r24, 0x12	; 18
     a5c:	91 e0       	ldi	r25, 0x01	; 1
     a5e:	60 e0       	ldi	r22, 0x00	; 0
     a60:	70 e0       	ldi	r23, 0x00	; 0
     a62:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     a66:	8c e1       	ldi	r24, 0x1C	; 28
     a68:	91 e0       	ldi	r25, 0x01	; 1
     a6a:	60 e0       	ldi	r22, 0x00	; 0
     a6c:	70 e0       	ldi	r23, 0x00	; 0
     a6e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     a72:	84 e1       	ldi	r24, 0x14	; 20
     a74:	91 e0       	ldi	r25, 0x01	; 1
     a76:	60 e0       	ldi	r22, 0x00	; 0
     a78:	70 e0       	ldi	r23, 0x00	; 0
     a7a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     a7e:	86 e1       	ldi	r24, 0x16	; 22
     a80:	91 e0       	ldi	r25, 0x01	; 1
     a82:	60 e0       	ldi	r22, 0x00	; 0
     a84:	70 e0       	ldi	r23, 0x00	; 0
     a86:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     a8a:	88 e1       	ldi	r24, 0x18	; 24
     a8c:	91 e0       	ldi	r25, 0x01	; 1
     a8e:	6f ef       	ldi	r22, 0xFF	; 255
     a90:	7f e3       	ldi	r23, 0x3F	; 63
     a92:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     a96:	8a e1       	ldi	r24, 0x1A	; 26
     a98:	91 e0       	ldi	r25, 0x01	; 1
     a9a:	60 e0       	ldi	r22, 0x00	; 0
     a9c:	70 e0       	ldi	r23, 0x00	; 0
     a9e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     aa2:	82 e2       	ldi	r24, 0x22	; 34
     aa4:	91 e0       	ldi	r25, 0x01	; 1
     aa6:	60 e0       	ldi	r22, 0x00	; 0
     aa8:	70 e0       	ldi	r23, 0x00	; 0
     aaa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     aae:	8c e0       	ldi	r24, 0x0C	; 12
     ab0:	91 e0       	ldi	r25, 0x01	; 1
     ab2:	60 e0       	ldi	r22, 0x00	; 0
     ab4:	70 e0       	ldi	r23, 0x00	; 0
     ab6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     aba:	88 e0       	ldi	r24, 0x08	; 8
     abc:	91 e0       	ldi	r25, 0x01	; 1
     abe:	60 e0       	ldi	r22, 0x00	; 0
     ac0:	70 e0       	ldi	r23, 0x00	; 0
     ac2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     ac6:	84 e0       	ldi	r24, 0x04	; 4
     ac8:	91 e0       	ldi	r25, 0x01	; 1
     aca:	6f ef       	ldi	r22, 0xFF	; 255
     acc:	7f e3       	ldi	r23, 0x3F	; 63
     ace:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     ad2:	80 e0       	ldi	r24, 0x00	; 0
     ad4:	91 e0       	ldi	r25, 0x01	; 1
     ad6:	60 e0       	ldi	r22, 0x00	; 0
     ad8:	70 e0       	ldi	r23, 0x00	; 0
     ada:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     ade:	80 e1       	ldi	r24, 0x10	; 16
     ae0:	91 e0       	ldi	r25, 0x01	; 1
     ae2:	60 e0       	ldi	r22, 0x00	; 0
     ae4:	70 e0       	ldi	r23, 0x00	; 0
     ae6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;
	
	
	
	count_finished = FALSE;
     aea:	10 92 d0 02 	sts	0x02D0, r1
	if (vco == VCO1) { //turn on VCO1 pulse
     aee:	00 23       	and	r16, r16
     af0:	d1 f4       	brne	.+52     	; 0xb26 <set_vco_init_cv+0x160>
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     af2:	0f 2e       	mov	r0, r31
     af4:	fc e3       	ldi	r31, 0x3C	; 60
     af6:	6f 2e       	mov	r6, r31
     af8:	f1 e0       	ldi	r31, 0x01	; 1
     afa:	7f 2e       	mov	r7, r31
     afc:	f0 2d       	mov	r31, r0
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     afe:	0f 2e       	mov	r0, r31
     b00:	fc e2       	ldi	r31, 0x2C	; 44
     b02:	4f 2e       	mov	r4, r31
     b04:	f1 e0       	ldi	r31, 0x01	; 1
     b06:	5f 2e       	mov	r5, r31
     b08:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     b0a:	0f 2e       	mov	r0, r31
     b0c:	f6 e3       	ldi	r31, 0x36	; 54
     b0e:	2f 2e       	mov	r2, r31
     b10:	f1 e0       	ldi	r31, 0x01	; 1
     b12:	3f 2e       	mov	r3, r31
     b14:	f0 2d       	mov	r31, r0
	count_finished = FALSE;
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     b16:	08 e2       	ldi	r16, 0x28	; 40
     b18:	11 e0       	ldi	r17, 0x01	; 1
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = 38222; //MIDI note C0
     b1a:	2e e4       	ldi	r18, 0x4E	; 78
     b1c:	35 e9       	ldi	r19, 0x95	; 149
     b1e:	3e 83       	std	Y+6, r19	; 0x06
     b20:	2d 83       	std	Y+5, r18	; 0x05
	
	count_finished = FALSE;
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
     b22:	82 e0       	ldi	r24, 0x02	; 2
     b24:	19 c0       	rjmp	.+50     	; 0xb58 <set_vco_init_cv+0x192>
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     b26:	0f 2e       	mov	r0, r31
     b28:	fa e3       	ldi	r31, 0x3A	; 58
     b2a:	6f 2e       	mov	r6, r31
     b2c:	f1 e0       	ldi	r31, 0x01	; 1
     b2e:	7f 2e       	mov	r7, r31
     b30:	f0 2d       	mov	r31, r0
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     b32:	0f 2e       	mov	r0, r31
     b34:	fe e1       	ldi	r31, 0x1E	; 30
     b36:	4f 2e       	mov	r4, r31
     b38:	f1 e0       	ldi	r31, 0x01	; 1
     b3a:	5f 2e       	mov	r5, r31
     b3c:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     b3e:	0f 2e       	mov	r0, r31
     b40:	f8 e3       	ldi	r31, 0x38	; 56
     b42:	2f 2e       	mov	r2, r31
     b44:	f1 e0       	ldi	r31, 0x01	; 1
     b46:	3f 2e       	mov	r3, r31
     b48:	f0 2d       	mov	r31, r0
		
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     b4a:	0a e2       	ldi	r16, 0x2A	; 42
     b4c:	11 e0       	ldi	r17, 0x01	; 1
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = 19111;
     b4e:	87 ea       	ldi	r24, 0xA7	; 167
     b50:	9a e4       	ldi	r25, 0x4A	; 74
     b52:	9e 83       	std	Y+6, r25	; 0x06
     b54:	8d 83       	std	Y+5, r24	; 0x05
		reference_count = 38222; //MIDI note C0
		
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
     b56:	80 e2       	ldi	r24, 0x20	; 32
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = 19111;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     b58:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     b5a:	ed ed       	ldi	r30, 0xDD	; 221
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	80 81       	ld	r24, Z
     b60:	80 64       	ori	r24, 0x40	; 64
     b62:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     b64:	80 81       	ld	r24, Z
     b66:	8f 7b       	andi	r24, 0xBF	; 191
     b68:	80 83       	st	Z, r24
	DATA_BUS = 0;
     b6a:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     b6c:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     b6e:	84 b5       	in	r24, 0x24	; 36
     b70:	8f 60       	ori	r24, 0x0F	; 15
     b72:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     b74:	81 e0       	ldi	r24, 0x01	; 1
     b76:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
     b78:	ee e6       	ldi	r30, 0x6E	; 110
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	90 81       	ld	r25, Z
     b7e:	92 60       	ori	r25, 0x02	; 2
     b80:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
     b82:	80 93 d2 02 	sts	0x02D2, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     b86:	ed e0       	ldi	r30, 0x0D	; 13
     b88:	f0 e0       	ldi	r31, 0x00	; 0
     b8a:	fa 83       	std	Y+2, r31	; 0x02
     b8c:	e9 83       	std	Y+1, r30	; 0x01
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
     b8e:	0f 2e       	mov	r0, r31
     b90:	f0 e2       	ldi	r31, 0x20	; 32
     b92:	ef 2e       	mov	r14, r31
     b94:	f1 e0       	ldi	r31, 0x01	; 1
     b96:	ff 2e       	mov	r15, r31
     b98:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
     b9a:	0f 2e       	mov	r0, r31
     b9c:	f8 e1       	ldi	r31, 0x18	; 24
     b9e:	cf 2e       	mov	r12, r31
     ba0:	f1 e0       	ldi	r31, 0x01	; 1
     ba2:	df 2e       	mov	r13, r31
     ba4:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
     ba6:	0f 2e       	mov	r0, r31
     ba8:	f4 e0       	ldi	r31, 0x04	; 4
     baa:	af 2e       	mov	r10, r31
     bac:	f1 e0       	ldi	r31, 0x01	; 1
     bae:	bf 2e       	mov	r11, r31
     bb0:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     bb2:	0f 2e       	mov	r0, r31
     bb4:	f6 e0       	ldi	r31, 0x06	; 6
     bb6:	8f 2e       	mov	r8, r31
     bb8:	f1 e0       	ldi	r31, 0x01	; 1
     bba:	9f 2e       	mov	r9, r31
     bbc:	f0 2d       	mov	r31, r0
			
		}
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE not AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count >= reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
		no_overflow = TRUE;
     bbe:	20 e0       	ldi	r18, 0x00	; 0
     bc0:	30 e0       	ldi	r19, 0x00	; 0
     bc2:	38 87       	std	Y+8, r19	; 0x08
     bc4:	2f 83       	std	Y+7, r18	; 0x07
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
     bc6:	81 e0       	ldi	r24, 0x01	; 1
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	09 80       	ldd	r0, Y+1	; 0x01
     bcc:	02 c0       	rjmp	.+4      	; 0xbd2 <set_vco_init_cv+0x20c>
     bce:	88 0f       	add	r24, r24
     bd0:	99 1f       	adc	r25, r25
     bd2:	0a 94       	dec	r0
     bd4:	e2 f7       	brpl	.-8      	; 0xbce <set_vco_init_cv+0x208>
     bd6:	9c 83       	std	Y+4, r25	; 0x04
     bd8:	8b 83       	std	Y+3, r24	; 0x03
     bda:	ef 81       	ldd	r30, Y+7	; 0x07
     bdc:	f8 85       	ldd	r31, Y+8	; 0x08
     bde:	e8 2b       	or	r30, r24
     be0:	f9 2b       	or	r31, r25
     be2:	f8 87       	std	Y+8, r31	; 0x08
     be4:	ef 83       	std	Y+7, r30	; 0x07
		
		set_control_voltage(vco_init_cv, init_cv);
     be6:	c8 01       	movw	r24, r16
     be8:	bf 01       	movw	r22, r30
     bea:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
		
		count_finished = FALSE;
     bee:	10 92 d0 02 	sts	0x02D0, r1
		period_counter = 0;
     bf2:	10 92 d3 02 	sts	0x02D3, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     bf6:	80 91 d0 02 	lds	r24, 0x02D0
     bfa:	88 23       	and	r24, r24
     bfc:	61 f5       	brne	.+88     	; 0xc56 <set_vco_init_cv+0x290>
			
			set_control_voltage(vco_init_cv, init_cv);
     bfe:	c8 01       	movw	r24, r16
     c00:	6f 81       	ldd	r22, Y+7	; 0x07
     c02:	78 85       	ldd	r23, Y+8	; 0x08
     c04:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
     c08:	c2 01       	movw	r24, r4
     c0a:	6f ef       	ldi	r22, 0xFF	; 255
     c0c:	7f e3       	ldi	r23, 0x3F	; 63
     c0e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
     c12:	c7 01       	movw	r24, r14
     c14:	60 e0       	ldi	r22, 0x00	; 0
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
     c1c:	c6 01       	movw	r24, r12
     c1e:	6f ef       	ldi	r22, 0xFF	; 255
     c20:	7f e3       	ldi	r23, 0x3F	; 63
     c22:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
     c26:	c5 01       	movw	r24, r10
     c28:	6f ef       	ldi	r22, 0xFF	; 255
     c2a:	7f e3       	ldi	r23, 0x3F	; 63
     c2c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     c30:	c4 01       	movw	r24, r8
     c32:	6f ef       	ldi	r22, 0xFF	; 255
     c34:	7f e3       	ldi	r23, 0x3F	; 63
     c36:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
     c3a:	c1 01       	movw	r24, r2
     c3c:	6f ef       	ldi	r22, 0xFF	; 255
     c3e:	7f e3       	ldi	r23, 0x3F	; 63
     c40:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
     c44:	c3 01       	movw	r24, r6
     c46:	60 e0       	ldi	r22, 0x00	; 0
     c48:	70 e0       	ldi	r23, 0x00	; 0
     c4a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
		count_finished = FALSE;
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     c4e:	80 91 d0 02 	lds	r24, 0x02D0
     c52:	88 23       	and	r24, r24
     c54:	a1 f2       	breq	.-88     	; 0xbfe <set_vco_init_cv+0x238>
			set_control_voltage(vco_pitch_cv, 0);	
			
		}
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE not AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count >= reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
     c56:	80 91 ce 02 	lds	r24, 0x02CE
     c5a:	90 91 cf 02 	lds	r25, 0x02CF
     c5e:	ed 81       	ldd	r30, Y+5	; 0x05
     c60:	fe 81       	ldd	r31, Y+6	; 0x06
     c62:	8e 17       	cp	r24, r30
     c64:	9f 07       	cpc	r25, r31
     c66:	20 f4       	brcc	.+8      	; 0xc70 <set_vco_init_cv+0x2aa>
     c68:	80 91 ad 01 	lds	r24, 0x01AD
     c6c:	88 23       	and	r24, r24
     c6e:	51 f4       	brne	.+20     	; 0xc84 <set_vco_init_cv+0x2be>
     c70:	8b 81       	ldd	r24, Y+3	; 0x03
     c72:	9c 81       	ldd	r25, Y+4	; 0x04
     c74:	80 95       	com	r24
     c76:	90 95       	com	r25
     c78:	2f 81       	ldd	r18, Y+7	; 0x07
     c7a:	38 85       	ldd	r19, Y+8	; 0x08
     c7c:	28 23       	and	r18, r24
     c7e:	39 23       	and	r19, r25
     c80:	38 87       	std	Y+8, r19	; 0x08
     c82:	2f 83       	std	Y+7, r18	; 0x07
		no_overflow = TRUE;
     c84:	31 e0       	ldi	r19, 0x01	; 1
     c86:	30 93 ad 01 	sts	0x01AD, r19
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     c8a:	89 81       	ldd	r24, Y+1	; 0x01
     c8c:	9a 81       	ldd	r25, Y+2	; 0x02
     c8e:	01 97       	sbiw	r24, 0x01	; 1
     c90:	9a 83       	std	Y+2, r25	; 0x02
     c92:	89 83       	std	Y+1, r24	; 0x01
     c94:	ef ef       	ldi	r30, 0xFF	; 255
     c96:	8f 3f       	cpi	r24, 0xFF	; 255
     c98:	9e 07       	cpc	r25, r30
     c9a:	09 f0       	breq	.+2      	; 0xc9e <set_vco_init_cv+0x2d8>
     c9c:	94 cf       	rjmp	.-216    	; 0xbc6 <set_vco_init_cv+0x200>
     c9e:	2f 81       	ldd	r18, Y+7	; 0x07
     ca0:	38 85       	ldd	r19, Y+8	; 0x08
     ca2:	3c 83       	std	Y+4, r19	; 0x04
     ca4:	2b 83       	std	Y+3, r18	; 0x03
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
     ca6:	80 e0       	ldi	r24, 0x00	; 0
     ca8:	91 e0       	ldi	r25, 0x01	; 1
     caa:	60 e0       	ldi	r22, 0x00	; 0
     cac:	70 e0       	ldi	r23, 0x00	; 0
     cae:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
     cb2:	82 e0       	ldi	r24, 0x02	; 2
     cb4:	91 e0       	ldi	r25, 0x01	; 1
     cb6:	60 e0       	ldi	r22, 0x00	; 0
     cb8:	70 e0       	ldi	r23, 0x00	; 0
     cba:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
     cbe:	88 e1       	ldi	r24, 0x18	; 24
     cc0:	91 e0       	ldi	r25, 0x01	; 1
     cc2:	60 e0       	ldi	r22, 0x00	; 0
     cc4:	70 e0       	ldi	r23, 0x00	; 0
     cc6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
     cca:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
     ccc:	ee e6       	ldi	r30, 0x6E	; 110
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
     cd2:	8d 7f       	andi	r24, 0xFD	; 253
     cd4:	80 83       	st	Z, r24
	
	return init_cv;
	
}
     cd6:	8b 81       	ldd	r24, Y+3	; 0x03
     cd8:	9c 81       	ldd	r25, Y+4	; 0x04
     cda:	28 96       	adiw	r28, 0x08	; 8
     cdc:	0f b6       	in	r0, 0x3f	; 63
     cde:	f8 94       	cli
     ce0:	de bf       	out	0x3e, r29	; 62
     ce2:	0f be       	out	0x3f, r0	; 63
     ce4:	cd bf       	out	0x3d, r28	; 61
     ce6:	df 91       	pop	r29
     ce8:	cf 91       	pop	r28
     cea:	1f 91       	pop	r17
     cec:	0f 91       	pop	r16
     cee:	ff 90       	pop	r15
     cf0:	ef 90       	pop	r14
     cf2:	df 90       	pop	r13
     cf4:	cf 90       	pop	r12
     cf6:	bf 90       	pop	r11
     cf8:	af 90       	pop	r10
     cfa:	9f 90       	pop	r9
     cfc:	8f 90       	pop	r8
     cfe:	7f 90       	pop	r7
     d00:	6f 90       	pop	r6
     d02:	5f 90       	pop	r5
     d04:	4f 90       	pop	r4
     d06:	3f 90       	pop	r3
     d08:	2f 90       	pop	r2
     d0a:	08 95       	ret

00000d0c <tune_octave>:

void tune_octave(uint8_t octave) {
     d0c:	2f 92       	push	r2
     d0e:	3f 92       	push	r3
     d10:	4f 92       	push	r4
     d12:	5f 92       	push	r5
     d14:	6f 92       	push	r6
     d16:	7f 92       	push	r7
     d18:	8f 92       	push	r8
     d1a:	9f 92       	push	r9
     d1c:	af 92       	push	r10
     d1e:	bf 92       	push	r11
     d20:	cf 92       	push	r12
     d22:	df 92       	push	r13
     d24:	ef 92       	push	r14
     d26:	ff 92       	push	r15
     d28:	0f 93       	push	r16
     d2a:	1f 93       	push	r17
     d2c:	cf 93       	push	r28
     d2e:	df 93       	push	r29
     d30:	cd b7       	in	r28, 0x3d	; 61
     d32:	de b7       	in	r29, 0x3e	; 62
     d34:	ad 97       	sbiw	r28, 0x2d	; 45
     d36:	0f b6       	in	r0, 0x3f	; 63
     d38:	f8 94       	cli
     d3a:	de bf       	out	0x3e, r29	; 62
     d3c:	0f be       	out	0x3f, r0	; 63
     d3e:	cd bf       	out	0x3d, r28	; 61
     d40:	e8 2e       	mov	r14, r24
	//display_dec(octave, 0);
	//display_dec(octave, 1);
	//display_dec(octave, 2);
	//display_dec(octave, 3);
	
	uint16_t pitch_reference[12] = { //holds the 2.5MHz counts for each note within an octave independent of octave # being tuned
     d42:	de 01       	movw	r26, r28
     d44:	11 96       	adiw	r26, 0x01	; 1
     d46:	ec e8       	ldi	r30, 0x8C	; 140
     d48:	f1 e0       	ldi	r31, 0x01	; 1
     d4a:	88 e1       	ldi	r24, 0x18	; 24
     d4c:	01 90       	ld	r0, Z+
     d4e:	0d 92       	st	X+, r0
     d50:	81 50       	subi	r24, 0x01	; 1
     d52:	e1 f7       	brne	.-8      	; 0xd4c <tune_octave+0x40>
	PITCH_Ab,
	PITCH_B
	    
    };
	
	uint8_t period_table[9] = {1, 2, 4, 1, 2, 4, 8, 16, 32}; //the number of  periods that need to be counted for octaves 0-9
     d54:	de 01       	movw	r26, r28
     d56:	59 96       	adiw	r26, 0x19	; 25
     d58:	e4 ea       	ldi	r30, 0xA4	; 164
     d5a:	f1 e0       	ldi	r31, 0x01	; 1
     d5c:	89 e0       	ldi	r24, 0x09	; 9
     d5e:	01 90       	ld	r0, Z+
     d60:	0d 92       	st	X+, r0
     d62:	81 50       	subi	r24, 0x01	; 1
     d64:	e1 f7       	brne	.-8      	; 0xd5e <tune_octave+0x52>
	//ocatves 0-2 use /64 0.312500 MHz timer/counter1 clock rate
	//ocataves 3-8 use /8 2.5 MHz timer/counter1 clock rate
	
	period = period_table[octave]; //set period number to be counted
     d66:	0e 2d       	mov	r16, r14
     d68:	10 e0       	ldi	r17, 0x00	; 0
     d6a:	fe 01       	movw	r30, r28
     d6c:	e0 0f       	add	r30, r16
     d6e:	f1 1f       	adc	r31, r17
     d70:	81 8d       	ldd	r24, Z+25	; 0x19
     d72:	80 93 d2 02 	sts	0x02D2, r24
	
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     d76:	80 e2       	ldi	r24, 0x20	; 32
     d78:	91 e0       	ldi	r25, 0x01	; 1
     d7a:	60 e0       	ldi	r22, 0x00	; 0
     d7c:	70 e0       	ldi	r23, 0x00	; 0
     d7e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     d82:	82 e3       	ldi	r24, 0x32	; 50
     d84:	91 e0       	ldi	r25, 0x01	; 1
     d86:	60 e0       	ldi	r22, 0x00	; 0
     d88:	70 e0       	ldi	r23, 0x00	; 0
     d8a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     d8e:	84 e3       	ldi	r24, 0x34	; 52
     d90:	91 e0       	ldi	r25, 0x01	; 1
     d92:	60 e0       	ldi	r22, 0x00	; 0
     d94:	70 e0       	ldi	r23, 0x00	; 0
     d96:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     d9a:	80 eb       	ldi	r24, 0xB0	; 176
     d9c:	91 e0       	ldi	r25, 0x01	; 1
     d9e:	60 e0       	ldi	r22, 0x00	; 0
     da0:	70 e0       	ldi	r23, 0x00	; 0
     da2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     da6:	84 e2       	ldi	r24, 0x24	; 36
     da8:	91 e0       	ldi	r25, 0x01	; 1
     daa:	60 e0       	ldi	r22, 0x00	; 0
     dac:	70 e0       	ldi	r23, 0x00	; 0
     dae:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     db2:	8e e2       	ldi	r24, 0x2E	; 46
     db4:	91 e0       	ldi	r25, 0x01	; 1
     db6:	60 e0       	ldi	r22, 0x00	; 0
     db8:	70 e0       	ldi	r23, 0x00	; 0
     dba:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     dbe:	80 e3       	ldi	r24, 0x30	; 48
     dc0:	91 e0       	ldi	r25, 0x01	; 1
     dc2:	60 e0       	ldi	r22, 0x00	; 0
     dc4:	70 e0       	ldi	r23, 0x00	; 0
     dc6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     dca:	82 e1       	ldi	r24, 0x12	; 18
     dcc:	91 e0       	ldi	r25, 0x01	; 1
     dce:	60 e0       	ldi	r22, 0x00	; 0
     dd0:	70 e0       	ldi	r23, 0x00	; 0
     dd2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     dd6:	8c e1       	ldi	r24, 0x1C	; 28
     dd8:	91 e0       	ldi	r25, 0x01	; 1
     dda:	60 e0       	ldi	r22, 0x00	; 0
     ddc:	70 e0       	ldi	r23, 0x00	; 0
     dde:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     de2:	84 e1       	ldi	r24, 0x14	; 20
     de4:	91 e0       	ldi	r25, 0x01	; 1
     de6:	60 e0       	ldi	r22, 0x00	; 0
     de8:	70 e0       	ldi	r23, 0x00	; 0
     dea:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     dee:	86 e1       	ldi	r24, 0x16	; 22
     df0:	91 e0       	ldi	r25, 0x01	; 1
     df2:	60 e0       	ldi	r22, 0x00	; 0
     df4:	70 e0       	ldi	r23, 0x00	; 0
     df6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     dfa:	88 e1       	ldi	r24, 0x18	; 24
     dfc:	91 e0       	ldi	r25, 0x01	; 1
     dfe:	6f ef       	ldi	r22, 0xFF	; 255
     e00:	7f e3       	ldi	r23, 0x3F	; 63
     e02:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     e06:	8a e1       	ldi	r24, 0x1A	; 26
     e08:	91 e0       	ldi	r25, 0x01	; 1
     e0a:	60 e0       	ldi	r22, 0x00	; 0
     e0c:	70 e0       	ldi	r23, 0x00	; 0
     e0e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     e12:	82 e2       	ldi	r24, 0x22	; 34
     e14:	91 e0       	ldi	r25, 0x01	; 1
     e16:	60 e0       	ldi	r22, 0x00	; 0
     e18:	70 e0       	ldi	r23, 0x00	; 0
     e1a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     e1e:	8c e0       	ldi	r24, 0x0C	; 12
     e20:	91 e0       	ldi	r25, 0x01	; 1
     e22:	60 e0       	ldi	r22, 0x00	; 0
     e24:	70 e0       	ldi	r23, 0x00	; 0
     e26:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     e2a:	88 e0       	ldi	r24, 0x08	; 8
     e2c:	91 e0       	ldi	r25, 0x01	; 1
     e2e:	60 e0       	ldi	r22, 0x00	; 0
     e30:	70 e0       	ldi	r23, 0x00	; 0
     e32:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     e36:	84 e0       	ldi	r24, 0x04	; 4
     e38:	91 e0       	ldi	r25, 0x01	; 1
     e3a:	6f ef       	ldi	r22, 0xFF	; 255
     e3c:	7f e3       	ldi	r23, 0x3F	; 63
     e3e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     e42:	80 e0       	ldi	r24, 0x00	; 0
     e44:	91 e0       	ldi	r25, 0x01	; 1
     e46:	60 e0       	ldi	r22, 0x00	; 0
     e48:	70 e0       	ldi	r23, 0x00	; 0
     e4a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     e4e:	80 e1       	ldi	r24, 0x10	; 16
     e50:	91 e0       	ldi	r25, 0x01	; 1
     e52:	60 e0       	ldi	r22, 0x00	; 0
     e54:	70 e0       	ldi	r23, 0x00	; 0
     e56:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	

	
	if (octave <= 2) {
     e5a:	22 e0       	ldi	r18, 0x02	; 2
     e5c:	2e 15       	cp	r18, r14
     e5e:	20 f0       	brcs	.+8      	; 0xe68 <tune_octave+0x15c>
		
		//set timer/counter1 to /64 0.3125 MHz
		timer1_clock = (1<<CS11) | (1<<CS10);
     e60:	83 e0       	ldi	r24, 0x03	; 3
     e62:	80 93 d1 02 	sts	0x02D1, r24
     e66:	03 c0       	rjmp	.+6      	; 0xe6e <tune_octave+0x162>
		
	} else {
		
		//set timer/counter1 to /8 2.5 MHz
		timer1_clock = (1<<CS11);
     e68:	82 e0       	ldi	r24, 0x02	; 2
     e6a:	80 93 d1 02 	sts	0x02D1, r24
		
	}

	//start with VCO1
	set_control_voltage(&tune_cv, vco1_init_cv);
     e6e:	60 91 cc 02 	lds	r22, 0x02CC
     e72:	70 91 cd 02 	lds	r23, 0x02CD
     e76:	88 e2       	ldi	r24, 0x28	; 40
     e78:	91 e0       	ldi	r25, 0x01	; 1
     e7a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	//latch switch data
	DATA_BUS = (1<<VCO1_PULSE);
     e7e:	82 e0       	ldi	r24, 0x02	; 2
     e80:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     e82:	ed ed       	ldi	r30, 0xDD	; 221
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	80 64       	ori	r24, 0x40	; 64
     e8a:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     e8c:	80 81       	ld	r24, Z
     e8e:	8f 7b       	andi	r24, 0xBF	; 191
     e90:	80 83       	st	Z, r24
	DATA_BUS = 0;
     e92:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     e94:	89 9a       	sbi	0x11, 1	; 17
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     e96:	84 b5       	in	r24, 0x24	; 36
     e98:	8f 60       	ori	r24, 0x0F	; 15
     e9a:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     e9c:	81 e0       	ldi	r24, 0x01	; 1
     e9e:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
     ea0:	ee e6       	ldi	r30, 0x6E	; 110
     ea2:	f0 e0       	ldi	r31, 0x00	; 0
     ea4:	80 81       	ld	r24, Z
     ea6:	82 60       	ori	r24, 0x02	; 2
     ea8:	80 83       	st	Z, r24
     eaa:	ce 01       	movw	r24, r28
     eac:	01 96       	adiw	r24, 0x01	; 1
     eae:	9b a7       	lds	r25, 0x7b
     eb0:	8a a7       	lds	r24, 0x7a
			
		}
		
		//will need to make an excpetion for C0 here as its pitch has already been determined by set_vco_init_cv() and so C0 will be 0V
		//for now maybe just start tuning octaves 1 and up
		vco1_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table			
     eb2:	c8 01       	movw	r24, r16
     eb4:	88 0f       	add	r24, r24
     eb6:	99 1f       	adc	r25, r25
     eb8:	80 0f       	add	r24, r16
     eba:	91 1f       	adc	r25, r17
	
	return init_cv;
	
}

void tune_octave(uint8_t octave) {
     ebc:	88 0f       	add	r24, r24
     ebe:	99 1f       	adc	r25, r25
     ec0:	88 0f       	add	r24, r24
     ec2:	99 1f       	adc	r25, r25
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	fc 01       	movw	r30, r24
     eca:	e6 53       	subi	r30, 0x36	; 54
     ecc:	fe 4f       	sbci	r31, 0xFE	; 254
     ece:	fd a7       	lds	r31, 0x7d
     ed0:	ec a7       	lds	r30, 0x7c
     ed2:	9e 01       	movw	r18, r28
     ed4:	27 5e       	subi	r18, 0xE7	; 231
     ed6:	3f 4f       	sbci	r19, 0xFF	; 255
     ed8:	3b a3       	lds	r19, 0x5b
     eda:	2a a3       	lds	r18, 0x5a
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
			
			osc_pitch_cv |= (1<<dac_bit);
			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
     edc:	0f 2e       	mov	r0, r31
     ede:	fc e3       	ldi	r31, 0x3C	; 60
     ee0:	cf 2e       	mov	r12, r31
     ee2:	f1 e0       	ldi	r31, 0x01	; 1
     ee4:	df 2e       	mov	r13, r31
     ee6:	f0 2d       	mov	r31, r0
			period_counter = 0;

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
		
				set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
				set_control_voltage(&tune_cv, vco1_init_cv);
     ee8:	0f 2e       	mov	r0, r31
     eea:	f8 e2       	ldi	r31, 0x28	; 40
     eec:	6f 2e       	mov	r6, r31
     eee:	f1 e0       	ldi	r31, 0x01	; 1
     ef0:	7f 2e       	mov	r7, r31
     ef2:	f0 2d       	mov	r31, r0
				set_control_voltage(&vco1_pw_cv, MAX);
     ef4:	0f 2e       	mov	r0, r31
     ef6:	fc e2       	ldi	r31, 0x2C	; 44
     ef8:	4f 2e       	mov	r4, r31
     efa:	f1 e0       	ldi	r31, 0x01	; 1
     efc:	5f 2e       	mov	r5, r31
     efe:	f0 2d       	mov	r31, r0
				set_control_voltage(&volume_cv, MIN);
     f00:	0f 2e       	mov	r0, r31
     f02:	f0 e2       	ldi	r31, 0x20	; 32
     f04:	2f 2e       	mov	r2, r31
     f06:	f1 e0       	ldi	r31, 0x01	; 1
     f08:	3f 2e       	mov	r3, r31
     f0a:	f0 2d       	mov	r31, r0
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
     f0c:	ea a5       	lds	r30, 0x6a
     f0e:	fb a5       	lds	r31, 0x6b
     f10:	21 91       	ld	r18, Z+
     f12:	31 91       	ld	r19, Z+
     f14:	fb a7       	lds	r31, 0x7b
     f16:	ea a7       	lds	r30, 0x7a
     f18:	39 a7       	lds	r19, 0x79
     f1a:	28 a7       	lds	r18, 0x78
		uint16_t osc_pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     f1c:	8d e0       	ldi	r24, 0x0D	; 13
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	9d a3       	lds	r25, 0x5d
     f22:	8c a3       	lds	r24, 0x5c
		
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 0;
     f24:	ee 24       	eor	r14, r14
     f26:	ff 24       	eor	r15, r15
				set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
				set_control_voltage(&tune_cv, vco1_init_cv);
				set_control_voltage(&vco1_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);
				set_control_voltage(&cutoff_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
     f28:	0f 2e       	mov	r0, r31
     f2a:	f4 e0       	ldi	r31, 0x04	; 4
     f2c:	af 2e       	mov	r10, r31
     f2e:	f1 e0       	ldi	r31, 0x01	; 1
     f30:	bf 2e       	mov	r11, r31
     f32:	f0 2d       	mov	r31, r0
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     f34:	0f 2e       	mov	r0, r31
     f36:	f6 e0       	ldi	r31, 0x06	; 6
     f38:	8f 2e       	mov	r8, r31
     f3a:	f1 e0       	ldi	r31, 0x01	; 1
     f3c:	9f 2e       	mov	r9, r31
     f3e:	f0 2d       	mov	r31, r0
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
			
			osc_pitch_cv |= (1<<dac_bit);
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	fc 01       	movw	r30, r24
     f46:	0c a0       	lds	r16, 0x8c
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <tune_octave+0x242>
     f4a:	ee 0f       	add	r30, r30
     f4c:	ff 1f       	adc	r31, r31
     f4e:	0a 94       	dec	r0
     f50:	e2 f7       	brpl	.-8      	; 0xf4a <tune_octave+0x23e>
     f52:	ff a3       	lds	r31, 0x5f
     f54:	ee a3       	lds	r30, 0x5e
     f56:	ee 2a       	or	r14, r30
     f58:	ff 2a       	or	r15, r31
			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
     f5a:	c6 01       	movw	r24, r12
     f5c:	b7 01       	movw	r22, r14
     f5e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			count_finished = FALSE;
     f62:	10 92 d0 02 	sts	0x02D0, r1
			period_counter = 0;
     f66:	10 92 d3 02 	sts	0x02D3, r1

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     f6a:	80 91 d0 02 	lds	r24, 0x02D0
     f6e:	88 23       	and	r24, r24
     f70:	81 f5       	brne	.+96     	; 0xfd2 <tune_octave+0x2c6>
				set_control_voltage(&vco1_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);
				set_control_voltage(&cutoff_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
				set_control_voltage(&vco1_mix_cv, MAX);
     f72:	06 e3       	ldi	r16, 0x36	; 54
     f74:	11 e0       	ldi	r17, 0x01	; 1
			count_finished = FALSE;
			period_counter = 0;

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
		
				set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
     f76:	c6 01       	movw	r24, r12
     f78:	b7 01       	movw	r22, r14
     f7a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&tune_cv, vco1_init_cv);
     f7e:	60 91 cc 02 	lds	r22, 0x02CC
     f82:	70 91 cd 02 	lds	r23, 0x02CD
     f86:	c3 01       	movw	r24, r6
     f88:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&vco1_pw_cv, MAX);
     f8c:	c2 01       	movw	r24, r4
     f8e:	6f ef       	ldi	r22, 0xFF	; 255
     f90:	7f e3       	ldi	r23, 0x3F	; 63
     f92:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&volume_cv, MIN);
     f96:	c1 01       	movw	r24, r2
     f98:	60 e0       	ldi	r22, 0x00	; 0
     f9a:	70 e0       	ldi	r23, 0x00	; 0
     f9c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&cutoff_cv, MAX);
     fa0:	88 e1       	ldi	r24, 0x18	; 24
     fa2:	91 e0       	ldi	r25, 0x01	; 1
     fa4:	6f ef       	ldi	r22, 0xFF	; 255
     fa6:	7f e3       	ldi	r23, 0x3F	; 63
     fa8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&sustain_1_cv, MAX);
     fac:	c5 01       	movw	r24, r10
     fae:	6f ef       	ldi	r22, 0xFF	; 255
     fb0:	7f e3       	ldi	r23, 0x3F	; 63
     fb2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     fb6:	c4 01       	movw	r24, r8
     fb8:	6f ef       	ldi	r22, 0xFF	; 255
     fba:	7f e3       	ldi	r23, 0x3F	; 63
     fbc:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				set_control_voltage(&vco1_mix_cv, MAX);
     fc0:	c8 01       	movw	r24, r16
     fc2:	6f ef       	ldi	r22, 0xFF	; 255
     fc4:	7f e3       	ldi	r23, 0x3F	; 63
     fc6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			osc_pitch_cv |= (1<<dac_bit);
			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
			count_finished = FALSE;
			period_counter = 0;

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     fca:	80 91 d0 02 	lds	r24, 0x02D0
     fce:	88 23       	and	r24, r24
     fd0:	91 f2       	breq	.-92     	; 0xf76 <tune_octave+0x26a>
				set_control_voltage(&vco1_mix_cv, MAX);
				
		
			}
			//if the period timer is less than the reference count and an overflow did not occur then the pitch is too high so clear last bit set
			if ((osc_count <= reference_count)  && (no_overflow == TRUE)) osc_pitch_cv &= ~(1 << dac_bit);
     fd2:	80 91 ce 02 	lds	r24, 0x02CE
     fd6:	90 91 cf 02 	lds	r25, 0x02CF
     fda:	28 a5       	lds	r18, 0x68
     fdc:	39 a5       	lds	r19, 0x69
     fde:	28 17       	cp	r18, r24
     fe0:	39 07       	cpc	r19, r25
     fe2:	50 f0       	brcs	.+20     	; 0xff8 <tune_octave+0x2ec>
     fe4:	80 91 ad 01 	lds	r24, 0x01AD
     fe8:	81 30       	cpi	r24, 0x01	; 1
     fea:	31 f4       	brne	.+12     	; 0xff8 <tune_octave+0x2ec>
     fec:	8e a1       	lds	r24, 0x4e
     fee:	9f a1       	lds	r25, 0x4f
     ff0:	80 95       	com	r24
     ff2:	90 95       	com	r25
     ff4:	e8 22       	and	r14, r24
     ff6:	f9 22       	and	r15, r25
			no_overflow = TRUE;			
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	80 93 ad 01 	sts	0x01AD, r24
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 0;
		for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     ffe:	8c a1       	lds	r24, 0x4c
    1000:	9d a1       	lds	r25, 0x4d
    1002:	01 97       	sbiw	r24, 0x01	; 1
    1004:	9d a3       	lds	r25, 0x5d
    1006:	8c a3       	lds	r24, 0x5c
    1008:	ef ef       	ldi	r30, 0xFF	; 255
    100a:	8f 3f       	cpi	r24, 0xFF	; 255
    100c:	9e 07       	cpc	r25, r30
    100e:	09 f0       	breq	.+2      	; 0x1012 <tune_octave+0x306>
    1010:	97 cf       	rjmp	.-210    	; 0xf40 <tune_octave+0x234>
			
		}
		
		//will need to make an excpetion for C0 here as its pitch has already been determined by set_vco_init_cv() and so C0 will be 0V
		//for now maybe just start tuning octaves 1 and up
		vco1_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table			
    1012:	ec a5       	lds	r30, 0x6c
    1014:	fd a5       	lds	r31, 0x6d
    1016:	e1 92       	st	Z+, r14
    1018:	f1 92       	st	Z+, r15
    101a:	fd a7       	lds	r31, 0x7d
    101c:	ec a7       	lds	r30, 0x7c
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
	for (int note_number = 0; note_number <= 11; note_number++) 
    101e:	2a a5       	lds	r18, 0x6a
    1020:	3b a5       	lds	r19, 0x6b
    1022:	8a a1       	lds	r24, 0x4a
    1024:	9b a1       	lds	r25, 0x4b
    1026:	28 17       	cp	r18, r24
    1028:	39 07       	cpc	r19, r25
    102a:	09 f0       	breq	.+2      	; 0x102e <tune_octave+0x322>
    102c:	6f cf       	rjmp	.-290    	; 0xf0c <tune_octave+0x200>
		vco1_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table			
		
		
	}
	
	PORTF &= ~(1<<GATE); //turn gate off
    102e:	89 98       	cbi	0x11, 1	; 17
		
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    1030:	ee e6       	ldi	r30, 0x6E	; 110
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	8d 7f       	andi	r24, 0xFD	; 253
    1038:	80 83       	st	Z, r24
	
	
    103a:	ad 96       	adiw	r28, 0x2d	; 45
    103c:	0f b6       	in	r0, 0x3f	; 63
    103e:	f8 94       	cli
    1040:	de bf       	out	0x3e, r29	; 62
    1042:	0f be       	out	0x3f, r0	; 63
    1044:	cd bf       	out	0x3d, r28	; 61
    1046:	df 91       	pop	r29
    1048:	cf 91       	pop	r28
    104a:	1f 91       	pop	r17
    104c:	0f 91       	pop	r16
    104e:	ff 90       	pop	r15
    1050:	ef 90       	pop	r14
    1052:	df 90       	pop	r13
    1054:	cf 90       	pop	r12
    1056:	bf 90       	pop	r11
    1058:	af 90       	pop	r10
    105a:	9f 90       	pop	r9
    105c:	8f 90       	pop	r8
    105e:	7f 90       	pop	r7
    1060:	6f 90       	pop	r6
    1062:	5f 90       	pop	r5
    1064:	4f 90       	pop	r4
    1066:	3f 90       	pop	r3
    1068:	2f 90       	pop	r2
    106a:	08 95       	ret

0000106c <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    106c:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    106e:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    1070:	74 83       	std	Z+4, r23	; 0x04
    1072:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    1074:	11 82       	std	Z+1, r1	; 0x01
    1076:	10 82       	st	Z, r1
}
    1078:	08 95       	ret

0000107a <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    107a:	1f 93       	push	r17
    107c:	cf 93       	push	r28
    107e:	df 93       	push	r29
    1080:	ec 01       	movw	r28, r24
    1082:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    1084:	0e 94 ac 08 	call	0x1158	; 0x1158 <store_and_clear_interrupt>
    1088:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    108a:	39 81       	ldd	r19, Y+1	; 0x01
    108c:	83 2f       	mov	r24, r19
    108e:	90 e0       	ldi	r25, 0x00	; 0
    1090:	01 96       	adiw	r24, 0x01	; 1
    1092:	6a 81       	ldd	r22, Y+2	; 0x02
    1094:	70 e0       	ldi	r23, 0x00	; 0
    1096:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <__divmodhi4>
    109a:	48 81       	ld	r20, Y
    109c:	50 e0       	ldi	r21, 0x00	; 0
    109e:	84 17       	cp	r24, r20
    10a0:	95 07       	cpc	r25, r21
    10a2:	29 f4       	brne	.+10     	; 0x10ae <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    10a4:	82 2f       	mov	r24, r18
    10a6:	0e 94 af 08 	call	0x115e	; 0x115e <restore_interrupt_setting>
      return false;
    10aa:	80 e0       	ldi	r24, 0x00	; 0
    10ac:	11 c0       	rjmp	.+34     	; 0x10d0 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    10ae:	eb 81       	ldd	r30, Y+3	; 0x03
    10b0:	fc 81       	ldd	r31, Y+4	; 0x04
    10b2:	e3 0f       	add	r30, r19
    10b4:	f1 1d       	adc	r31, r1
    10b6:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    10b8:	89 81       	ldd	r24, Y+1	; 0x01
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	01 96       	adiw	r24, 0x01	; 1
    10be:	6a 81       	ldd	r22, Y+2	; 0x02
    10c0:	70 e0       	ldi	r23, 0x00	; 0
    10c2:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <__divmodhi4>
    10c6:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    10c8:	82 2f       	mov	r24, r18
    10ca:	0e 94 af 08 	call	0x115e	; 0x115e <restore_interrupt_setting>
      return true;
    10ce:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    10d0:	df 91       	pop	r29
    10d2:	cf 91       	pop	r28
    10d4:	1f 91       	pop	r17
    10d6:	08 95       	ret

000010d8 <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    10de:	0e 94 ac 08 	call	0x1158	; 0x1158 <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    10e2:	29 81       	ldd	r18, Y+1	; 0x01
    10e4:	98 81       	ld	r25, Y
    10e6:	29 17       	cp	r18, r25
    10e8:	18 f0       	brcs	.+6      	; 0x10f0 <bytequeue_length+0x18>
      len = queue->end - queue->start;
    10ea:	c2 2f       	mov	r28, r18
    10ec:	c9 1b       	sub	r28, r25
    10ee:	03 c0       	rjmp	.+6      	; 0x10f6 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    10f0:	ca 81       	ldd	r28, Y+2	; 0x02
    10f2:	c2 0f       	add	r28, r18
    10f4:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    10f6:	0e 94 af 08 	call	0x115e	; 0x115e <restore_interrupt_setting>
   return len;
}
    10fa:	8c 2f       	mov	r24, r28
    10fc:	df 91       	pop	r29
    10fe:	cf 91       	pop	r28
    1100:	08 95       	ret

00001102 <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    1102:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    1104:	20 81       	ld	r18, Z
    1106:	86 2f       	mov	r24, r22
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	82 0f       	add	r24, r18
    110c:	91 1d       	adc	r25, r1
    110e:	62 81       	ldd	r22, Z+2	; 0x02
    1110:	70 e0       	ldi	r23, 0x00	; 0
    1112:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <__divmodhi4>
    1116:	03 80       	ldd	r0, Z+3	; 0x03
    1118:	f4 81       	ldd	r31, Z+4	; 0x04
    111a:	e0 2d       	mov	r30, r0
    111c:	e8 0f       	add	r30, r24
    111e:	f9 1f       	adc	r31, r25
}
    1120:	80 81       	ld	r24, Z
    1122:	08 95       	ret

00001124 <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    1124:	1f 93       	push	r17
    1126:	cf 93       	push	r28
    1128:	df 93       	push	r29
    112a:	ec 01       	movw	r28, r24
    112c:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    112e:	0e 94 ac 08 	call	0x1158	; 0x1158 <store_and_clear_interrupt>
    1132:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    1134:	88 81       	ld	r24, Y
    1136:	21 2f       	mov	r18, r17
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	28 0f       	add	r18, r24
    113c:	31 1d       	adc	r19, r1
    113e:	6a 81       	ldd	r22, Y+2	; 0x02
    1140:	c9 01       	movw	r24, r18
    1142:	70 e0       	ldi	r23, 0x00	; 0
    1144:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <__divmodhi4>
    1148:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    114a:	84 2f       	mov	r24, r20
    114c:	0e 94 af 08 	call	0x115e	; 0x115e <restore_interrupt_setting>
}
    1150:	df 91       	pop	r29
    1152:	cf 91       	pop	r28
    1154:	1f 91       	pop	r17
    1156:	08 95       	ret

00001158 <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    1158:	8f b7       	in	r24, 0x3f	; 63
   cli();
    115a:	f8 94       	cli
   return sreg;
}
    115c:	08 95       	ret

0000115e <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    115e:	8f bf       	out	0x3f, r24	; 63
}
    1160:	08 95       	ret

00001162 <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    1162:	88 1f       	adc	r24, r24
    1164:	88 27       	eor	r24, r24
    1166:	88 1f       	adc	r24, r24
    1168:	08 95       	ret

0000116a <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    116a:	91 e0       	ldi	r25, 0x01	; 1
    116c:	88 3f       	cpi	r24, 0xF8	; 248
    116e:	08 f4       	brcc	.+2      	; 0x1172 <midi_is_realtime+0x8>
    1170:	90 e0       	ldi	r25, 0x00	; 0
}
    1172:	89 2f       	mov	r24, r25
    1174:	08 95       	ret

00001176 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    1176:	28 2f       	mov	r18, r24
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	20 7f       	andi	r18, 0xF0	; 240
    117c:	30 70       	andi	r19, 0x00	; 0
    117e:	20 3c       	cpi	r18, 0xC0	; 192
    1180:	31 05       	cpc	r19, r1
    1182:	e9 f1       	breq	.+122    	; 0x11fe <midi_packet_length+0x88>
    1184:	21 3c       	cpi	r18, 0xC1	; 193
    1186:	31 05       	cpc	r19, r1
    1188:	8c f4       	brge	.+34     	; 0x11ac <midi_packet_length+0x36>
    118a:	20 39       	cpi	r18, 0x90	; 144
    118c:	31 05       	cpc	r19, r1
    118e:	e1 f0       	breq	.+56     	; 0x11c8 <midi_packet_length+0x52>
    1190:	21 39       	cpi	r18, 0x91	; 145
    1192:	31 05       	cpc	r19, r1
    1194:	24 f4       	brge	.+8      	; 0x119e <midi_packet_length+0x28>
    1196:	20 38       	cpi	r18, 0x80	; 128
    1198:	31 05       	cpc	r19, r1
    119a:	79 f5       	brne	.+94     	; 0x11fa <midi_packet_length+0x84>
    119c:	15 c0       	rjmp	.+42     	; 0x11c8 <midi_packet_length+0x52>
    119e:	20 3a       	cpi	r18, 0xA0	; 160
    11a0:	31 05       	cpc	r19, r1
    11a2:	91 f0       	breq	.+36     	; 0x11c8 <midi_packet_length+0x52>
    11a4:	20 3b       	cpi	r18, 0xB0	; 176
    11a6:	31 05       	cpc	r19, r1
    11a8:	41 f5       	brne	.+80     	; 0x11fa <midi_packet_length+0x84>
    11aa:	0e c0       	rjmp	.+28     	; 0x11c8 <midi_packet_length+0x52>
    11ac:	20 3e       	cpi	r18, 0xE0	; 224
    11ae:	31 05       	cpc	r19, r1
    11b0:	59 f0       	breq	.+22     	; 0x11c8 <midi_packet_length+0x52>
    11b2:	21 3e       	cpi	r18, 0xE1	; 225
    11b4:	31 05       	cpc	r19, r1
    11b6:	24 f4       	brge	.+8      	; 0x11c0 <midi_packet_length+0x4a>
    11b8:	20 3d       	cpi	r18, 0xD0	; 208
    11ba:	31 05       	cpc	r19, r1
    11bc:	f1 f4       	brne	.+60     	; 0x11fa <midi_packet_length+0x84>
    11be:	1f c0       	rjmp	.+62     	; 0x11fe <midi_packet_length+0x88>
    11c0:	20 3f       	cpi	r18, 0xF0	; 240
    11c2:	31 05       	cpc	r19, r1
    11c4:	d1 f4       	brne	.+52     	; 0x11fa <midi_packet_length+0x84>
    11c6:	02 c0       	rjmp	.+4      	; 0x11cc <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    11c8:	83 e0       	ldi	r24, 0x03	; 3
    11ca:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    11cc:	86 3f       	cpi	r24, 0xF6	; 246
    11ce:	79 f0       	breq	.+30     	; 0x11ee <midi_packet_length+0x78>
    11d0:	87 3f       	cpi	r24, 0xF7	; 247
    11d2:	38 f4       	brcc	.+14     	; 0x11e2 <midi_packet_length+0x6c>
    11d4:	82 3f       	cpi	r24, 0xF2	; 242
    11d6:	a9 f0       	breq	.+42     	; 0x1202 <midi_packet_length+0x8c>
    11d8:	83 3f       	cpi	r24, 0xF3	; 243
    11da:	59 f0       	breq	.+22     	; 0x11f2 <midi_packet_length+0x7c>
    11dc:	81 3f       	cpi	r24, 0xF1	; 241
    11de:	59 f4       	brne	.+22     	; 0x11f6 <midi_packet_length+0x80>
    11e0:	08 c0       	rjmp	.+16     	; 0x11f2 <midi_packet_length+0x7c>
    11e2:	88 3f       	cpi	r24, 0xF8	; 248
    11e4:	40 f0       	brcs	.+16     	; 0x11f6 <midi_packet_length+0x80>
    11e6:	8d 3f       	cpi	r24, 0xFD	; 253
    11e8:	10 f0       	brcs	.+4      	; 0x11ee <midi_packet_length+0x78>
    11ea:	8e 3f       	cpi	r24, 0xFE	; 254
    11ec:	20 f0       	brcs	.+8      	; 0x11f6 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    11f2:	82 e0       	ldi	r24, 0x02	; 2
    11f4:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    11f6:	80 e0       	ldi	r24, 0x00	; 0
    11f8:	08 95       	ret
         }
      default:
         return UNDEFINED;
    11fa:	80 e0       	ldi	r24, 0x00	; 0
    11fc:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    11fe:	82 e0       	ldi	r24, 0x02	; 2
    1200:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    1202:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    1204:	08 95       	ret

00001206 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    1206:	0f 93       	push	r16
    1208:	34 2f       	mov	r19, r20
    120a:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    120c:	46 2f       	mov	r20, r22
    120e:	4f 70       	andi	r20, 0x0F	; 15
    1210:	40 6b       	ori	r20, 0xB0	; 176
    1212:	23 2f       	mov	r18, r19
    1214:	2f 77       	andi	r18, 0x7F	; 127
    1216:	0f 77       	andi	r16, 0x7F	; 127
    1218:	dc 01       	movw	r26, r24
    121a:	ed 91       	ld	r30, X+
    121c:	fc 91       	ld	r31, X
    121e:	63 e0       	ldi	r22, 0x03	; 3
    1220:	70 e0       	ldi	r23, 0x00	; 0
    1222:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    1224:	0f 91       	pop	r16
    1226:	08 95       	ret

00001228 <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    1228:	0f 93       	push	r16
    122a:	34 2f       	mov	r19, r20
    122c:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    122e:	46 2f       	mov	r20, r22
    1230:	4f 70       	andi	r20, 0x0F	; 15
    1232:	40 69       	ori	r20, 0x90	; 144
    1234:	23 2f       	mov	r18, r19
    1236:	2f 77       	andi	r18, 0x7F	; 127
    1238:	0f 77       	andi	r16, 0x7F	; 127
    123a:	dc 01       	movw	r26, r24
    123c:	ed 91       	ld	r30, X+
    123e:	fc 91       	ld	r31, X
    1240:	63 e0       	ldi	r22, 0x03	; 3
    1242:	70 e0       	ldi	r23, 0x00	; 0
    1244:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    1246:	0f 91       	pop	r16
    1248:	08 95       	ret

0000124a <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    124a:	0f 93       	push	r16
    124c:	34 2f       	mov	r19, r20
    124e:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    1250:	46 2f       	mov	r20, r22
    1252:	4f 70       	andi	r20, 0x0F	; 15
    1254:	40 68       	ori	r20, 0x80	; 128
    1256:	23 2f       	mov	r18, r19
    1258:	2f 77       	andi	r18, 0x7F	; 127
    125a:	0f 77       	andi	r16, 0x7F	; 127
    125c:	dc 01       	movw	r26, r24
    125e:	ed 91       	ld	r30, X+
    1260:	fc 91       	ld	r31, X
    1262:	63 e0       	ldi	r22, 0x03	; 3
    1264:	70 e0       	ldi	r23, 0x00	; 0
    1266:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    1268:	0f 91       	pop	r16
    126a:	08 95       	ret

0000126c <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    126c:	0f 93       	push	r16
    126e:	34 2f       	mov	r19, r20
    1270:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    1272:	46 2f       	mov	r20, r22
    1274:	4f 70       	andi	r20, 0x0F	; 15
    1276:	40 6a       	ori	r20, 0xA0	; 160
    1278:	23 2f       	mov	r18, r19
    127a:	2f 77       	andi	r18, 0x7F	; 127
    127c:	0f 77       	andi	r16, 0x7F	; 127
    127e:	dc 01       	movw	r26, r24
    1280:	ed 91       	ld	r30, X+
    1282:	fc 91       	ld	r31, X
    1284:	63 e0       	ldi	r22, 0x03	; 3
    1286:	70 e0       	ldi	r23, 0x00	; 0
    1288:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    128a:	0f 91       	pop	r16
    128c:	08 95       	ret

0000128e <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    128e:	0f 93       	push	r16
    1290:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    1292:	20 e2       	ldi	r18, 0x20	; 32
    1294:	40 30       	cpi	r20, 0x00	; 0
    1296:	52 07       	cpc	r21, r18
    1298:	44 f4       	brge	.+16     	; 0x12aa <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    129a:	a0 ee       	ldi	r26, 0xE0	; 224
    129c:	40 30       	cpi	r20, 0x00	; 0
    129e:	5a 07       	cpc	r21, r26
    12a0:	3c f0       	brlt	.+14     	; 0x12b0 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    12a2:	8a 01       	movw	r16, r20
    12a4:	00 50       	subi	r16, 0x00	; 0
    12a6:	10 4e       	sbci	r17, 0xE0	; 224
    12a8:	05 c0       	rjmp	.+10     	; 0x12b4 <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    12aa:	0f ef       	ldi	r16, 0xFF	; 255
    12ac:	1f e3       	ldi	r17, 0x3F	; 63
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    12b0:	00 e0       	ldi	r16, 0x00	; 0
    12b2:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    12b4:	46 2f       	mov	r20, r22
    12b6:	4f 70       	andi	r20, 0x0F	; 15
    12b8:	40 6e       	ori	r20, 0xE0	; 224
    12ba:	20 2f       	mov	r18, r16
    12bc:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    12be:	00 0f       	add	r16, r16
    12c0:	01 2f       	mov	r16, r17
    12c2:	00 1f       	adc	r16, r16
    12c4:	11 0b       	sbc	r17, r17
    12c6:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    12c8:	0f 77       	andi	r16, 0x7F	; 127
    12ca:	dc 01       	movw	r26, r24
    12cc:	ed 91       	ld	r30, X+
    12ce:	fc 91       	ld	r31, X
    12d0:	63 e0       	ldi	r22, 0x03	; 3
    12d2:	70 e0       	ldi	r23, 0x00	; 0
    12d4:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    12d6:	1f 91       	pop	r17
    12d8:	0f 91       	pop	r16
    12da:	08 95       	ret

000012dc <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    12dc:	0f 93       	push	r16
    12de:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    12e0:	46 2f       	mov	r20, r22
    12e2:	4f 70       	andi	r20, 0x0F	; 15
    12e4:	40 6c       	ori	r20, 0xC0	; 192
    12e6:	2f 77       	andi	r18, 0x7F	; 127
    12e8:	dc 01       	movw	r26, r24
    12ea:	ed 91       	ld	r30, X+
    12ec:	fc 91       	ld	r31, X
    12ee:	62 e0       	ldi	r22, 0x02	; 2
    12f0:	70 e0       	ldi	r23, 0x00	; 0
    12f2:	00 e0       	ldi	r16, 0x00	; 0
    12f4:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    12f6:	0f 91       	pop	r16
    12f8:	08 95       	ret

000012fa <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    12fa:	0f 93       	push	r16
    12fc:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    12fe:	46 2f       	mov	r20, r22
    1300:	4f 70       	andi	r20, 0x0F	; 15
    1302:	40 6d       	ori	r20, 0xD0	; 208
    1304:	2f 77       	andi	r18, 0x7F	; 127
    1306:	dc 01       	movw	r26, r24
    1308:	ed 91       	ld	r30, X+
    130a:	fc 91       	ld	r31, X
    130c:	62 e0       	ldi	r22, 0x02	; 2
    130e:	70 e0       	ldi	r23, 0x00	; 0
    1310:	00 e0       	ldi	r16, 0x00	; 0
    1312:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    1314:	0f 91       	pop	r16
    1316:	08 95       	ret

00001318 <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    1318:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    131a:	dc 01       	movw	r26, r24
    131c:	ed 91       	ld	r30, X+
    131e:	fc 91       	ld	r31, X
    1320:	61 e0       	ldi	r22, 0x01	; 1
    1322:	70 e0       	ldi	r23, 0x00	; 0
    1324:	48 ef       	ldi	r20, 0xF8	; 248
    1326:	20 e0       	ldi	r18, 0x00	; 0
    1328:	00 e0       	ldi	r16, 0x00	; 0
    132a:	09 95       	icall
}
    132c:	0f 91       	pop	r16
    132e:	08 95       	ret

00001330 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    1330:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    1332:	dc 01       	movw	r26, r24
    1334:	ed 91       	ld	r30, X+
    1336:	fc 91       	ld	r31, X
    1338:	61 e0       	ldi	r22, 0x01	; 1
    133a:	70 e0       	ldi	r23, 0x00	; 0
    133c:	49 ef       	ldi	r20, 0xF9	; 249
    133e:	20 e0       	ldi	r18, 0x00	; 0
    1340:	00 e0       	ldi	r16, 0x00	; 0
    1342:	09 95       	icall
}
    1344:	0f 91       	pop	r16
    1346:	08 95       	ret

00001348 <midi_send_start>:

void midi_send_start(MidiDevice * device){
    1348:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    134a:	dc 01       	movw	r26, r24
    134c:	ed 91       	ld	r30, X+
    134e:	fc 91       	ld	r31, X
    1350:	61 e0       	ldi	r22, 0x01	; 1
    1352:	70 e0       	ldi	r23, 0x00	; 0
    1354:	4a ef       	ldi	r20, 0xFA	; 250
    1356:	20 e0       	ldi	r18, 0x00	; 0
    1358:	00 e0       	ldi	r16, 0x00	; 0
    135a:	09 95       	icall
}
    135c:	0f 91       	pop	r16
    135e:	08 95       	ret

00001360 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    1360:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    1362:	dc 01       	movw	r26, r24
    1364:	ed 91       	ld	r30, X+
    1366:	fc 91       	ld	r31, X
    1368:	61 e0       	ldi	r22, 0x01	; 1
    136a:	70 e0       	ldi	r23, 0x00	; 0
    136c:	4b ef       	ldi	r20, 0xFB	; 251
    136e:	20 e0       	ldi	r18, 0x00	; 0
    1370:	00 e0       	ldi	r16, 0x00	; 0
    1372:	09 95       	icall
}
    1374:	0f 91       	pop	r16
    1376:	08 95       	ret

00001378 <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    1378:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    137a:	dc 01       	movw	r26, r24
    137c:	ed 91       	ld	r30, X+
    137e:	fc 91       	ld	r31, X
    1380:	61 e0       	ldi	r22, 0x01	; 1
    1382:	70 e0       	ldi	r23, 0x00	; 0
    1384:	4c ef       	ldi	r20, 0xFC	; 252
    1386:	20 e0       	ldi	r18, 0x00	; 0
    1388:	00 e0       	ldi	r16, 0x00	; 0
    138a:	09 95       	icall
}
    138c:	0f 91       	pop	r16
    138e:	08 95       	ret

00001390 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    1390:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    1392:	dc 01       	movw	r26, r24
    1394:	ed 91       	ld	r30, X+
    1396:	fc 91       	ld	r31, X
    1398:	61 e0       	ldi	r22, 0x01	; 1
    139a:	70 e0       	ldi	r23, 0x00	; 0
    139c:	4e ef       	ldi	r20, 0xFE	; 254
    139e:	20 e0       	ldi	r18, 0x00	; 0
    13a0:	00 e0       	ldi	r16, 0x00	; 0
    13a2:	09 95       	icall
}
    13a4:	0f 91       	pop	r16
    13a6:	08 95       	ret

000013a8 <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    13a8:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    13aa:	dc 01       	movw	r26, r24
    13ac:	ed 91       	ld	r30, X+
    13ae:	fc 91       	ld	r31, X
    13b0:	61 e0       	ldi	r22, 0x01	; 1
    13b2:	70 e0       	ldi	r23, 0x00	; 0
    13b4:	4f ef       	ldi	r20, 0xFF	; 255
    13b6:	20 e0       	ldi	r18, 0x00	; 0
    13b8:	00 e0       	ldi	r16, 0x00	; 0
    13ba:	09 95       	icall
}
    13bc:	0f 91       	pop	r16
    13be:	08 95       	ret

000013c0 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    13c0:	0f 93       	push	r16
   device->send_func(device, 2,
    13c2:	26 2f       	mov	r18, r22
    13c4:	2f 77       	andi	r18, 0x7F	; 127
    13c6:	dc 01       	movw	r26, r24
    13c8:	ed 91       	ld	r30, X+
    13ca:	fc 91       	ld	r31, X
    13cc:	62 e0       	ldi	r22, 0x02	; 2
    13ce:	70 e0       	ldi	r23, 0x00	; 0
    13d0:	41 ef       	ldi	r20, 0xF1	; 241
    13d2:	00 e0       	ldi	r16, 0x00	; 0
    13d4:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    13d6:	0f 91       	pop	r16
    13d8:	08 95       	ret

000013da <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    13da:	0f 93       	push	r16
    13dc:	1f 93       	push	r17
   device->send_func(device, 3,
    13de:	26 2f       	mov	r18, r22
    13e0:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    13e2:	8b 01       	movw	r16, r22
    13e4:	00 0f       	add	r16, r16
    13e6:	01 2f       	mov	r16, r17
    13e8:	00 1f       	adc	r16, r16
    13ea:	11 0b       	sbc	r17, r17
    13ec:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    13ee:	0f 77       	andi	r16, 0x7F	; 127
    13f0:	dc 01       	movw	r26, r24
    13f2:	ed 91       	ld	r30, X+
    13f4:	fc 91       	ld	r31, X
    13f6:	63 e0       	ldi	r22, 0x03	; 3
    13f8:	70 e0       	ldi	r23, 0x00	; 0
    13fa:	42 ef       	ldi	r20, 0xF2	; 242
    13fc:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    13fe:	1f 91       	pop	r17
    1400:	0f 91       	pop	r16
    1402:	08 95       	ret

00001404 <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    1404:	0f 93       	push	r16
   device->send_func(device, 2,
    1406:	26 2f       	mov	r18, r22
    1408:	2f 77       	andi	r18, 0x7F	; 127
    140a:	dc 01       	movw	r26, r24
    140c:	ed 91       	ld	r30, X+
    140e:	fc 91       	ld	r31, X
    1410:	62 e0       	ldi	r22, 0x02	; 2
    1412:	70 e0       	ldi	r23, 0x00	; 0
    1414:	43 ef       	ldi	r20, 0xF3	; 243
    1416:	00 e0       	ldi	r16, 0x00	; 0
    1418:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    141a:	0f 91       	pop	r16
    141c:	08 95       	ret

0000141e <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    141e:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    1420:	dc 01       	movw	r26, r24
    1422:	ed 91       	ld	r30, X+
    1424:	fc 91       	ld	r31, X
    1426:	61 e0       	ldi	r22, 0x01	; 1
    1428:	70 e0       	ldi	r23, 0x00	; 0
    142a:	46 ef       	ldi	r20, 0xF6	; 246
    142c:	20 e0       	ldi	r18, 0x00	; 0
    142e:	00 e0       	ldi	r16, 0x00	; 0
    1430:	09 95       	icall
}
    1432:	0f 91       	pop	r16
    1434:	08 95       	ret

00001436 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    1436:	0f 93       	push	r16
    1438:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    143a:	dc 01       	movw	r26, r24
    143c:	ed 91       	ld	r30, X+
    143e:	fc 91       	ld	r31, X
    1440:	61 e0       	ldi	r22, 0x01	; 1
    1442:	70 e0       	ldi	r23, 0x00	; 0
    1444:	20 e0       	ldi	r18, 0x00	; 0
    1446:	00 e0       	ldi	r16, 0x00	; 0
    1448:	09 95       	icall
}
    144a:	0f 91       	pop	r16
    144c:	08 95       	ret

0000144e <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    144e:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    1450:	dc 01       	movw	r26, r24
    1452:	ed 91       	ld	r30, X+
    1454:	fc 91       	ld	r31, X
    1456:	09 95       	icall
}
    1458:	0f 91       	pop	r16
    145a:	08 95       	ret

0000145c <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    145c:	6f 92       	push	r6
    145e:	7f 92       	push	r7
    1460:	8f 92       	push	r8
    1462:	9f 92       	push	r9
    1464:	af 92       	push	r10
    1466:	bf 92       	push	r11
    1468:	cf 92       	push	r12
    146a:	df 92       	push	r13
    146c:	ef 92       	push	r14
    146e:	ff 92       	push	r15
    1470:	0f 93       	push	r16
    1472:	1f 93       	push	r17
    1474:	cf 93       	push	r28
    1476:	df 93       	push	r29
    1478:	00 d0       	rcall	.+0      	; 0x147a <midi_send_array+0x1e>
    147a:	0f 92       	push	r0
    147c:	cd b7       	in	r28, 0x3d	; 61
    147e:	de b7       	in	r29, 0x3e	; 62
    1480:	4c 01       	movw	r8, r24
    1482:	6b 01       	movw	r12, r22
    1484:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1486:	61 15       	cp	r22, r1
    1488:	71 05       	cpc	r23, r1
    148a:	41 f1       	breq	.+80     	; 0x14dc <midi_send_array+0x80>
    148c:	ee 24       	eor	r14, r14
    148e:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    1490:	0f 2e       	mov	r0, r31
    1492:	f3 e0       	ldi	r31, 0x03	; 3
    1494:	6f 2e       	mov	r6, r31
    1496:	77 24       	eor	r7, r7
    1498:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    149a:	19 82       	std	Y+1, r1	; 0x01
    149c:	1a 82       	std	Y+2, r1	; 0x02
    149e:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    14a0:	86 01       	movw	r16, r12
    14a2:	0e 19       	sub	r16, r14
    14a4:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    14a6:	04 30       	cpi	r16, 0x04	; 4
    14a8:	11 05       	cpc	r17, r1
    14aa:	08 f0       	brcs	.+2      	; 0x14ae <midi_send_array+0x52>
    14ac:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    14ae:	b5 01       	movw	r22, r10
    14b0:	6e 0d       	add	r22, r14
    14b2:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    14b4:	ce 01       	movw	r24, r28
    14b6:	01 96       	adiw	r24, 0x01	; 1
    14b8:	40 2f       	mov	r20, r16
    14ba:	51 2f       	mov	r21, r17
    14bc:	0e 94 18 0f 	call	0x1e30	; 0x1e30 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    14c0:	c4 01       	movw	r24, r8
    14c2:	b8 01       	movw	r22, r16
    14c4:	49 81       	ldd	r20, Y+1	; 0x01
    14c6:	2a 81       	ldd	r18, Y+2	; 0x02
    14c8:	0b 81       	ldd	r16, Y+3	; 0x03
    14ca:	0e 94 27 0a 	call	0x144e	; 0x144e <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    14ce:	83 e0       	ldi	r24, 0x03	; 3
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	e8 0e       	add	r14, r24
    14d4:	f9 1e       	adc	r15, r25
    14d6:	ec 14       	cp	r14, r12
    14d8:	fd 04       	cpc	r15, r13
    14da:	f8 f2       	brcs	.-66     	; 0x149a <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    14dc:	0f 90       	pop	r0
    14de:	0f 90       	pop	r0
    14e0:	0f 90       	pop	r0
    14e2:	df 91       	pop	r29
    14e4:	cf 91       	pop	r28
    14e6:	1f 91       	pop	r17
    14e8:	0f 91       	pop	r16
    14ea:	ff 90       	pop	r15
    14ec:	ef 90       	pop	r14
    14ee:	df 90       	pop	r13
    14f0:	cf 90       	pop	r12
    14f2:	bf 90       	pop	r11
    14f4:	af 90       	pop	r10
    14f6:	9f 90       	pop	r9
    14f8:	8f 90       	pop	r8
    14fa:	7f 90       	pop	r7
    14fc:	6f 90       	pop	r6
    14fe:	08 95       	ret

00001500 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    1500:	fc 01       	movw	r30, r24
    1502:	73 83       	std	Z+3, r23	; 0x03
    1504:	62 83       	std	Z+2, r22	; 0x02
}
    1506:	08 95       	ret

00001508 <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    1508:	fc 01       	movw	r30, r24
    150a:	75 83       	std	Z+5, r23	; 0x05
    150c:	64 83       	std	Z+4, r22	; 0x04
}
    150e:	08 95       	ret

00001510 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    1510:	fc 01       	movw	r30, r24
    1512:	77 83       	std	Z+7, r23	; 0x07
    1514:	66 83       	std	Z+6, r22	; 0x06
}
    1516:	08 95       	ret

00001518 <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    1518:	fc 01       	movw	r30, r24
    151a:	71 87       	std	Z+9, r23	; 0x09
    151c:	60 87       	std	Z+8, r22	; 0x08
}
    151e:	08 95       	ret

00001520 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    1520:	fc 01       	movw	r30, r24
    1522:	73 87       	std	Z+11, r23	; 0x0b
    1524:	62 87       	std	Z+10, r22	; 0x0a
}
    1526:	08 95       	ret

00001528 <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    1528:	fc 01       	movw	r30, r24
    152a:	75 87       	std	Z+13, r23	; 0x0d
    152c:	64 87       	std	Z+12, r22	; 0x0c
}
    152e:	08 95       	ret

00001530 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    1530:	fc 01       	movw	r30, r24
    1532:	77 87       	std	Z+15, r23	; 0x0f
    1534:	66 87       	std	Z+14, r22	; 0x0e
}
    1536:	08 95       	ret

00001538 <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    1538:	fc 01       	movw	r30, r24
    153a:	71 8b       	std	Z+17, r23	; 0x11
    153c:	60 8b       	std	Z+16, r22	; 0x10
}
    153e:	08 95       	ret

00001540 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    1540:	fc 01       	movw	r30, r24
    1542:	73 8b       	std	Z+19, r23	; 0x13
    1544:	62 8b       	std	Z+18, r22	; 0x12
}
    1546:	08 95       	ret

00001548 <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    1548:	fc 01       	movw	r30, r24
    154a:	75 8b       	std	Z+21, r23	; 0x15
    154c:	64 8b       	std	Z+20, r22	; 0x14
}
    154e:	08 95       	ret

00001550 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    1550:	fc 01       	movw	r30, r24
    1552:	77 8b       	std	Z+23, r23	; 0x17
    1554:	66 8b       	std	Z+22, r22	; 0x16
}
    1556:	08 95       	ret

00001558 <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    1558:	fc 01       	movw	r30, r24
    155a:	71 8f       	std	Z+25, r23	; 0x19
    155c:	60 8f       	std	Z+24, r22	; 0x18
}
    155e:	08 95       	ret

00001560 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    1560:	fc 01       	movw	r30, r24
    1562:	73 8f       	std	Z+27, r23	; 0x1b
    1564:	62 8f       	std	Z+26, r22	; 0x1a
}
    1566:	08 95       	ret

00001568 <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    1568:	fc 01       	movw	r30, r24
    156a:	75 8f       	std	Z+29, r23	; 0x1d
    156c:	64 8f       	std	Z+28, r22	; 0x1c
}
    156e:	08 95       	ret

00001570 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    1570:	fc 01       	movw	r30, r24
    1572:	77 8f       	std	Z+31, r23	; 0x1f
    1574:	66 8f       	std	Z+30, r22	; 0x1e
}
    1576:	08 95       	ret

00001578 <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    1578:	cf 93       	push	r28
    157a:	df 93       	push	r29
    157c:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    157e:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    1580:	1f a2       	lds	r17, 0x9f
    1582:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    1584:	bc 01       	movw	r22, r24
    1586:	68 5d       	subi	r22, 0xD8	; 216
    1588:	7f 4f       	sbci	r23, 0xFF	; 255
    158a:	88 51       	subi	r24, 0x18	; 24
    158c:	9f 4f       	sbci	r25, 0xFF	; 255
    158e:	40 ec       	ldi	r20, 0xC0	; 192
    1590:	0e 94 36 08 	call	0x106c	; 0x106c <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    1594:	1b 82       	std	Y+3, r1	; 0x03
    1596:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    1598:	1d 82       	std	Y+5, r1	; 0x05
    159a:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    159c:	1f 82       	std	Y+7, r1	; 0x07
    159e:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    15a0:	19 86       	std	Y+9, r1	; 0x09
    15a2:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    15a4:	1b 86       	std	Y+11, r1	; 0x0b
    15a6:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    15a8:	1d 86       	std	Y+13, r1	; 0x0d
    15aa:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    15ac:	1f 86       	std	Y+15, r1	; 0x0f
    15ae:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    15b0:	19 8a       	std	Y+17, r1	; 0x11
    15b2:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    15b4:	1b 8a       	std	Y+19, r1	; 0x13
    15b6:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    15b8:	1d 8a       	std	Y+21, r1	; 0x15
    15ba:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    15bc:	1f 8a       	std	Y+23, r1	; 0x17
    15be:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    15c0:	19 8e       	std	Y+25, r1	; 0x19
    15c2:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    15c4:	1b 8e       	std	Y+27, r1	; 0x1b
    15c6:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    15c8:	1d 8e       	std	Y+29, r1	; 0x1d
    15ca:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    15cc:	1f 8e       	std	Y+31, r1	; 0x1f
    15ce:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    15d0:	19 a2       	lds	r17, 0x99
    15d2:	18 a2       	lds	r17, 0x98
}
    15d4:	df 91       	pop	r29
    15d6:	cf 91       	pop	r28
    15d8:	08 95       	ret

000015da <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    15da:	ef 92       	push	r14
    15dc:	ff 92       	push	r15
    15de:	0f 93       	push	r16
    15e0:	1f 93       	push	r17
    15e2:	cf 93       	push	r28
    15e4:	df 93       	push	r29
    15e6:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    15e8:	66 23       	and	r22, r22
    15ea:	99 f0       	breq	.+38     	; 0x1612 <midi_device_input+0x38>
    15ec:	04 2f       	mov	r16, r20
    15ee:	15 2f       	mov	r17, r21
    15f0:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    15f2:	0f 2e       	mov	r0, r31
    15f4:	f8 ee       	ldi	r31, 0xE8	; 232
    15f6:	ef 2e       	mov	r14, r31
    15f8:	ff 24       	eor	r15, r15
    15fa:	f0 2d       	mov	r31, r0
    15fc:	e8 0e       	add	r14, r24
    15fe:	f9 1e       	adc	r15, r25
    1600:	f8 01       	movw	r30, r16
    1602:	61 91       	ld	r22, Z+
    1604:	8f 01       	movw	r16, r30
    1606:	c7 01       	movw	r24, r14
    1608:	0e 94 3d 08 	call	0x107a	; 0x107a <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    160c:	cf 5f       	subi	r28, 0xFF	; 255
    160e:	cd 17       	cp	r28, r29
    1610:	b9 f7       	brne	.-18     	; 0x1600 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    1612:	df 91       	pop	r29
    1614:	cf 91       	pop	r28
    1616:	1f 91       	pop	r17
    1618:	0f 91       	pop	r16
    161a:	ff 90       	pop	r15
    161c:	ef 90       	pop	r14
    161e:	08 95       	ret

00001620 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    1620:	fc 01       	movw	r30, r24
    1622:	71 83       	std	Z+1, r23	; 0x01
    1624:	60 83       	st	Z, r22
}
    1626:	08 95       	ret

00001628 <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    1628:	fc 01       	movw	r30, r24
    162a:	71 a3       	lds	r23, 0x51
    162c:	60 a3       	lds	r22, 0x50
}
    162e:	08 95       	ret

00001630 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    1630:	af 92       	push	r10
    1632:	bf 92       	push	r11
    1634:	cf 92       	push	r12
    1636:	df 92       	push	r13
    1638:	ef 92       	push	r14
    163a:	ff 92       	push	r15
    163c:	0f 93       	push	r16
    163e:	1f 93       	push	r17
    1640:	cf 93       	push	r28
    1642:	df 93       	push	r29
    1644:	00 d0       	rcall	.+0      	; 0x1646 <midi_input_callbacks+0x16>
    1646:	0f 92       	push	r0
    1648:	cd b7       	in	r28, 0x3d	; 61
    164a:	de b7       	in	r29, 0x3e	; 62
    164c:	6c 01       	movw	r12, r24
    164e:	5b 01       	movw	r10, r22
    1650:	f4 2e       	mov	r15, r20
    1652:	e2 2e       	mov	r14, r18
    1654:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    1656:	dc 01       	movw	r26, r24
    1658:	95 96       	adiw	r26, 0x25	; 37
    165a:	8c 91       	ld	r24, X
    165c:	95 97       	sbiw	r26, 0x25	; 37
    165e:	84 30       	cpi	r24, 0x04	; 4
    1660:	e9 f4       	brne	.+58     	; 0x169c <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    1662:	5a 96       	adiw	r26, 0x1a	; 26
    1664:	ed 91       	ld	r30, X+
    1666:	fc 91       	ld	r31, X
    1668:	5b 97       	sbiw	r26, 0x1b	; 27
    166a:	30 97       	sbiw	r30, 0x00	; 0
    166c:	09 f4       	brne	.+2      	; 0x1670 <midi_input_callbacks+0x40>
    166e:	ee c0       	rjmp	.+476    	; 0x184c <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    1670:	cb 01       	movw	r24, r22
    1672:	01 97       	sbiw	r24, 0x01	; 1
    1674:	63 e0       	ldi	r22, 0x03	; 3
    1676:	70 e0       	ldi	r23, 0x00	; 0
    1678:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
    167c:	cb 01       	movw	r24, r22
    167e:	88 0f       	add	r24, r24
    1680:	99 1f       	adc	r25, r25
    1682:	68 0f       	add	r22, r24
    1684:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    1686:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    1688:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    168a:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    168c:	4a 2d       	mov	r20, r10
    168e:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    1690:	c6 01       	movw	r24, r12
    1692:	9e 01       	movw	r18, r28
    1694:	2f 5f       	subi	r18, 0xFF	; 255
    1696:	3f 4f       	sbci	r19, 0xFF	; 255
    1698:	09 95       	icall
    169a:	c8 c0       	rjmp	.+400    	; 0x182c <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    169c:	62 30       	cpi	r22, 0x02	; 2
    169e:	71 05       	cpc	r23, r1
    16a0:	09 f4       	brne	.+2      	; 0x16a4 <midi_input_callbacks+0x74>
    16a2:	5f c0       	rjmp	.+190    	; 0x1762 <midi_input_callbacks+0x132>
    16a4:	63 30       	cpi	r22, 0x03	; 3
    16a6:	71 05       	cpc	r23, r1
    16a8:	29 f0       	breq	.+10     	; 0x16b4 <midi_input_callbacks+0x84>
    16aa:	61 30       	cpi	r22, 0x01	; 1
    16ac:	71 05       	cpc	r23, r1
    16ae:	09 f0       	breq	.+2      	; 0x16b2 <midi_input_callbacks+0x82>
    16b0:	b3 c0       	rjmp	.+358    	; 0x1818 <midi_input_callbacks+0x1e8>
    16b2:	99 c0       	rjmp	.+306    	; 0x17e6 <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    16b4:	84 2f       	mov	r24, r20
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	80 7f       	andi	r24, 0xF0	; 240
    16ba:	90 70       	andi	r25, 0x00	; 0
    16bc:	80 3a       	cpi	r24, 0xA0	; 160
    16be:	91 05       	cpc	r25, r1
    16c0:	29 f1       	breq	.+74     	; 0x170c <midi_input_callbacks+0xdc>
    16c2:	81 3a       	cpi	r24, 0xA1	; 161
    16c4:	91 05       	cpc	r25, r1
    16c6:	3c f4       	brge	.+14     	; 0x16d6 <midi_input_callbacks+0xa6>
    16c8:	80 38       	cpi	r24, 0x80	; 128
    16ca:	91 05       	cpc	r25, r1
    16cc:	c9 f0       	breq	.+50     	; 0x1700 <midi_input_callbacks+0xd0>
    16ce:	80 39       	cpi	r24, 0x90	; 144
    16d0:	91 05       	cpc	r25, r1
    16d2:	91 f5       	brne	.+100    	; 0x1738 <midi_input_callbacks+0x108>
    16d4:	0f c0       	rjmp	.+30     	; 0x16f4 <midi_input_callbacks+0xc4>
    16d6:	80 3e       	cpi	r24, 0xE0	; 224
    16d8:	91 05       	cpc	r25, r1
    16da:	f1 f0       	breq	.+60     	; 0x1718 <midi_input_callbacks+0xe8>
    16dc:	80 3f       	cpi	r24, 0xF0	; 240
    16de:	91 05       	cpc	r25, r1
    16e0:	09 f1       	breq	.+66     	; 0x1724 <midi_input_callbacks+0xf4>
    16e2:	80 3b       	cpi	r24, 0xB0	; 176
    16e4:	91 05       	cpc	r25, r1
    16e6:	41 f5       	brne	.+80     	; 0x1738 <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    16e8:	d6 01       	movw	r26, r12
    16ea:	12 96       	adiw	r26, 0x02	; 2
    16ec:	ed 91       	ld	r30, X+
    16ee:	fc 91       	ld	r31, X
    16f0:	13 97       	sbiw	r26, 0x03	; 3
              break;
    16f2:	24 c0       	rjmp	.+72     	; 0x173c <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    16f4:	d6 01       	movw	r26, r12
    16f6:	14 96       	adiw	r26, 0x04	; 4
    16f8:	ed 91       	ld	r30, X+
    16fa:	fc 91       	ld	r31, X
    16fc:	15 97       	sbiw	r26, 0x05	; 5
              break;
    16fe:	1e c0       	rjmp	.+60     	; 0x173c <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    1700:	d6 01       	movw	r26, r12
    1702:	16 96       	adiw	r26, 0x06	; 6
    1704:	ed 91       	ld	r30, X+
    1706:	fc 91       	ld	r31, X
    1708:	17 97       	sbiw	r26, 0x07	; 7
              break;
    170a:	18 c0       	rjmp	.+48     	; 0x173c <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    170c:	d6 01       	movw	r26, r12
    170e:	18 96       	adiw	r26, 0x08	; 8
    1710:	ed 91       	ld	r30, X+
    1712:	fc 91       	ld	r31, X
    1714:	19 97       	sbiw	r26, 0x09	; 9
              break;
    1716:	12 c0       	rjmp	.+36     	; 0x173c <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    1718:	d6 01       	movw	r26, r12
    171a:	1a 96       	adiw	r26, 0x0a	; 10
    171c:	ed 91       	ld	r30, X+
    171e:	fc 91       	ld	r31, X
    1720:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    1722:	0c c0       	rjmp	.+24     	; 0x173c <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    1724:	b2 ef       	ldi	r27, 0xF2	; 242
    1726:	4b 17       	cp	r20, r27
    1728:	09 f0       	breq	.+2      	; 0x172c <midi_input_callbacks+0xfc>
    172a:	90 c0       	rjmp	.+288    	; 0x184c <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    172c:	d6 01       	movw	r26, r12
    172e:	1c 96       	adiw	r26, 0x0c	; 12
    1730:	ed 91       	ld	r30, X+
    1732:	fc 91       	ld	r31, X
    1734:	1d 97       	sbiw	r26, 0x0d	; 13
    1736:	02 c0       	rjmp	.+4      	; 0x173c <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    1738:	e0 e0       	ldi	r30, 0x00	; 0
    173a:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    173c:	30 97       	sbiw	r30, 0x00	; 0
    173e:	09 f4       	brne	.+2      	; 0x1742 <midi_input_callbacks+0x112>
    1740:	85 c0       	rjmp	.+266    	; 0x184c <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    1742:	b2 ef       	ldi	r27, 0xF2	; 242
    1744:	fb 16       	cp	r15, r27
    1746:	31 f4       	brne	.+12     	; 0x1754 <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    1748:	c6 01       	movw	r24, r12
    174a:	62 ef       	ldi	r22, 0xF2	; 242
    174c:	4e 2d       	mov	r20, r14
    174e:	21 2f       	mov	r18, r17
    1750:	09 95       	icall
    1752:	6c c0       	rjmp	.+216    	; 0x182c <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    1754:	6f 2d       	mov	r22, r15
    1756:	6f 70       	andi	r22, 0x0F	; 15
    1758:	c6 01       	movw	r24, r12
    175a:	4e 2d       	mov	r20, r14
    175c:	21 2f       	mov	r18, r17
    175e:	09 95       	icall
    1760:	65 c0       	rjmp	.+202    	; 0x182c <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1762:	84 2f       	mov	r24, r20
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	80 7f       	andi	r24, 0xF0	; 240
    1768:	90 70       	andi	r25, 0x00	; 0
    176a:	80 3d       	cpi	r24, 0xD0	; 208
    176c:	91 05       	cpc	r25, r1
    176e:	61 f0       	breq	.+24     	; 0x1788 <midi_input_callbacks+0x158>
    1770:	80 3f       	cpi	r24, 0xF0	; 240
    1772:	91 05       	cpc	r25, r1
    1774:	79 f0       	breq	.+30     	; 0x1794 <midi_input_callbacks+0x164>
    1776:	80 3c       	cpi	r24, 0xC0	; 192
    1778:	91 05       	cpc	r25, r1
    177a:	f9 f4       	brne	.+62     	; 0x17ba <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    177c:	d6 01       	movw	r26, r12
    177e:	1e 96       	adiw	r26, 0x0e	; 14
    1780:	ed 91       	ld	r30, X+
    1782:	fc 91       	ld	r31, X
    1784:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    1786:	1b c0       	rjmp	.+54     	; 0x17be <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    1788:	d6 01       	movw	r26, r12
    178a:	50 96       	adiw	r26, 0x10	; 16
    178c:	ed 91       	ld	r30, X+
    178e:	fc 91       	ld	r31, X
    1790:	51 97       	sbiw	r26, 0x11	; 17
              break;
    1792:	15 c0       	rjmp	.+42     	; 0x17be <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    1794:	b3 ef       	ldi	r27, 0xF3	; 243
    1796:	4b 17       	cp	r20, r27
    1798:	31 f4       	brne	.+12     	; 0x17a6 <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    179a:	d6 01       	movw	r26, r12
    179c:	52 96       	adiw	r26, 0x12	; 18
    179e:	ed 91       	ld	r30, X+
    17a0:	fc 91       	ld	r31, X
    17a2:	53 97       	sbiw	r26, 0x13	; 19
    17a4:	0c c0       	rjmp	.+24     	; 0x17be <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    17a6:	b1 ef       	ldi	r27, 0xF1	; 241
    17a8:	4b 17       	cp	r20, r27
    17aa:	09 f0       	breq	.+2      	; 0x17ae <midi_input_callbacks+0x17e>
    17ac:	4f c0       	rjmp	.+158    	; 0x184c <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    17ae:	d6 01       	movw	r26, r12
    17b0:	54 96       	adiw	r26, 0x14	; 20
    17b2:	ed 91       	ld	r30, X+
    17b4:	fc 91       	ld	r31, X
    17b6:	55 97       	sbiw	r26, 0x15	; 21
    17b8:	02 c0       	rjmp	.+4      	; 0x17be <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    17ba:	e0 e0       	ldi	r30, 0x00	; 0
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    17be:	30 97       	sbiw	r30, 0x00	; 0
    17c0:	09 f4       	brne	.+2      	; 0x17c4 <midi_input_callbacks+0x194>
    17c2:	44 c0       	rjmp	.+136    	; 0x184c <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    17c4:	b3 ef       	ldi	r27, 0xF3	; 243
    17c6:	fb 16       	cp	r15, r27
    17c8:	19 f0       	breq	.+6      	; 0x17d0 <midi_input_callbacks+0x1a0>
    17ca:	81 ef       	ldi	r24, 0xF1	; 241
    17cc:	f8 16       	cp	r15, r24
    17ce:	29 f4       	brne	.+10     	; 0x17da <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    17d0:	c6 01       	movw	r24, r12
    17d2:	6f 2d       	mov	r22, r15
    17d4:	4e 2d       	mov	r20, r14
    17d6:	09 95       	icall
    17d8:	29 c0       	rjmp	.+82     	; 0x182c <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    17da:	6f 2d       	mov	r22, r15
    17dc:	6f 70       	andi	r22, 0x0F	; 15
    17de:	c6 01       	movw	r24, r12
    17e0:	4e 2d       	mov	r20, r14
    17e2:	09 95       	icall
    17e4:	23 c0       	rjmp	.+70     	; 0x182c <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    17e6:	84 2f       	mov	r24, r20
    17e8:	0e 94 b5 08 	call	0x116a	; 0x116a <midi_is_realtime>
    17ec:	88 23       	and	r24, r24
    17ee:	31 f0       	breq	.+12     	; 0x17fc <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    17f0:	d6 01       	movw	r26, r12
    17f2:	56 96       	adiw	r26, 0x16	; 22
    17f4:	ed 91       	ld	r30, X+
    17f6:	fc 91       	ld	r31, X
    17f8:	57 97       	sbiw	r26, 0x17	; 23
    17fa:	08 c0       	rjmp	.+16     	; 0x180c <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    17fc:	b6 ef       	ldi	r27, 0xF6	; 246
    17fe:	fb 16       	cp	r15, r27
    1800:	29 f5       	brne	.+74     	; 0x184c <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    1802:	d6 01       	movw	r26, r12
    1804:	58 96       	adiw	r26, 0x18	; 24
    1806:	ed 91       	ld	r30, X+
    1808:	fc 91       	ld	r31, X
    180a:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    180c:	30 97       	sbiw	r30, 0x00	; 0
    180e:	f1 f0       	breq	.+60     	; 0x184c <midi_input_callbacks+0x21c>
            func(device, byte0);
    1810:	c6 01       	movw	r24, r12
    1812:	6f 2d       	mov	r22, r15
    1814:	09 95       	icall
    1816:	0a c0       	rjmp	.+20     	; 0x182c <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    1818:	64 30       	cpi	r22, 0x04	; 4
    181a:	71 05       	cpc	r23, r1
    181c:	a8 f4       	brcc	.+42     	; 0x1848 <midi_input_callbacks+0x218>
    181e:	16 c0       	rjmp	.+44     	; 0x184c <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    1820:	c6 01       	movw	r24, r12
    1822:	b5 01       	movw	r22, r10
    1824:	4f 2d       	mov	r20, r15
    1826:	2e 2d       	mov	r18, r14
    1828:	01 2f       	mov	r16, r17
    182a:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    182c:	d6 01       	movw	r26, r12
    182e:	5e 96       	adiw	r26, 0x1e	; 30
    1830:	ed 91       	ld	r30, X+
    1832:	fc 91       	ld	r31, X
    1834:	5f 97       	sbiw	r26, 0x1f	; 31
    1836:	30 97       	sbiw	r30, 0x00	; 0
    1838:	89 f0       	breq	.+34     	; 0x185c <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    183a:	c6 01       	movw	r24, r12
    183c:	b5 01       	movw	r22, r10
    183e:	4f 2d       	mov	r20, r15
    1840:	2e 2d       	mov	r18, r14
    1842:	01 2f       	mov	r16, r17
    1844:	09 95       	icall
    1846:	0a c0       	rjmp	.+20     	; 0x185c <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    1848:	aa 24       	eor	r10, r10
    184a:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    184c:	d6 01       	movw	r26, r12
    184e:	5c 96       	adiw	r26, 0x1c	; 28
    1850:	ed 91       	ld	r30, X+
    1852:	fc 91       	ld	r31, X
    1854:	5d 97       	sbiw	r26, 0x1d	; 29
    1856:	30 97       	sbiw	r30, 0x00	; 0
    1858:	19 f7       	brne	.-58     	; 0x1820 <midi_input_callbacks+0x1f0>
    185a:	e8 cf       	rjmp	.-48     	; 0x182c <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    185c:	0f 90       	pop	r0
    185e:	0f 90       	pop	r0
    1860:	0f 90       	pop	r0
    1862:	df 91       	pop	r29
    1864:	cf 91       	pop	r28
    1866:	1f 91       	pop	r17
    1868:	0f 91       	pop	r16
    186a:	ff 90       	pop	r15
    186c:	ef 90       	pop	r14
    186e:	df 90       	pop	r13
    1870:	cf 90       	pop	r12
    1872:	bf 90       	pop	r11
    1874:	af 90       	pop	r10
    1876:	08 95       	ret

00001878 <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    1878:	ef 92       	push	r14
    187a:	ff 92       	push	r15
    187c:	0f 93       	push	r16
    187e:	cf 93       	push	r28
    1880:	df 93       	push	r29
    1882:	7c 01       	movw	r14, r24
    1884:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    1886:	86 2f       	mov	r24, r22
    1888:	0e 94 b5 08 	call	0x116a	; 0x116a <midi_is_realtime>
    188c:	88 23       	and	r24, r24
    188e:	91 f0       	breq	.+36     	; 0x18b4 <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    1890:	d7 01       	movw	r26, r14
    1892:	95 96       	adiw	r26, 0x25	; 37
    1894:	dc 91       	ld	r29, X
    1896:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    1898:	81 e0       	ldi	r24, 0x01	; 1
    189a:	95 96       	adiw	r26, 0x25	; 37
    189c:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    189e:	c7 01       	movw	r24, r14
    18a0:	61 e0       	ldi	r22, 0x01	; 1
    18a2:	70 e0       	ldi	r23, 0x00	; 0
    18a4:	4c 2f       	mov	r20, r28
    18a6:	20 e0       	ldi	r18, 0x00	; 0
    18a8:	00 e0       	ldi	r16, 0x00	; 0
    18aa:	0e 94 18 0b 	call	0x1630	; 0x1630 <midi_input_callbacks>
    device->input_state = state;
    18ae:	f7 01       	movw	r30, r14
    18b0:	d5 a3       	lds	r29, 0x55
    18b2:	b7 c0       	rjmp	.+366    	; 0x1a22 <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    18b4:	8c 2f       	mov	r24, r28
    18b6:	0e 94 b1 08 	call	0x1162	; 0x1162 <midi_is_statusbyte>
    18ba:	88 23       	and	r24, r24
    18bc:	09 f4       	brne	.+2      	; 0x18c0 <midi_process_byte+0x48>
    18be:	73 c0       	rjmp	.+230    	; 0x19a6 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    18c0:	d7 01       	movw	r26, r14
    18c2:	95 96       	adiw	r26, 0x25	; 37
    18c4:	8c 91       	ld	r24, X
    18c6:	95 97       	sbiw	r26, 0x25	; 37
    18c8:	84 30       	cpi	r24, 0x04	; 4
    18ca:	49 f0       	breq	.+18     	; 0x18de <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    18cc:	92 96       	adiw	r26, 0x22	; 34
    18ce:	cc 93       	st	X, r28
    18d0:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    18d2:	81 e0       	ldi	r24, 0x01	; 1
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	97 96       	adiw	r26, 0x27	; 39
    18d8:	9c 93       	st	X, r25
    18da:	8e 93       	st	-X, r24
    18dc:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    18de:	8c 2f       	mov	r24, r28
    18e0:	0e 94 bb 08 	call	0x1176	; 0x1176 <midi_packet_length>
    18e4:	81 30       	cpi	r24, 0x01	; 1
    18e6:	41 f0       	breq	.+16     	; 0x18f8 <midi_process_byte+0x80>
    18e8:	81 30       	cpi	r24, 0x01	; 1
    18ea:	00 f1       	brcs	.+64     	; 0x192c <midi_process_byte+0xb4>
    18ec:	82 30       	cpi	r24, 0x02	; 2
    18ee:	a1 f0       	breq	.+40     	; 0x1918 <midi_process_byte+0xa0>
    18f0:	83 30       	cpi	r24, 0x03	; 3
    18f2:	09 f0       	breq	.+2      	; 0x18f6 <midi_process_byte+0x7e>
    18f4:	4f c0       	rjmp	.+158    	; 0x1994 <midi_process_byte+0x11c>
    18f6:	14 c0       	rjmp	.+40     	; 0x1920 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    18f8:	81 e0       	ldi	r24, 0x01	; 1
    18fa:	f7 01       	movw	r30, r14
    18fc:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    18fe:	c7 01       	movw	r24, r14
    1900:	61 e0       	ldi	r22, 0x01	; 1
    1902:	70 e0       	ldi	r23, 0x00	; 0
    1904:	4c 2f       	mov	r20, r28
    1906:	20 e0       	ldi	r18, 0x00	; 0
    1908:	00 e0       	ldi	r16, 0x00	; 0
    190a:	0e 94 18 0b 	call	0x1630	; 0x1630 <midi_input_callbacks>
        device->input_state = IDLE;
    190e:	d7 01       	movw	r26, r14
    1910:	95 96       	adiw	r26, 0x25	; 37
    1912:	1c 92       	st	X, r1
    1914:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1916:	85 c0       	rjmp	.+266    	; 0x1a22 <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    1918:	82 e0       	ldi	r24, 0x02	; 2
    191a:	f7 01       	movw	r30, r14
    191c:	85 a3       	lds	r24, 0x55
        break;
    191e:	81 c0       	rjmp	.+258    	; 0x1a22 <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    1920:	83 e0       	ldi	r24, 0x03	; 3
    1922:	d7 01       	movw	r26, r14
    1924:	95 96       	adiw	r26, 0x25	; 37
    1926:	8c 93       	st	X, r24
    1928:	95 97       	sbiw	r26, 0x25	; 37
        break;
    192a:	7b c0       	rjmp	.+246    	; 0x1a22 <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    192c:	c0 3f       	cpi	r28, 0xF0	; 240
    192e:	19 f0       	breq	.+6      	; 0x1936 <midi_process_byte+0xbe>
    1930:	c7 3f       	cpi	r28, 0xF7	; 247
    1932:	59 f5       	brne	.+86     	; 0x198a <midi_process_byte+0x112>
    1934:	0a c0       	rjmp	.+20     	; 0x194a <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    1936:	84 e0       	ldi	r24, 0x04	; 4
    1938:	f7 01       	movw	r30, r14
    193a:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    193c:	80 ef       	ldi	r24, 0xF0	; 240
    193e:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    1940:	81 e0       	ldi	r24, 0x01	; 1
    1942:	90 e0       	ldi	r25, 0x00	; 0
    1944:	97 a3       	lds	r25, 0x57
    1946:	86 a3       	lds	r24, 0x56
            break;
    1948:	6c c0       	rjmp	.+216    	; 0x1a22 <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    194a:	d7 01       	movw	r26, r14
    194c:	96 96       	adiw	r26, 0x26	; 38
    194e:	2d 91       	ld	r18, X+
    1950:	3c 91       	ld	r19, X
    1952:	97 97       	sbiw	r26, 0x27	; 39
    1954:	c9 01       	movw	r24, r18
    1956:	63 e0       	ldi	r22, 0x03	; 3
    1958:	70 e0       	ldi	r23, 0x00	; 0
    195a:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
    195e:	f7 01       	movw	r30, r14
    1960:	e8 0f       	add	r30, r24
    1962:	f9 1f       	adc	r31, r25
    1964:	87 ef       	ldi	r24, 0xF7	; 247
    1966:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    1968:	b9 01       	movw	r22, r18
    196a:	6f 5f       	subi	r22, 0xFF	; 255
    196c:	7f 4f       	sbci	r23, 0xFF	; 255
    196e:	f7 01       	movw	r30, r14
    1970:	77 a3       	lds	r23, 0x57
    1972:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    1974:	c7 01       	movw	r24, r14
    1976:	42 a1       	lds	r20, 0x42
    1978:	23 a1       	lds	r18, 0x43
    197a:	04 a1       	lds	r16, 0x44
    197c:	0e 94 18 0b 	call	0x1630	; 0x1630 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    1980:	d7 01       	movw	r26, r14
    1982:	95 96       	adiw	r26, 0x25	; 37
    1984:	1c 92       	st	X, r1
    1986:	95 97       	sbiw	r26, 0x25	; 37
            break;
    1988:	4c c0       	rjmp	.+152    	; 0x1a22 <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    198a:	f7 01       	movw	r30, r14
    198c:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    198e:	17 a2       	lds	r17, 0x97
    1990:	16 a2       	lds	r17, 0x96
    1992:	47 c0       	rjmp	.+142    	; 0x1a22 <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    1994:	d7 01       	movw	r26, r14
    1996:	95 96       	adiw	r26, 0x25	; 37
    1998:	1c 92       	st	X, r1
    199a:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    199c:	97 96       	adiw	r26, 0x27	; 39
    199e:	1c 92       	st	X, r1
    19a0:	1e 92       	st	-X, r1
    19a2:	96 97       	sbiw	r26, 0x26	; 38
        break;
    19a4:	3e c0       	rjmp	.+124    	; 0x1a22 <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    19a6:	f7 01       	movw	r30, r14
    19a8:	25 a1       	lds	r18, 0x45
    19aa:	22 23       	and	r18, r18
    19ac:	d1 f1       	breq	.+116    	; 0x1a22 <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    19ae:	06 a0       	lds	r16, 0x86
    19b0:	f7 a1       	lds	r31, 0x47
    19b2:	e0 2d       	mov	r30, r0
    19b4:	cf 01       	movw	r24, r30
    19b6:	63 e0       	ldi	r22, 0x03	; 3
    19b8:	70 e0       	ldi	r23, 0x00	; 0
    19ba:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
    19be:	ac 01       	movw	r20, r24
    19c0:	8e 0d       	add	r24, r14
    19c2:	9f 1d       	adc	r25, r15
    19c4:	dc 01       	movw	r26, r24
    19c6:	92 96       	adiw	r26, 0x22	; 34
    19c8:	cc 93       	st	X, r28
    19ca:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    19cc:	bf 01       	movw	r22, r30
    19ce:	6f 5f       	subi	r22, 0xFF	; 255
    19d0:	7f 4f       	sbci	r23, 0xFF	; 255
    19d2:	f7 01       	movw	r30, r14
    19d4:	77 a3       	lds	r23, 0x57
    19d6:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    19d8:	41 30       	cpi	r20, 0x01	; 1
    19da:	51 05       	cpc	r21, r1
    19dc:	91 f0       	breq	.+36     	; 0x1a02 <midi_process_byte+0x18a>
    19de:	42 30       	cpi	r20, 0x02	; 2
    19e0:	51 05       	cpc	r21, r1
    19e2:	f9 f4       	brne	.+62     	; 0x1a22 <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    19e4:	c7 01       	movw	r24, r14
    19e6:	42 a1       	lds	r20, 0x42
    19e8:	23 a1       	lds	r18, 0x43
    19ea:	04 a1       	lds	r16, 0x44
    19ec:	0e 94 18 0b 	call	0x1630	; 0x1630 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    19f0:	f7 01       	movw	r30, r14
    19f2:	85 a1       	lds	r24, 0x45
    19f4:	84 30       	cpi	r24, 0x04	; 4
    19f6:	a9 f0       	breq	.+42     	; 0x1a22 <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    19f8:	81 e0       	ldi	r24, 0x01	; 1
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	97 a3       	lds	r25, 0x57
    19fe:	86 a3       	lds	r24, 0x56
    1a00:	10 c0       	rjmp	.+32     	; 0x1a22 <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    1a02:	22 30       	cpi	r18, 0x02	; 2
    1a04:	71 f4       	brne	.+28     	; 0x1a22 <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    1a06:	c7 01       	movw	r24, r14
    1a08:	42 a1       	lds	r20, 0x42
    1a0a:	23 a1       	lds	r18, 0x43
    1a0c:	00 e0       	ldi	r16, 0x00	; 0
    1a0e:	0e 94 18 0b 	call	0x1630	; 0x1630 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    1a12:	f7 01       	movw	r30, r14
    1a14:	85 a1       	lds	r24, 0x45
    1a16:	84 30       	cpi	r24, 0x04	; 4
    1a18:	21 f0       	breq	.+8      	; 0x1a22 <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    1a1a:	81 e0       	ldi	r24, 0x01	; 1
    1a1c:	90 e0       	ldi	r25, 0x00	; 0
    1a1e:	97 a3       	lds	r25, 0x57
    1a20:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    1a22:	df 91       	pop	r29
    1a24:	cf 91       	pop	r28
    1a26:	0f 91       	pop	r16
    1a28:	ff 90       	pop	r15
    1a2a:	ef 90       	pop	r14
    1a2c:	08 95       	ret

00001a2e <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    1a2e:	cf 92       	push	r12
    1a30:	df 92       	push	r13
    1a32:	ef 92       	push	r14
    1a34:	ff 92       	push	r15
    1a36:	0f 93       	push	r16
    1a38:	1f 93       	push	r17
    1a3a:	cf 93       	push	r28
    1a3c:	df 93       	push	r29
    1a3e:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    1a40:	dc 01       	movw	r26, r24
    1a42:	90 96       	adiw	r26, 0x20	; 32
    1a44:	ed 91       	ld	r30, X+
    1a46:	fc 91       	ld	r31, X
    1a48:	91 97       	sbiw	r26, 0x21	; 33
    1a4a:	30 97       	sbiw	r30, 0x00	; 0
    1a4c:	09 f0       	breq	.+2      	; 0x1a50 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    1a4e:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    1a50:	0f 2e       	mov	r0, r31
    1a52:	f8 ee       	ldi	r31, 0xE8	; 232
    1a54:	ef 2e       	mov	r14, r31
    1a56:	ff 24       	eor	r15, r15
    1a58:	f0 2d       	mov	r31, r0
    1a5a:	ec 0c       	add	r14, r12
    1a5c:	fd 1c       	adc	r15, r13
    1a5e:	c7 01       	movw	r24, r14
    1a60:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1a64:	c8 2f       	mov	r28, r24
    1a66:	d0 e0       	ldi	r29, 0x00	; 0
    1a68:	20 97       	sbiw	r28, 0x00	; 0
    1a6a:	99 f0       	breq	.+38     	; 0x1a92 <midi_device_process+0x64>
    1a6c:	00 e0       	ldi	r16, 0x00	; 0
    1a6e:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    1a70:	c7 01       	movw	r24, r14
    1a72:	60 e0       	ldi	r22, 0x00	; 0
    1a74:	0e 94 81 08 	call	0x1102	; 0x1102 <bytequeue_get>
    1a78:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    1a7a:	c6 01       	movw	r24, r12
    1a7c:	0e 94 3c 0c 	call	0x1878	; 0x1878 <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    1a80:	c7 01       	movw	r24, r14
    1a82:	61 e0       	ldi	r22, 0x01	; 1
    1a84:	0e 94 92 08 	call	0x1124	; 0x1124 <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1a88:	0f 5f       	subi	r16, 0xFF	; 255
    1a8a:	1f 4f       	sbci	r17, 0xFF	; 255
    1a8c:	0c 17       	cp	r16, r28
    1a8e:	1d 07       	cpc	r17, r29
    1a90:	78 f3       	brcs	.-34     	; 0x1a70 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    1a92:	df 91       	pop	r29
    1a94:	cf 91       	pop	r28
    1a96:	1f 91       	pop	r17
    1a98:	0f 91       	pop	r16
    1a9a:	ff 90       	pop	r15
    1a9c:	ef 90       	pop	r14
    1a9e:	df 90       	pop	r13
    1aa0:	cf 90       	pop	r12
    1aa2:	08 95       	ret

00001aa4 <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    1aa4:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    1aa6:	67 e0       	ldi	r22, 0x07	; 7
    1aa8:	70 e0       	ldi	r23, 0x00	; 0
    1aaa:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
    1aae:	48 2f       	mov	r20, r24
   if (remainder)
    1ab0:	88 23       	and	r24, r24
    1ab2:	81 f0       	breq	.+32     	; 0x1ad4 <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    1ab4:	c9 01       	movw	r24, r18
    1ab6:	67 e0       	ldi	r22, 0x07	; 7
    1ab8:	70 e0       	ldi	r23, 0x00	; 0
    1aba:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
    1abe:	cb 01       	movw	r24, r22
    1ac0:	88 0f       	add	r24, r24
    1ac2:	99 1f       	adc	r25, r25
    1ac4:	88 0f       	add	r24, r24
    1ac6:	99 1f       	adc	r25, r25
    1ac8:	88 0f       	add	r24, r24
    1aca:	99 1f       	adc	r25, r25
    1acc:	01 96       	adiw	r24, 0x01	; 1
    1ace:	84 0f       	add	r24, r20
    1ad0:	91 1d       	adc	r25, r1
    1ad2:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    1ad4:	c9 01       	movw	r24, r18
    1ad6:	67 e0       	ldi	r22, 0x07	; 7
    1ad8:	70 e0       	ldi	r23, 0x00	; 0
    1ada:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
    1ade:	cb 01       	movw	r24, r22
    1ae0:	88 0f       	add	r24, r24
    1ae2:	99 1f       	adc	r25, r25
    1ae4:	88 0f       	add	r24, r24
    1ae6:	99 1f       	adc	r25, r25
    1ae8:	88 0f       	add	r24, r24
    1aea:	99 1f       	adc	r25, r25
}
    1aec:	08 95       	ret

00001aee <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    1aee:	48 2f       	mov	r20, r24
    1af0:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    1af2:	a1 f0       	breq	.+40     	; 0x1b1c <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    1af4:	9c 01       	movw	r18, r24
    1af6:	36 95       	lsr	r19
    1af8:	27 95       	ror	r18
    1afa:	36 95       	lsr	r19
    1afc:	27 95       	ror	r18
    1afe:	36 95       	lsr	r19
    1b00:	27 95       	ror	r18
    1b02:	c9 01       	movw	r24, r18
    1b04:	88 0f       	add	r24, r24
    1b06:	99 1f       	adc	r25, r25
    1b08:	88 0f       	add	r24, r24
    1b0a:	99 1f       	adc	r25, r25
    1b0c:	88 0f       	add	r24, r24
    1b0e:	99 1f       	adc	r25, r25
    1b10:	82 1b       	sub	r24, r18
    1b12:	93 0b       	sbc	r25, r19
    1b14:	01 97       	sbiw	r24, 0x01	; 1
    1b16:	84 0f       	add	r24, r20
    1b18:	91 1d       	adc	r25, r1
    1b1a:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    1b1c:	9c 01       	movw	r18, r24
    1b1e:	36 95       	lsr	r19
    1b20:	27 95       	ror	r18
    1b22:	36 95       	lsr	r19
    1b24:	27 95       	ror	r18
    1b26:	36 95       	lsr	r19
    1b28:	27 95       	ror	r18
    1b2a:	c9 01       	movw	r24, r18
    1b2c:	88 0f       	add	r24, r24
    1b2e:	99 1f       	adc	r25, r25
    1b30:	88 0f       	add	r24, r24
    1b32:	99 1f       	adc	r25, r25
    1b34:	88 0f       	add	r24, r24
    1b36:	99 1f       	adc	r25, r25
    1b38:	82 1b       	sub	r24, r18
    1b3a:	93 0b       	sbc	r25, r19
}
    1b3c:	08 95       	ret

00001b3e <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1b3e:	2f 92       	push	r2
    1b40:	3f 92       	push	r3
    1b42:	4f 92       	push	r4
    1b44:	5f 92       	push	r5
    1b46:	6f 92       	push	r6
    1b48:	7f 92       	push	r7
    1b4a:	8f 92       	push	r8
    1b4c:	9f 92       	push	r9
    1b4e:	af 92       	push	r10
    1b50:	bf 92       	push	r11
    1b52:	cf 92       	push	r12
    1b54:	df 92       	push	r13
    1b56:	ef 92       	push	r14
    1b58:	ff 92       	push	r15
    1b5a:	0f 93       	push	r16
    1b5c:	1f 93       	push	r17
    1b5e:	cf 93       	push	r28
    1b60:	df 93       	push	r29
    1b62:	00 d0       	rcall	.+0      	; 0x1b64 <sysex_encode+0x26>
    1b64:	00 d0       	rcall	.+0      	; 0x1b66 <sysex_encode+0x28>
    1b66:	00 d0       	rcall	.+0      	; 0x1b68 <sysex_encode+0x2a>
    1b68:	cd b7       	in	r28, 0x3d	; 61
    1b6a:	de b7       	in	r29, 0x3e	; 62
    1b6c:	1c 01       	movw	r2, r24
    1b6e:	7a 83       	std	Y+2, r23	; 0x02
    1b70:	69 83       	std	Y+1, r22	; 0x01
    1b72:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    1b74:	ca 01       	movw	r24, r20
    1b76:	67 e0       	ldi	r22, 0x07	; 7
    1b78:	70 e0       	ldi	r23, 0x00	; 0
    1b7a:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
    1b7e:	2b 01       	movw	r4, r22
    1b80:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1b82:	61 15       	cp	r22, r1
    1b84:	71 05       	cpc	r23, r1
    1b86:	b1 f1       	breq	.+108    	; 0x1bf4 <sysex_encode+0xb6>
    1b88:	81 01       	movw	r16, r2
    1b8a:	e9 80       	ldd	r14, Y+1	; 0x01
    1b8c:	fa 80       	ldd	r15, Y+2	; 0x02
    1b8e:	cc 24       	eor	r12, r12
    1b90:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1b92:	88 24       	eor	r8, r8
    1b94:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1b96:	1e 83       	std	Y+6, r17	; 0x06
    1b98:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    1b9a:	f8 01       	movw	r30, r16
    1b9c:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1b9e:	fc 82       	std	Y+4, r15	; 0x04
    1ba0:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1ba2:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    1ba4:	ab 81       	ldd	r26, Y+3	; 0x03
    1ba6:	bc 81       	ldd	r27, Y+4	; 0x04
    1ba8:	2d 91       	ld	r18, X+
    1baa:	bc 83       	std	Y+4, r27	; 0x04
    1bac:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1bae:	4f 5f       	subi	r20, 0xFF	; 255
    1bb0:	5f 4f       	sbci	r21, 0xFF	; 255
    1bb2:	82 2f       	mov	r24, r18
    1bb4:	90 e0       	ldi	r25, 0x00	; 0
    1bb6:	80 78       	andi	r24, 0x80	; 128
    1bb8:	90 70       	andi	r25, 0x00	; 0
    1bba:	bc 01       	movw	r22, r24
    1bbc:	04 2e       	mov	r0, r20
    1bbe:	02 c0       	rjmp	.+4      	; 0x1bc4 <sysex_encode+0x86>
    1bc0:	75 95       	asr	r23
    1bc2:	67 95       	ror	r22
    1bc4:	0a 94       	dec	r0
    1bc6:	e2 f7       	brpl	.-8      	; 0x1bc0 <sysex_encode+0x82>
    1bc8:	ad 81       	ldd	r26, Y+5	; 0x05
    1bca:	be 81       	ldd	r27, Y+6	; 0x06
    1bcc:	8c 91       	ld	r24, X
    1bce:	86 2b       	or	r24, r22
    1bd0:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1bd2:	2f 77       	andi	r18, 0x7F	; 127
    1bd4:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1bd6:	47 30       	cpi	r20, 0x07	; 7
    1bd8:	51 05       	cpc	r21, r1
    1bda:	21 f7       	brne	.-56     	; 0x1ba4 <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1bdc:	08 94       	sec
    1bde:	c1 1c       	adc	r12, r1
    1be0:	d1 1c       	adc	r13, r1
    1be2:	08 5f       	subi	r16, 0xF8	; 248
    1be4:	1f 4f       	sbci	r17, 0xFF	; 255
    1be6:	e7 e0       	ldi	r30, 0x07	; 7
    1be8:	f0 e0       	ldi	r31, 0x00	; 0
    1bea:	ee 0e       	add	r14, r30
    1bec:	ff 1e       	adc	r15, r31
    1bee:	ca 14       	cp	r12, r10
    1bf0:	db 04       	cpc	r13, r11
    1bf2:	89 f6       	brne	.-94     	; 0x1b96 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    1bf4:	c3 01       	movw	r24, r6
    1bf6:	67 e0       	ldi	r22, 0x07	; 7
    1bf8:	70 e0       	ldi	r23, 0x00	; 0
    1bfa:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <__udivmodhi4>
   if (remainder) {
    1bfe:	88 23       	and	r24, r24
    1c00:	d9 f1       	breq	.+118    	; 0x1c78 <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    1c02:	82 01       	movw	r16, r4
    1c04:	00 0f       	add	r16, r16
    1c06:	11 1f       	adc	r17, r17
    1c08:	00 0f       	add	r16, r16
    1c0a:	11 1f       	adc	r17, r17
    1c0c:	00 0f       	add	r16, r16
    1c0e:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    1c10:	78 01       	movw	r14, r16
    1c12:	e4 18       	sub	r14, r4
    1c14:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    1c16:	d1 01       	movw	r26, r2
    1c18:	a0 0f       	add	r26, r16
    1c1a:	b1 1f       	adc	r27, r17
    1c1c:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    1c1e:	68 2f       	mov	r22, r24
    1c20:	70 e0       	ldi	r23, 0x00	; 0
    1c22:	61 15       	cp	r22, r1
    1c24:	71 05       	cpc	r23, r1
    1c26:	19 f1       	breq	.+70     	; 0x1c6e <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1c28:	e9 81       	ldd	r30, Y+1	; 0x01
    1c2a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c2c:	ee 0e       	add	r14, r30
    1c2e:	ff 1e       	adc	r15, r31
    1c30:	c8 01       	movw	r24, r16
    1c32:	01 96       	adiw	r24, 0x01	; 1
    1c34:	28 0e       	add	r2, r24
    1c36:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1c38:	20 e0       	ldi	r18, 0x00	; 0
    1c3a:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    1c3c:	f7 01       	movw	r30, r14
    1c3e:	41 91       	ld	r20, Z+
    1c40:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1c42:	2f 5f       	subi	r18, 0xFF	; 255
    1c44:	3f 4f       	sbci	r19, 0xFF	; 255
    1c46:	84 2f       	mov	r24, r20
    1c48:	90 e0       	ldi	r25, 0x00	; 0
    1c4a:	80 78       	andi	r24, 0x80	; 128
    1c4c:	90 70       	andi	r25, 0x00	; 0
    1c4e:	02 2e       	mov	r0, r18
    1c50:	02 c0       	rjmp	.+4      	; 0x1c56 <sysex_encode+0x118>
    1c52:	95 95       	asr	r25
    1c54:	87 95       	ror	r24
    1c56:	0a 94       	dec	r0
    1c58:	e2 f7       	brpl	.-8      	; 0x1c52 <sysex_encode+0x114>
    1c5a:	9c 91       	ld	r25, X
    1c5c:	89 2b       	or	r24, r25
    1c5e:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1c60:	4f 77       	andi	r20, 0x7F	; 127
    1c62:	f1 01       	movw	r30, r2
    1c64:	41 93       	st	Z+, r20
    1c66:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1c68:	26 17       	cp	r18, r22
    1c6a:	37 07       	cpc	r19, r23
    1c6c:	38 f3       	brcs	.-50     	; 0x1c3c <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    1c6e:	c8 01       	movw	r24, r16
    1c70:	01 96       	adiw	r24, 0x01	; 1
    1c72:	86 0f       	add	r24, r22
    1c74:	97 1f       	adc	r25, r23
    1c76:	07 c0       	rjmp	.+14     	; 0x1c86 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    1c78:	c2 01       	movw	r24, r4
    1c7a:	88 0f       	add	r24, r24
    1c7c:	99 1f       	adc	r25, r25
    1c7e:	88 0f       	add	r24, r24
    1c80:	99 1f       	adc	r25, r25
    1c82:	88 0f       	add	r24, r24
    1c84:	99 1f       	adc	r25, r25
   }
}
    1c86:	26 96       	adiw	r28, 0x06	; 6
    1c88:	0f b6       	in	r0, 0x3f	; 63
    1c8a:	f8 94       	cli
    1c8c:	de bf       	out	0x3e, r29	; 62
    1c8e:	0f be       	out	0x3f, r0	; 63
    1c90:	cd bf       	out	0x3d, r28	; 61
    1c92:	df 91       	pop	r29
    1c94:	cf 91       	pop	r28
    1c96:	1f 91       	pop	r17
    1c98:	0f 91       	pop	r16
    1c9a:	ff 90       	pop	r15
    1c9c:	ef 90       	pop	r14
    1c9e:	df 90       	pop	r13
    1ca0:	cf 90       	pop	r12
    1ca2:	bf 90       	pop	r11
    1ca4:	af 90       	pop	r10
    1ca6:	9f 90       	pop	r9
    1ca8:	8f 90       	pop	r8
    1caa:	7f 90       	pop	r7
    1cac:	6f 90       	pop	r6
    1cae:	5f 90       	pop	r5
    1cb0:	4f 90       	pop	r4
    1cb2:	3f 90       	pop	r3
    1cb4:	2f 90       	pop	r2
    1cb6:	08 95       	ret

00001cb8 <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1cb8:	6f 92       	push	r6
    1cba:	7f 92       	push	r7
    1cbc:	8f 92       	push	r8
    1cbe:	9f 92       	push	r9
    1cc0:	af 92       	push	r10
    1cc2:	bf 92       	push	r11
    1cc4:	cf 92       	push	r12
    1cc6:	df 92       	push	r13
    1cc8:	ef 92       	push	r14
    1cca:	ff 92       	push	r15
    1ccc:	0f 93       	push	r16
    1cce:	1f 93       	push	r17
    1cd0:	cf 93       	push	r28
    1cd2:	df 93       	push	r29
    1cd4:	3c 01       	movw	r6, r24
    1cd6:	4b 01       	movw	r8, r22
    1cd8:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    1cda:	42 30       	cpi	r20, 0x02	; 2
    1cdc:	51 05       	cpc	r21, r1
    1cde:	08 f4       	brcc	.+2      	; 0x1ce2 <sysex_decode+0x2a>
    1ce0:	6f c0       	rjmp	.+222    	; 0x1dc0 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    1ce2:	7a 01       	movw	r14, r20
    1ce4:	f6 94       	lsr	r15
    1ce6:	e7 94       	ror	r14
    1ce8:	f6 94       	lsr	r15
    1cea:	e7 94       	ror	r14
    1cec:	f6 94       	lsr	r15
    1cee:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    1cf0:	e1 14       	cp	r14, r1
    1cf2:	f1 04       	cpc	r15, r1
    1cf4:	29 f1       	breq	.+74     	; 0x1d40 <sysex_decode+0x88>
    1cf6:	eb 01       	movw	r28, r22
    1cf8:	b3 01       	movw	r22, r6
    1cfa:	00 e0       	ldi	r16, 0x00	; 0
    1cfc:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    1cfe:	cc 24       	eor	r12, r12
    1d00:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1d02:	de 01       	movw	r26, r28
    1d04:	11 96       	adiw	r26, 0x01	; 1
    1d06:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    1d08:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    1d0a:	2d 91       	ld	r18, X+
    1d0c:	2f 77       	andi	r18, 0x7F	; 127
    1d0e:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1d10:	4f 5f       	subi	r20, 0xFF	; 255
    1d12:	5f 4f       	sbci	r21, 0xFF	; 255
    1d14:	88 81       	ld	r24, Y
    1d16:	90 e0       	ldi	r25, 0x00	; 0
    1d18:	04 2e       	mov	r0, r20
    1d1a:	02 c0       	rjmp	.+4      	; 0x1d20 <sysex_decode+0x68>
    1d1c:	88 0f       	add	r24, r24
    1d1e:	99 1f       	adc	r25, r25
    1d20:	0a 94       	dec	r0
    1d22:	e2 f7       	brpl	.-8      	; 0x1d1c <sysex_decode+0x64>
    1d24:	80 78       	andi	r24, 0x80	; 128
    1d26:	28 2b       	or	r18, r24
    1d28:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    1d2a:	47 30       	cpi	r20, 0x07	; 7
    1d2c:	51 05       	cpc	r21, r1
    1d2e:	69 f7       	brne	.-38     	; 0x1d0a <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    1d30:	0f 5f       	subi	r16, 0xFF	; 255
    1d32:	1f 4f       	sbci	r17, 0xFF	; 255
    1d34:	28 96       	adiw	r28, 0x08	; 8
    1d36:	69 5f       	subi	r22, 0xF9	; 249
    1d38:	7f 4f       	sbci	r23, 0xFF	; 255
    1d3a:	0e 15       	cp	r16, r14
    1d3c:	1f 05       	cpc	r17, r15
    1d3e:	09 f7       	brne	.-62     	; 0x1d02 <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    1d40:	5a 2d       	mov	r21, r10
    1d42:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    1d44:	99 f1       	breq	.+102    	; 0x1dac <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    1d46:	e7 01       	movw	r28, r14
    1d48:	cc 0f       	add	r28, r28
    1d4a:	dd 1f       	adc	r29, r29
    1d4c:	cc 0f       	add	r28, r28
    1d4e:	dd 1f       	adc	r29, r29
    1d50:	cc 0f       	add	r28, r28
    1d52:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    1d54:	8e 01       	movw	r16, r28
    1d56:	0e 19       	sub	r16, r14
    1d58:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    1d5a:	65 2f       	mov	r22, r21
    1d5c:	70 e0       	ldi	r23, 0x00	; 0
    1d5e:	61 50       	subi	r22, 0x01	; 1
    1d60:	70 40       	sbci	r23, 0x00	; 0
    1d62:	f9 f0       	breq	.+62     	; 0x1da2 <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    1d64:	ce 01       	movw	r24, r28
    1d66:	01 96       	adiw	r24, 0x01	; 1
    1d68:	d4 01       	movw	r26, r8
    1d6a:	a8 0f       	add	r26, r24
    1d6c:	b9 1f       	adc	r27, r25
    1d6e:	f3 01       	movw	r30, r6
    1d70:	e0 0f       	add	r30, r16
    1d72:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    1d74:	20 e0       	ldi	r18, 0x00	; 0
    1d76:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1d78:	c8 0d       	add	r28, r8
    1d7a:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    1d7c:	4d 91       	ld	r20, X+
    1d7e:	4f 77       	andi	r20, 0x7F	; 127
    1d80:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    1d82:	2f 5f       	subi	r18, 0xFF	; 255
    1d84:	3f 4f       	sbci	r19, 0xFF	; 255
    1d86:	88 81       	ld	r24, Y
    1d88:	90 e0       	ldi	r25, 0x00	; 0
    1d8a:	02 2e       	mov	r0, r18
    1d8c:	02 c0       	rjmp	.+4      	; 0x1d92 <sysex_decode+0xda>
    1d8e:	88 0f       	add	r24, r24
    1d90:	99 1f       	adc	r25, r25
    1d92:	0a 94       	dec	r0
    1d94:	e2 f7       	brpl	.-8      	; 0x1d8e <sysex_decode+0xd6>
    1d96:	80 78       	andi	r24, 0x80	; 128
    1d98:	48 2b       	or	r20, r24
    1d9a:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    1d9c:	26 17       	cp	r18, r22
    1d9e:	37 07       	cpc	r19, r23
    1da0:	68 f3       	brcs	.-38     	; 0x1d7c <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    1da2:	c8 01       	movw	r24, r16
    1da4:	01 97       	sbiw	r24, 0x01	; 1
    1da6:	85 0f       	add	r24, r21
    1da8:	91 1d       	adc	r25, r1
    1daa:	0c c0       	rjmp	.+24     	; 0x1dc4 <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    1dac:	c7 01       	movw	r24, r14
    1dae:	88 0f       	add	r24, r24
    1db0:	99 1f       	adc	r25, r25
    1db2:	88 0f       	add	r24, r24
    1db4:	99 1f       	adc	r25, r25
    1db6:	88 0f       	add	r24, r24
    1db8:	99 1f       	adc	r25, r25
    1dba:	8e 19       	sub	r24, r14
    1dbc:	9f 09       	sbc	r25, r15
    1dbe:	02 c0       	rjmp	.+4      	; 0x1dc4 <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    1dc0:	80 e0       	ldi	r24, 0x00	; 0
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    1dc4:	df 91       	pop	r29
    1dc6:	cf 91       	pop	r28
    1dc8:	1f 91       	pop	r17
    1dca:	0f 91       	pop	r16
    1dcc:	ff 90       	pop	r15
    1dce:	ef 90       	pop	r14
    1dd0:	df 90       	pop	r13
    1dd2:	cf 90       	pop	r12
    1dd4:	bf 90       	pop	r11
    1dd6:	af 90       	pop	r10
    1dd8:	9f 90       	pop	r9
    1dda:	8f 90       	pop	r8
    1ddc:	7f 90       	pop	r7
    1dde:	6f 90       	pop	r6
    1de0:	08 95       	ret

00001de2 <__udivmodhi4>:
    1de2:	aa 1b       	sub	r26, r26
    1de4:	bb 1b       	sub	r27, r27
    1de6:	51 e1       	ldi	r21, 0x11	; 17
    1de8:	07 c0       	rjmp	.+14     	; 0x1df8 <__udivmodhi4_ep>

00001dea <__udivmodhi4_loop>:
    1dea:	aa 1f       	adc	r26, r26
    1dec:	bb 1f       	adc	r27, r27
    1dee:	a6 17       	cp	r26, r22
    1df0:	b7 07       	cpc	r27, r23
    1df2:	10 f0       	brcs	.+4      	; 0x1df8 <__udivmodhi4_ep>
    1df4:	a6 1b       	sub	r26, r22
    1df6:	b7 0b       	sbc	r27, r23

00001df8 <__udivmodhi4_ep>:
    1df8:	88 1f       	adc	r24, r24
    1dfa:	99 1f       	adc	r25, r25
    1dfc:	5a 95       	dec	r21
    1dfe:	a9 f7       	brne	.-22     	; 0x1dea <__udivmodhi4_loop>
    1e00:	80 95       	com	r24
    1e02:	90 95       	com	r25
    1e04:	bc 01       	movw	r22, r24
    1e06:	cd 01       	movw	r24, r26
    1e08:	08 95       	ret

00001e0a <__divmodhi4>:
    1e0a:	97 fb       	bst	r25, 7
    1e0c:	09 2e       	mov	r0, r25
    1e0e:	07 26       	eor	r0, r23
    1e10:	0a d0       	rcall	.+20     	; 0x1e26 <__divmodhi4_neg1>
    1e12:	77 fd       	sbrc	r23, 7
    1e14:	04 d0       	rcall	.+8      	; 0x1e1e <__divmodhi4_neg2>
    1e16:	e5 df       	rcall	.-54     	; 0x1de2 <__udivmodhi4>
    1e18:	06 d0       	rcall	.+12     	; 0x1e26 <__divmodhi4_neg1>
    1e1a:	00 20       	and	r0, r0
    1e1c:	1a f4       	brpl	.+6      	; 0x1e24 <__divmodhi4_exit>

00001e1e <__divmodhi4_neg2>:
    1e1e:	70 95       	com	r23
    1e20:	61 95       	neg	r22
    1e22:	7f 4f       	sbci	r23, 0xFF	; 255

00001e24 <__divmodhi4_exit>:
    1e24:	08 95       	ret

00001e26 <__divmodhi4_neg1>:
    1e26:	f6 f7       	brtc	.-4      	; 0x1e24 <__divmodhi4_exit>
    1e28:	90 95       	com	r25
    1e2a:	81 95       	neg	r24
    1e2c:	9f 4f       	sbci	r25, 0xFF	; 255
    1e2e:	08 95       	ret

00001e30 <memcpy>:
    1e30:	fb 01       	movw	r30, r22
    1e32:	dc 01       	movw	r26, r24
    1e34:	02 c0       	rjmp	.+4      	; 0x1e3a <memcpy+0xa>
    1e36:	01 90       	ld	r0, Z+
    1e38:	0d 92       	st	X+, r0
    1e3a:	41 50       	subi	r20, 0x01	; 1
    1e3c:	50 40       	sbci	r21, 0x00	; 0
    1e3e:	d8 f7       	brcc	.-10     	; 0x1e36 <memcpy+0x6>
    1e40:	08 95       	ret

00001e42 <_exit>:
    1e42:	f8 94       	cli

00001e44 <__stop_program>:
    1e44:	ff cf       	rjmp	.-2      	; 0x1e44 <__stop_program>
