<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Pac Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Pac Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___p_a_c.html">Peripheral Access Controller</a> &#124; <a class="el" href="group___s_a_m_l21___p_a_c.html">Peripheral Access Controller</a> &#124; <a class="el" href="group___s_a_m_r21___p_a_c.html">Peripheral Access Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>PAC hardware registers.  
 <a href="struct_pac.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="samd21_2include_2component_2pac_8h_source.html">pac.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af8a4323b081487e0339fe325489a3bba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___w_p_c_l_r___type.html">PAC_WPCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#af8a4323b081487e0339fe325489a3bba">WPCLR</a></td></tr>
<tr class="memdesc:af8a4323b081487e0339fe325489a3bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0 (R/W 32) Write Protection Clear.  <a href="#af8a4323b081487e0339fe325489a3bba">More...</a><br /></td></tr>
<tr class="separator:af8a4323b081487e0339fe325489a3bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7726505b7c3dc8aa8f09e9ba0e4be0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___w_p_s_e_t___type.html">PAC_WPSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a6c7726505b7c3dc8aa8f09e9ba0e4be0">WPSET</a></td></tr>
<tr class="memdesc:a6c7726505b7c3dc8aa8f09e9ba0e4be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x4 (R/W 32) Write Protection Set.  <a href="#a6c7726505b7c3dc8aa8f09e9ba0e4be0">More...</a><br /></td></tr>
<tr class="separator:a6c7726505b7c3dc8aa8f09e9ba0e4be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b897ee2db69af5105229777da19b1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___w_r_c_t_r_l___type.html">PAC_WRCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a13b897ee2db69af5105229777da19b1e">WRCTRL</a></td></tr>
<tr class="memdesc:a13b897ee2db69af5105229777da19b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 32) Write control.  <a href="#a13b897ee2db69af5105229777da19b1e">More...</a><br /></td></tr>
<tr class="separator:a13b897ee2db69af5105229777da19b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da67ddd12bd617cc7681f974a418b24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___e_v_c_t_r_l___type.html">PAC_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a5da67ddd12bd617cc7681f974a418b24">EVCTRL</a></td></tr>
<tr class="memdesc:a5da67ddd12bd617cc7681f974a418b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 8) Event control.  <a href="#a5da67ddd12bd617cc7681f974a418b24">More...</a><br /></td></tr>
<tr class="separator:a5da67ddd12bd617cc7681f974a418b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf913e5f065495ef736361f6866c2b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a0bf913e5f065495ef736361f6866c2b3">Reserved1</a> [0x3]</td></tr>
<tr class="separator:a0bf913e5f065495ef736361f6866c2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00fffcf177d766a4e174a0cdd7254b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_e_n_c_l_r___type.html">PAC_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#ad00fffcf177d766a4e174a0cdd7254b7">INTENCLR</a></td></tr>
<tr class="memdesc:ad00fffcf177d766a4e174a0cdd7254b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 8) Interrupt enable clear.  <a href="#ad00fffcf177d766a4e174a0cdd7254b7">More...</a><br /></td></tr>
<tr class="separator:ad00fffcf177d766a4e174a0cdd7254b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a943a528f53553a0f137468df4f5e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_e_n_s_e_t___type.html">PAC_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#ae7a943a528f53553a0f137468df4f5e1">INTENSET</a></td></tr>
<tr class="memdesc:ae7a943a528f53553a0f137468df4f5e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x09 (R/W 8) Interrupt enable set.  <a href="#ae7a943a528f53553a0f137468df4f5e1">More...</a><br /></td></tr>
<tr class="separator:ae7a943a528f53553a0f137468df4f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8974eb479ce9afebc20d3dbb325fc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a9a8974eb479ce9afebc20d3dbb325fc0">Reserved2</a> [0x6]</td></tr>
<tr class="separator:a9a8974eb479ce9afebc20d3dbb325fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ab3c9fc4ff3736c623e3499ad10577"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_a_h_b___type.html">PAC_INTFLAGAHB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#ab2ab3c9fc4ff3736c623e3499ad10577">INTFLAGAHB</a></td></tr>
<tr class="memdesc:ab2ab3c9fc4ff3736c623e3499ad10577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 32) Bridge interrupt flag status.  <a href="#ab2ab3c9fc4ff3736c623e3499ad10577">More...</a><br /></td></tr>
<tr class="separator:ab2ab3c9fc4ff3736c623e3499ad10577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd8ddd69773ab79164968909b203e0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_a___type.html">PAC_INTFLAGA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a0bd8ddd69773ab79164968909b203e0d">INTFLAGA</a></td></tr>
<tr class="memdesc:a0bd8ddd69773ab79164968909b203e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 32) Peripheral interrupt flag status - Bridge A.  <a href="#a0bd8ddd69773ab79164968909b203e0d">More...</a><br /></td></tr>
<tr class="separator:a0bd8ddd69773ab79164968909b203e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8028c130df48116e17a9e77431bec647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_b___type.html">PAC_INTFLAGB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a8028c130df48116e17a9e77431bec647">INTFLAGB</a></td></tr>
<tr class="memdesc:a8028c130df48116e17a9e77431bec647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 32) Peripheral interrupt flag status - Bridge B.  <a href="#a8028c130df48116e17a9e77431bec647">More...</a><br /></td></tr>
<tr class="separator:a8028c130df48116e17a9e77431bec647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abedc25c985eea29dbaf0c5151850b54d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_c___type.html">PAC_INTFLAGC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#abedc25c985eea29dbaf0c5151850b54d">INTFLAGC</a></td></tr>
<tr class="memdesc:abedc25c985eea29dbaf0c5151850b54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x1C (R/W 32) Peripheral interrupt flag status - Bridge C.  <a href="#abedc25c985eea29dbaf0c5151850b54d">More...</a><br /></td></tr>
<tr class="separator:abedc25c985eea29dbaf0c5151850b54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c31170b6d0d01f82b8b3d6e6b97b643"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_d___type.html">PAC_INTFLAGD_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a9c31170b6d0d01f82b8b3d6e6b97b643">INTFLAGD</a></td></tr>
<tr class="memdesc:a9c31170b6d0d01f82b8b3d6e6b97b643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x20 (R/W 32) Peripheral interrupt flag status - Bridge D.  <a href="#a9c31170b6d0d01f82b8b3d6e6b97b643">More...</a><br /></td></tr>
<tr class="separator:a9c31170b6d0d01f82b8b3d6e6b97b643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bab50f60f4333e50f86c0c0a8ed9541"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_e___type.html">PAC_INTFLAGE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a8bab50f60f4333e50f86c0c0a8ed9541">INTFLAGE</a></td></tr>
<tr class="memdesc:a8bab50f60f4333e50f86c0c0a8ed9541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x24 (R/W 32) Peripheral interrupt flag status - Bridge E.  <a href="#a8bab50f60f4333e50f86c0c0a8ed9541">More...</a><br /></td></tr>
<tr class="separator:a8bab50f60f4333e50f86c0c0a8ed9541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef0ce1c1c245b090d1400f1b6c79ef2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a3ef0ce1c1c245b090d1400f1b6c79ef2">Reserved3</a> [0xC]</td></tr>
<tr class="separator:a3ef0ce1c1c245b090d1400f1b6c79ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040b26f30174d09496771952a42de9f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_a___type.html">PAC_STATUSA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a040b26f30174d09496771952a42de9f7">STATUSA</a></td></tr>
<tr class="memdesc:a040b26f30174d09496771952a42de9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x34 (R/ 32) Peripheral write protection status - Bridge A.  <a href="#a040b26f30174d09496771952a42de9f7">More...</a><br /></td></tr>
<tr class="separator:a040b26f30174d09496771952a42de9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e430823b93fe0608f6361bb4f7d41d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_b___type.html">PAC_STATUSB_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a52e430823b93fe0608f6361bb4f7d41d">STATUSB</a></td></tr>
<tr class="memdesc:a52e430823b93fe0608f6361bb4f7d41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x38 (R/ 32) Peripheral write protection status - Bridge B.  <a href="#a52e430823b93fe0608f6361bb4f7d41d">More...</a><br /></td></tr>
<tr class="separator:a52e430823b93fe0608f6361bb4f7d41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de4248005bf8c97759d25f61a40f236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_c___type.html">PAC_STATUSC_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a9de4248005bf8c97759d25f61a40f236">STATUSC</a></td></tr>
<tr class="memdesc:a9de4248005bf8c97759d25f61a40f236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x3C (R/ 32) Peripheral write protection status - Bridge C.  <a href="#a9de4248005bf8c97759d25f61a40f236">More...</a><br /></td></tr>
<tr class="separator:a9de4248005bf8c97759d25f61a40f236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a8f21053ce3b231141fd398fe35fa3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_d___type.html">PAC_STATUSD_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a81a8f21053ce3b231141fd398fe35fa3">STATUSD</a></td></tr>
<tr class="memdesc:a81a8f21053ce3b231141fd398fe35fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/ 32) Peripheral write protection status - Bridge D.  <a href="#a81a8f21053ce3b231141fd398fe35fa3">More...</a><br /></td></tr>
<tr class="separator:a81a8f21053ce3b231141fd398fe35fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689febc760c53c8a4e82391ba662dfd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_e___type.html">PAC_STATUSE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pac.html#a689febc760c53c8a4e82391ba662dfd0">STATUSE</a></td></tr>
<tr class="memdesc:a689febc760c53c8a4e82391ba662dfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x44 (R/ 32) Peripheral write protection status - Bridge E.  <a href="#a689febc760c53c8a4e82391ba662dfd0">More...</a><br /></td></tr>
<tr class="separator:a689febc760c53c8a4e82391ba662dfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PAC hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2pac_8h_source.html#l00099">99</a> of file <a class="el" href="samd21_2include_2component_2pac_8h_source.html">pac.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a5da67ddd12bd617cc7681f974a418b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da67ddd12bd617cc7681f974a418b24">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___e_v_c_t_r_l___type.html">PAC_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 8) Event control. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00600">600</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="ad00fffcf177d766a4e174a0cdd7254b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00fffcf177d766a4e174a0cdd7254b7">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_e_n_c_l_r___type.html">PAC_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 8) Interrupt enable clear. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00602">602</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="ae7a943a528f53553a0f137468df4f5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a943a528f53553a0f137468df4f5e1">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_e_n_s_e_t___type.html">PAC_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x09 (R/W 8) Interrupt enable set. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00603">603</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a0bd8ddd69773ab79164968909b203e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd8ddd69773ab79164968909b203e0d">&#9670;&nbsp;</a></span>INTFLAGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_a___type.html">PAC_INTFLAGA_Type</a> INTFLAGA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 32) Peripheral interrupt flag status - Bridge A. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00606">606</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="ab2ab3c9fc4ff3736c623e3499ad10577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2ab3c9fc4ff3736c623e3499ad10577">&#9670;&nbsp;</a></span>INTFLAGAHB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_a_h_b___type.html">PAC_INTFLAGAHB_Type</a> INTFLAGAHB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 32) Bridge interrupt flag status. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00605">605</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a8028c130df48116e17a9e77431bec647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8028c130df48116e17a9e77431bec647">&#9670;&nbsp;</a></span>INTFLAGB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_b___type.html">PAC_INTFLAGB_Type</a> INTFLAGB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 32) Peripheral interrupt flag status - Bridge B. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00607">607</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="abedc25c985eea29dbaf0c5151850b54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abedc25c985eea29dbaf0c5151850b54d">&#9670;&nbsp;</a></span>INTFLAGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_c___type.html">PAC_INTFLAGC_Type</a> INTFLAGC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x1C (R/W 32) Peripheral interrupt flag status - Bridge C. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00608">608</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a9c31170b6d0d01f82b8b3d6e6b97b643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c31170b6d0d01f82b8b3d6e6b97b643">&#9670;&nbsp;</a></span>INTFLAGD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_d___type.html">PAC_INTFLAGD_Type</a> INTFLAGD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x20 (R/W 32) Peripheral interrupt flag status - Bridge D. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00609">609</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a8bab50f60f4333e50f86c0c0a8ed9541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bab50f60f4333e50f86c0c0a8ed9541">&#9670;&nbsp;</a></span>INTFLAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___i_n_t_f_l_a_g_e___type.html">PAC_INTFLAGE_Type</a> INTFLAGE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x24 (R/W 32) Peripheral interrupt flag status - Bridge E. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00610">610</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a0bf913e5f065495ef736361f6866c2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf913e5f065495ef736361f6866c2b3">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00601">601</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a9a8974eb479ce9afebc20d3dbb325fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8974eb479ce9afebc20d3dbb325fc0">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00604">604</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a3ef0ce1c1c245b090d1400f1b6c79ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef0ce1c1c245b090d1400f1b6c79ef2">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00611">611</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a040b26f30174d09496771952a42de9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040b26f30174d09496771952a42de9f7">&#9670;&nbsp;</a></span>STATUSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_a___type.html">PAC_STATUSA_Type</a> STATUSA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x34 (R/ 32) Peripheral write protection status - Bridge A. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00612">612</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a52e430823b93fe0608f6361bb4f7d41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e430823b93fe0608f6361bb4f7d41d">&#9670;&nbsp;</a></span>STATUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_b___type.html">PAC_STATUSB_Type</a> STATUSB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x38 (R/ 32) Peripheral write protection status - Bridge B. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00613">613</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a9de4248005bf8c97759d25f61a40f236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9de4248005bf8c97759d25f61a40f236">&#9670;&nbsp;</a></span>STATUSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_c___type.html">PAC_STATUSC_Type</a> STATUSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x3C (R/ 32) Peripheral write protection status - Bridge C. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00614">614</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a81a8f21053ce3b231141fd398fe35fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a8f21053ce3b231141fd398fe35fa3">&#9670;&nbsp;</a></span>STATUSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_d___type.html">PAC_STATUSD_Type</a> STATUSD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/ 32) Peripheral write protection status - Bridge D. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00615">615</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="a689febc760c53c8a4e82391ba662dfd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689febc760c53c8a4e82391ba662dfd0">&#9670;&nbsp;</a></span>STATUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_p_a_c___s_t_a_t_u_s_e___type.html">PAC_STATUSE_Type</a> STATUSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x44 (R/ 32) Peripheral write protection status - Bridge E. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00616">616</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<a id="af8a4323b081487e0339fe325489a3bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a4323b081487e0339fe325489a3bba">&#9670;&nbsp;</a></span>WPCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___w_p_c_l_r___type.html">PAC_WPCLR_Type</a> WPCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0 (R/W 32) Write Protection Clear. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2pac_8h_source.html#l00100">100</a> of file <a class="el" href="samd21_2include_2component_2pac_8h_source.html">pac.h</a>.</p>

</div>
</div>
<a id="a6c7726505b7c3dc8aa8f09e9ba0e4be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c7726505b7c3dc8aa8f09e9ba0e4be0">&#9670;&nbsp;</a></span>WPSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___w_p_s_e_t___type.html">PAC_WPSET_Type</a> WPSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x4 (R/W 32) Write Protection Set. </p>

<p class="definition">Definition at line <a class="el" href="samd21_2include_2component_2pac_8h_source.html#l00101">101</a> of file <a class="el" href="samd21_2include_2component_2pac_8h_source.html">pac.h</a>.</p>

</div>
</div>
<a id="a13b897ee2db69af5105229777da19b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b897ee2db69af5105229777da19b1e">&#9670;&nbsp;</a></span>WRCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_p_a_c___w_r_c_t_r_l___type.html">PAC_WRCTRL_Type</a> WRCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 32) Write control. </p>

<p class="definition">Definition at line <a class="el" href="component_2pac__100_8h_source.html#l00599">599</a> of file <a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="samd21_2include_2component_2pac_8h_source.html">pac.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2pac__100_8h_source.html">pac_100.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:20 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
