# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Load canceled
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab1/Mux/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:11:06 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab1/Mux/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# End time: 13:11:07 on Sep 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_mux2t1_n
# vsim work.tb_mux2t1_n 
# Start time: 13:11:50 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_mux2t1_n(mixed)#1
quit -sim
# End time: 13:11:57 on Sep 08,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
vsim work.tb_mux2t1_n -voptargs=+acc
# vsim work.tb_mux2t1_n -voptargs="+acc" 
# Start time: 13:12:12 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_mux2t1_n(mixed)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
do /home/jagaul/cpre381/Lab1/Mux/tb_mux2t1_N.do
run 100
quit -sim
# End time: 13:39:00 on Sep 08,2025, Elapsed time: 0:26:48
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab1/Mux/tb_mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:39:24 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab1/Mux/tb_mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_mux2t1_N
# -- Compiling architecture mixed of tb_mux2t1_N
# End time: 13:39:24 on Sep 08,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mux2t1_n
# vsim -voptargs="+acc" work.tb_mux2t1_n 
# Start time: 13:39:43 on Sep 08,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_mux2t1_n(mixed)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
do /home/jagaul/cpre381/Lab1/Mux/tb_mux2t1_N.do
run 100
quit -sim
# End time: 13:47:59 on Sep 08,2025, Elapsed time: 0:08:16
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab1/OnesComp/tb_onesComp_n.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 13:55:38 on Sep 08,2025
# vcom -reportprogress 300 -work work /home/jagaul/cpre381/Lab1/OnesComp/tb_onesComp_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_onesComp_n
# -- Compiling architecture mixed of tb_onesComp_n
# End time: 13:55:39 on Sep 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_onescomp_n
# vsim -voptargs="+acc" work.tb_onescomp_n 
# Start time: 13:55:54 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_onescomp_n(mixed)#1
# Loading work.onescomp_n(structural)#1
# Loading work.invg(dataflow)#1
do /home/jagaul/cpre381/Lab1/OnesComp/tb_onesComp_n.do
run 100
quit -sim
# End time: 14:14:21 on Sep 08,2025, Elapsed time: 0:18:27
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_addsub_n
# vsim -voptargs="+acc" work.tb_addsub_n 
# Start time: 14:16:11 on Sep 08,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_addsub_n(mixed)#1
# Loading work.addsub_n(structural)#1
# Loading work.onescomp_n(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structural)#1
# Loading work.xorg2(dataflow)#1
do /home/jagaul/cpre381/Lab1/AddSub/tb_AddSub.do
quit -sim
# End time: 14:18:18 on Sep 08,2025, Elapsed time: 0:02:07
# Errors: 0, Warnings: 1
quit
