

================================================================
== Vitis HLS Report for 'ctr_encrypt'
================================================================
* Date:           Tue Dec  6 01:26:15 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 26 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.21>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 27 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 28 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ciphertext"   --->   Operation 30 'read' 'ciphertext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext"   --->   Operation 32 'read' 'plaintext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext_length"   --->   Operation 34 'read' 'plaintext_length_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16384, void @empty_4, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%block_nonce = alloca i64 1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 36 'alloca' 'block_nonce' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%block = alloca i64 1" [hw-impl/src/pynqrypt.cpp:19]   --->   Operation 37 'alloca' 'block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%block_nonce_addr = getelementptr i8 %block_nonce, i64 0, i64 12"   --->   Operation 38 'getelementptr' 'block_nonce_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%block_nonce_addr_1 = getelementptr i8 %block_nonce, i64 0, i64 13"   --->   Operation 39 'getelementptr' 'block_nonce_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%block_nonce_addr_2 = getelementptr i8 %block_nonce, i64 0, i64 14"   --->   Operation 40 'getelementptr' 'block_nonce_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%block_nonce_addr_3 = getelementptr i8 %block_nonce, i64 0, i64 15"   --->   Operation 41 'getelementptr' 'block_nonce_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 42 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln21 = xor i64 %plaintext_length_read, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 43 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%xor_ln22 = xor i32 %trunc_ln21, i32 4294967295" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 44 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %xor_ln21, i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 45 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 0, i64 %i_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 46 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 47 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i = load i64 %i_1" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 48 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.77ns)   --->   "%icmp_ln21_1 = icmp_ult  i64 %i, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 49 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %for.end.loopexit, void %for.body.split" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 50 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 51 'trunc' 'trunc_ln22' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %i, i64 %xor_ln21" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 52 'add' 'add_ln22' <Predicate = (icmp_ln21_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.77ns)   --->   "%icmp_ln22 = icmp_ugt  i64 %add_ln22, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 53 'icmp' 'icmp_ln22' <Predicate = (icmp_ln21_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln22_3 = add i32 %trunc_ln22, i32 %xor_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 54 'add' 'add_ln22_3' <Predicate = (icmp_ln21_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%xor_ln22_1 = xor i32 %add_ln22_3, i32 4294967295" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 55 'xor' 'xor_ln22_1' <Predicate = (icmp_ln21_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %icmp_ln22, i32 %xor_ln22_1, i32 16" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 56 'select' 'select_ln22' <Predicate = (icmp_ln21_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (3.52ns)   --->   "%sub_ln22 = sub i64 %plaintext_length_read, i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 57 'sub' 'sub_ln22' <Predicate = (icmp_ln21_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %sub_ln22" [/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200]   --->   Operation 58 'trunc' 'trunc_ln200' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.77ns)   --->   "%icmp_ln200 = icmp_ugt  i64 %sub_ln22, i64 16" [/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:200]   --->   Operation 59 'icmp' 'icmp_ln200' <Predicate = (icmp_ln21_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [hw-impl/src/pynqrypt.cpp:29]   --->   Operation 60 'ret' 'ret_ln29' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 61 [1/1] (3.52ns)   --->   "%add_ln22_2 = add i64 %plaintext_read, i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 61 'add' 'add_ln22_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.21ns)   --->   "%block_size = select i1 %icmp_ln200, i5 16, i5 %trunc_ln200" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 62 'select' 'block_size' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp_ne  i5 %block_size, i5 0" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 63 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv_load_1 = load i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 64 'load' 'indvars_iv_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.77ns)   --->   "%icmp_ln21 = icmp_ugt  i64 %indvars_iv_load_1, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 65 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%xor_ln21_1 = xor i64 %indvars_iv_load_1, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 66 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %icmp_ln21, i64 %xor_ln21_1, i64 16" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 67 'select' 'select_ln21' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 68 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln22_1 = add i64 %ciphertext_read, i64 %i" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 69 'add' 'add_ln22_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %post-loop-memcpy-expansion1, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 70 'br' 'br_ln23' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln22_2" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 71 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 72 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 72 'readreq' 'empty' <Predicate = (icmp_ln23)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 74 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 76 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 78 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln22_2, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 79 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.58>
ST_12 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln22_2, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 80 'call' 'call_ln22' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion1"   --->   Operation 81 'br' 'br_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>
ST_12 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 83 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 28, i32 35" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 84 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln35 = store i8 %trunc_ln3, i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 85 'store' 'store_ln35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 20, i32 27" [hw-impl/src/pynqrypt.cpp:36]   --->   Operation 86 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln36 = store i8 %trunc_ln4, i4 %block_nonce_addr_1" [hw-impl/src/pynqrypt.cpp:36]   --->   Operation 87 'store' 'store_ln36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 12, i32 19" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 88 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln37 = store i8 %trunc_ln5, i4 %block_nonce_addr_2" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 89 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i, i32 4, i32 11" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 90 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln38 = store i8 %trunc_ln6, i4 %block_nonce_addr_3" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 91 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln25 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 92 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln25 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 93 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.36>
ST_18 : Operation 94 [2/2] (4.36ns)   --->   "%call_ln21 = call void @ctr_encrypt_Pipeline_VITIS_LOOP_43_1, i64 %select_ln21, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 94 'call' 'call_ln21' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%icmp_ln23_pr = phi i1 0, void %for.body.split, i1 %icmp_ln23, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 95 'phi' 'icmp_ln23_pr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln21 = call void @ctr_encrypt_Pipeline_VITIS_LOOP_43_1, i64 %select_ln21, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 96 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln23_pr, void %for.inc, void %loop-memcpy-expansion.preheader" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 97 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln22_1" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 98 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln23_pr)> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (7.30ns)   --->   "%empty_38 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_1, i32 %select_ln22" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 99 'writereq' 'empty_38' <Predicate = (icmp_ln23_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln22_1, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 100 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln22 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln22_1, i8 %block, i5 %block_size" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 101 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 102 [5/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 102 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 103 [4/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 103 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 104 [3/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 104 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 105 [2/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 105 'writeresp' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 106 [1/5] (7.30ns)   --->   "%empty_39 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 106 'writeresp' 'empty_39' <Predicate = (icmp_ln23_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 107 'br' 'br_ln21' <Predicate = (icmp_ln23_pr)> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 108 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (3.52ns)   --->   "%i_3 = add i64 %i, i64 16" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 109 'add' 'i_3' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (3.52ns)   --->   "%add_ln21 = add i64 %indvars_iv_load, i64 16" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 110 'add' 'add_ln21' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %add_ln21, i64 %indvars_iv" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 111 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %i_3, i64 %i_1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 112 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 113 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.21ns
The critical path consists of the following:
	fifo read operation ('plaintext_length_read') on port 'plaintext_length' [15]  (3.63 ns)
	'xor' operation ('xor_ln21', hw-impl/src/pynqrypt.cpp:21) [24]  (0.99 ns)
	'store' operation ('store_ln21', hw-impl/src/pynqrypt.cpp:21) of variable 'xor_ln21', hw-impl/src/pynqrypt.cpp:21 on local variable 'indvars_iv' [26]  (1.59 ns)

 <State 2>: 7.29ns
The critical path consists of the following:
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:22) on local variable 'i' [30]  (0 ns)
	'add' operation ('add_ln22', hw-impl/src/pynqrypt.cpp:22) [40]  (3.52 ns)
	'icmp' operation ('icmp_ln22', hw-impl/src/pynqrypt.cpp:22) [41]  (2.78 ns)
	'select' operation ('select_ln22', hw-impl/src/pynqrypt.cpp:22) [44]  (0.993 ns)

 <State 3>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln22_2', hw-impl/src/pynqrypt.cpp:22) [46]  (3.52 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', hw-impl/src/pynqrypt.cpp:22) [54]  (0 ns)
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [55]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [55]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [55]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [55]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [55]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [55]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [55]  (7.3 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('icmp_ln23_pr', hw-impl/src/pynqrypt.cpp:23) with incoming values : ('icmp_ln23', hw-impl/src/pynqrypt.cpp:23) [59]  (1.59 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln35', hw-impl/src/pynqrypt.cpp:35) of variable 'trunc_ln3', hw-impl/src/pynqrypt.cpp:35 on array 'block_nonce', hw-impl/src/pynqrypt.cpp:18 [62]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln37', hw-impl/src/pynqrypt.cpp:37) of variable 'trunc_ln5', hw-impl/src/pynqrypt.cpp:37 on array 'block_nonce', hw-impl/src/pynqrypt.cpp:18 [66]  (2.32 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ln21', hw-impl/src/pynqrypt.cpp:21) to 'ctr_encrypt_Pipeline_VITIS_LOOP_43_1' [70]  (4.36 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', hw-impl/src/pynqrypt.cpp:22) [73]  (0 ns)
	bus request operation ('empty_38', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [74]  (7.3 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_39', hw-impl/src/pynqrypt.cpp:21) on port 'gmem' (hw-impl/src/pynqrypt.cpp:21) [76]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_39', hw-impl/src/pynqrypt.cpp:21) on port 'gmem' (hw-impl/src/pynqrypt.cpp:21) [76]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_39', hw-impl/src/pynqrypt.cpp:21) on port 'gmem' (hw-impl/src/pynqrypt.cpp:21) [76]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_39', hw-impl/src/pynqrypt.cpp:21) on port 'gmem' (hw-impl/src/pynqrypt.cpp:21) [76]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_39', hw-impl/src/pynqrypt.cpp:21) on port 'gmem' (hw-impl/src/pynqrypt.cpp:21) [76]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
