library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity banc_registre is
port (
    clk   : in std_logic;
    reset : in std_logic;
    W     : in std_logic_vector(31 downto 0);
    RA    : in std_logic_vector(3 downto 0);
    RB    : in std_logic_vector(3 downto 0);
    RW    : in std_logic_vector(3 downto 0);
    WE    : in std_logic;
    A     : out std_logic_vector(31 downto 0);
    B     : out std_logic_vector(31 downto 0)
	);
end entity;

architecture RTL of banc_registre is
    -- Declaration Type Tableau Memoire
    type table is array(15 downto 0) of std_logic_vector(31 downto 0);
    
    -- Fonction d'Initialisation du Banc de Registres
    function init_banc return table is
        variable result : table;
        begin
            for i in 14 downto 0 loop
                result(i) := (others => '0');
            end loop;
            result(15) := X"00000030";
            return result;
    end init_banc;

-- DÃ©claration et Initialisation du Banc de Registres 16x32 bits
signal Banc: table := init_banc;
begin
    A <= banc(to_integer(unsigned(RA)));
    B <= banc(to_integer(unsigned(RB)));
process(clk, reset) is
    begin
    if reset = '1' then
        banc <= init_banc;
    elsif rising_edge(clk) then
        if WE = '1' then
            banc(to_integer(unsigned(RW))) <= W;
        end if;
    end if;
    
end process;
end architecture;
