Analysis & Synthesis report for net_encoder
Thu Jun  6 17:13:38 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component
 12. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 13. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p
 14. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p
 15. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram
 16. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 17. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 18. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 19. Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
 20. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component
 21. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated
 22. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p
 23. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p
 24. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram
 25. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
 26. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10
 27. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
 28. Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13
 29. Parameter Settings for User Entity Instance: Top-level Entity: |net_encoder
 30. Parameter Settings for User Entity Instance: fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component
 31. Parameter Settings for User Entity Instance: fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component
 32. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:0:prngen_1
 33. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:1:prngen_1
 34. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:2:prngen_1
 35. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:3:prngen_1
 36. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:4:prngen_1
 37. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:5:prngen_1
 38. Parameter Settings for User Entity Instance: prngen:\generate_coeffs:6:prngen_1
 39. Parameter Settings for User Entity Instance: gfmul:\generate_muls:0:gfmul_1
 40. Parameter Settings for User Entity Instance: gfmul:\generate_muls:1:gfmul_1
 41. Parameter Settings for User Entity Instance: gfmul:\generate_muls:2:gfmul_1
 42. Parameter Settings for User Entity Instance: gfmul:\generate_muls:3:gfmul_1
 43. Parameter Settings for User Entity Instance: gfmul:\generate_muls:4:gfmul_1
 44. Parameter Settings for User Entity Instance: gfmul:\generate_muls:5:gfmul_1
 45. Parameter Settings for User Entity Instance: gfmul:\generate_muls:6:gfmul_1
 46. Parameter Settings for User Entity Instance: gfmul:\generate_muls:7:gfmul_1
 47. Parameter Settings for User Entity Instance: gfmul:\generate_muls:8:gfmul_1
 48. Parameter Settings for User Entity Instance: gfmul:\generate_muls:9:gfmul_1
 49. Parameter Settings for User Entity Instance: gfmul:\generate_muls:10:gfmul_1
 50. Parameter Settings for User Entity Instance: gfmul:\generate_muls:11:gfmul_1
 51. Parameter Settings for User Entity Instance: gfmul:\generate_muls:12:gfmul_1
 52. Parameter Settings for User Entity Instance: gfmul:\generate_muls:13:gfmul_1
 53. Parameter Settings for User Entity Instance: gfmul:\generate_muls:14:gfmul_1
 54. Parameter Settings for User Entity Instance: gfmul:\generate_muls:15:gfmul_1
 55. Parameter Settings for User Entity Instance: gfmul:\generate_muls:16:gfmul_1
 56. Parameter Settings for User Entity Instance: gfmul:\generate_muls:17:gfmul_1
 57. Parameter Settings for User Entity Instance: gfmul:\generate_muls:18:gfmul_1
 58. Parameter Settings for User Entity Instance: gfmul:\generate_muls:19:gfmul_1
 59. Parameter Settings for User Entity Instance: gfmul:\generate_muls:20:gfmul_1
 60. Parameter Settings for User Entity Instance: gfmul:\generate_muls:21:gfmul_1
 61. Parameter Settings for User Entity Instance: gfmul:\generate_muls:22:gfmul_1
 62. Parameter Settings for User Entity Instance: gfmul:\generate_muls:23:gfmul_1
 63. Parameter Settings for User Entity Instance: gfmul:\generate_muls:24:gfmul_1
 64. Parameter Settings for User Entity Instance: gfmul:\generate_muls:25:gfmul_1
 65. Parameter Settings for User Entity Instance: gfmul:\generate_muls:26:gfmul_1
 66. Parameter Settings for User Entity Instance: gfmul:\generate_muls:27:gfmul_1
 67. dcfifo Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "gfmul:\generate_muls:27:gfmul_1"
 69. Port Connectivity Checks: "gfmul:\generate_muls:26:gfmul_1"
 70. Port Connectivity Checks: "gfmul:\generate_muls:25:gfmul_1"
 71. Port Connectivity Checks: "gfmul:\generate_muls:24:gfmul_1"
 72. Port Connectivity Checks: "gfmul:\generate_muls:23:gfmul_1"
 73. Port Connectivity Checks: "gfmul:\generate_muls:22:gfmul_1"
 74. Port Connectivity Checks: "gfmul:\generate_muls:21:gfmul_1"
 75. Port Connectivity Checks: "gfmul:\generate_muls:20:gfmul_1"
 76. Port Connectivity Checks: "gfmul:\generate_muls:19:gfmul_1"
 77. Port Connectivity Checks: "gfmul:\generate_muls:18:gfmul_1"
 78. Port Connectivity Checks: "gfmul:\generate_muls:17:gfmul_1"
 79. Port Connectivity Checks: "gfmul:\generate_muls:16:gfmul_1"
 80. Port Connectivity Checks: "gfmul:\generate_muls:15:gfmul_1"
 81. Port Connectivity Checks: "gfmul:\generate_muls:14:gfmul_1"
 82. Port Connectivity Checks: "gfmul:\generate_muls:13:gfmul_1"
 83. Port Connectivity Checks: "gfmul:\generate_muls:12:gfmul_1"
 84. Port Connectivity Checks: "gfmul:\generate_muls:11:gfmul_1"
 85. Port Connectivity Checks: "gfmul:\generate_muls:10:gfmul_1"
 86. Port Connectivity Checks: "gfmul:\generate_muls:9:gfmul_1"
 87. Port Connectivity Checks: "gfmul:\generate_muls:8:gfmul_1"
 88. Port Connectivity Checks: "gfmul:\generate_muls:7:gfmul_1"
 89. Port Connectivity Checks: "gfmul:\generate_muls:6:gfmul_1"
 90. Port Connectivity Checks: "gfmul:\generate_muls:5:gfmul_1"
 91. Port Connectivity Checks: "gfmul:\generate_muls:4:gfmul_1"
 92. Port Connectivity Checks: "gfmul:\generate_muls:3:gfmul_1"
 93. Port Connectivity Checks: "gfmul:\generate_muls:2:gfmul_1"
 94. Port Connectivity Checks: "gfmul:\generate_muls:1:gfmul_1"
 95. Port Connectivity Checks: "gfmul:\generate_muls:0:gfmul_1"
 96. Post-Synthesis Netlist Statistics for Top Partition
 97. Elapsed Time Per Partition
 98. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun  6 17:13:38 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; net_encoder                                 ;
; Top-level Entity Name           ; net_encoder                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9D6F27C7     ;                    ;
; Top-level entity name                                                           ; net_encoder        ; net_encoder        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; ../fifo56x16/fifo56x16.vhd       ; yes             ; User Wizard-Generated File   ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd               ;         ;
; ../fifo32x1024/fifo32x1024.vhd   ; yes             ; User Wizard-Generated File   ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd           ;         ;
; ../prngen/prngen.vhd             ; yes             ; User VHDL File               ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd                     ;         ;
; net_encoder.vhd                  ; yes             ; User VHDL File               ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd           ;         ;
; ../gfmul/gfmul.vhd               ; yes             ; User VHDL File               ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd                       ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                 ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;         ;
; db/dcfifo_aol1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf        ;         ;
; db/a_graycounter_mh6.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_mh6.tdf  ;         ;
; db/a_graycounter_ivb.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_ivb.tdf  ;         ;
; db/altsyncram_0la1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf    ;         ;
; db/alt_synch_pipe_qal.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf ;         ;
; db/dffpipe_b09.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_b09.tdf        ;         ;
; db/alt_synch_pipe_ral.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf ;         ;
; db/dffpipe_c09.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_c09.tdf        ;         ;
; db/cmpr_a06.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_a06.tdf           ;         ;
; db/dcfifo_sil1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf        ;         ;
; db/a_graycounter_9g6.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_9g6.tdf  ;         ;
; db/a_graycounter_5ub.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_5ub.tdf  ;         ;
; db/altsyncram_iia1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf    ;         ;
; db/alt_synch_pipe_d9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf ;         ;
; db/dffpipe_uu8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_uu8.tdf        ;         ;
; db/alt_synch_pipe_e9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf ;         ;
; db/dffpipe_vu8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_vu8.tdf        ;         ;
; db/cmpr_tu5.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_tu5.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 66    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 66    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |net_encoder               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 66   ; 0            ; |net_encoder        ; net_encoder ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                                     ; Reason for Removal ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; data_pseudoin[0..55]                                                                                                                              ; Lost fanout        ;
; data_datain[0..31]                                                                                                                                ; Lost fanout        ;
; mulcount[0..31]                                                                                                                                   ; Lost fanout        ;
; write_state_datain                                                                                                                                ; Lost fanout        ;
; read_state_datain                                                                                                                                 ; Lost fanout        ;
; write_state_pseudoin                                                                                                                              ; Lost fanout        ;
; read_state_pseudoin                                                                                                                               ; Lost fanout        ;
; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[0..7]                                                                                                ; Lost fanout        ;
; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[0..7]                                                                                                ; Lost fanout        ;
; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[0..7]                                                                                                ; Lost fanout        ;
; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[0..7]                                                                                                ; Lost fanout        ;
; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[0..7]                                                                                                ; Lost fanout        ;
; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[0..7]                                                                                                ; Lost fanout        ;
; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[0..7]                                                                                                ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[0..4]                                             ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[0..4]                                                     ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[0..4]                                                     ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13|dffe14a[0..4]    ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13|dffe15a[0..4]    ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10|dffe11a[0..4]    ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10|dffe12a[0..4]    ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a0                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a1                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a2                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a3                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a4                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|parity8                               ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a0                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a1                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a2                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a3                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a4                            ; Lost fanout        ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|parity6                               ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0..10]                                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0..10]                                                  ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0..10]                                                  ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe16a[0..10] ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15|dffe17a[0..10] ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0..10] ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0..10] ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a1                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a2                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a3                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a4                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a5                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a6                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a7                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a8                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a9                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a10                         ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|parity9                             ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|sub_parity10a[0,1]                  ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a4                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a5                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a7                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a9                          ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a10                         ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|parity6                             ; Lost fanout        ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|sub_parity7a[0,1]                   ; Lost fanout        ;
; Total Number of Removed Registers = 332                                                                                                           ;                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                         ; Reason for Removal ; Registers Removed due to This Register                                                                                    ;
+-------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a2  ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[0]    ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[0],                               ;
;                                                                                                       ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a0    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[1]    ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[1],                               ;
;                                                                                                       ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a1    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[2]    ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[2],                               ;
;                                                                                                       ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a2    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[3]    ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[3],                               ;
;                                                                                                       ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a3    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|delayed_wrptr_g[4]    ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|wrptr_g[4],                               ;
;                                                                                                       ;                    ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a4    ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10],                            ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a10 ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a9  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a8  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a7  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a6  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a5  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a4  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a3  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a1  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0],                             ;
;                                                                                                       ;                    ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p|counter8a0  ;
; data_pseudoin[46]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[6]                                                                           ;
; data_pseudoin[55]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[7]                                                                           ;
; data_pseudoin[54]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[6]                                                                           ;
; data_pseudoin[53]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[5]                                                                           ;
; data_pseudoin[52]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[4]                                                                           ;
; data_pseudoin[51]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[3]                                                                           ;
; data_pseudoin[50]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[2]                                                                           ;
; data_pseudoin[49]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[1]                                                                           ;
; data_pseudoin[48]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:6:prngen_1|rslt_lfsr[0]                                                                           ;
; data_pseudoin[47]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[7]                                                                           ;
; data_pseudoin[44]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[4]                                                                           ;
; data_pseudoin[45]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[5]                                                                           ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[4]            ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a4    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[3]            ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a3    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[2]            ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a2    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[1]            ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a1    ;
; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|rdptr_g[0]            ; Lost Fanouts       ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a0    ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a10 ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a9  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a8  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a7  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a6  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a5  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a4  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a3  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a2  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a1  ;
; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; Lost Fanouts       ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p|counter5a0  ;
; data_pseudoin[11]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[3]                                                                           ;
; data_pseudoin[21]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[5]                                                                           ;
; data_pseudoin[20]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[4]                                                                           ;
; data_pseudoin[19]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[3]                                                                           ;
; data_pseudoin[18]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[2]                                                                           ;
; data_pseudoin[17]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[1]                                                                           ;
; data_pseudoin[16]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[0]                                                                           ;
; data_pseudoin[15]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[7]                                                                           ;
; data_pseudoin[14]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[6]                                                                           ;
; data_pseudoin[13]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[5]                                                                           ;
; data_pseudoin[12]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[4]                                                                           ;
; data_pseudoin[22]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[6]                                                                           ;
; data_pseudoin[10]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[2]                                                                           ;
; data_pseudoin[9]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[1]                                                                           ;
; data_pseudoin[8]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:1:prngen_1|rslt_lfsr[0]                                                                           ;
; data_pseudoin[7]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[7]                                                                           ;
; data_pseudoin[6]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[6]                                                                           ;
; data_pseudoin[5]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[5]                                                                           ;
; data_pseudoin[4]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[4]                                                                           ;
; data_pseudoin[3]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[3]                                                                           ;
; data_pseudoin[2]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[2]                                                                           ;
; data_pseudoin[1]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[1]                                                                           ;
; data_pseudoin[33]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[1]                                                                           ;
; data_pseudoin[43]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[3]                                                                           ;
; data_pseudoin[42]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[2]                                                                           ;
; data_pseudoin[41]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[1]                                                                           ;
; data_pseudoin[40]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:5:prngen_1|rslt_lfsr[0]                                                                           ;
; data_pseudoin[39]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[7]                                                                           ;
; data_pseudoin[38]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[6]                                                                           ;
; data_pseudoin[37]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[5]                                                                           ;
; data_pseudoin[36]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[4]                                                                           ;
; data_pseudoin[35]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[3]                                                                           ;
; data_pseudoin[34]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[2]                                                                           ;
; data_pseudoin[0]                                                                                      ; Lost Fanouts       ; prngen:\generate_coeffs:0:prngen_1|rslt_lfsr[0]                                                                           ;
; data_pseudoin[32]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:4:prngen_1|rslt_lfsr[0]                                                                           ;
; data_pseudoin[31]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[7]                                                                           ;
; data_pseudoin[30]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[6]                                                                           ;
; data_pseudoin[29]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[5]                                                                           ;
; data_pseudoin[28]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[4]                                                                           ;
; data_pseudoin[27]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[3]                                                                           ;
; data_pseudoin[26]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[2]                                                                           ;
; data_pseudoin[25]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[1]                                                                           ;
; data_pseudoin[24]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:3:prngen_1|rslt_lfsr[0]                                                                           ;
; data_pseudoin[23]                                                                                     ; Lost Fanouts       ; prngen:\generate_coeffs:2:prngen_1|rslt_lfsr[7]                                                                           ;
+-------------------------------------------------------------------------------------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------+
; Assignment                      ; Value ; From ; To                           ;
+---------------------------------+-------+------+------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                            ;
+---------------------------------+-------+------+------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                ;
+---------------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                           ;
+---------------------------------------+-------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                              ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------+
; Assignment                            ; Value ; From ; To                                              ;
+---------------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                         ;
+---------------------------------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |net_encoder ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
; h              ; 7     ; Signed Integer                                     ;
; N              ; 64    ; Signed Integer                                     ;
; seed           ; 31    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                        ;
+-------------------------+-------------+-------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH               ; 32          ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                              ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                     ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                     ;
; CBXI_PARAMETER          ; dcfifo_aol1 ; Untyped                                                     ;
+-------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 56          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                            ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_sil1 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:0:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 31    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:1:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 32    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:2:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 33    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:3:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 34    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:4:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 35    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:5:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 36    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prngen:\generate_coeffs:6:prngen_1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; seed           ; 37    ; Signed Integer                                         ;
; m              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:0:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:1:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:2:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:3:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:4:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:5:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:6:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:7:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:8:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:9:gfmul_1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; m              ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:10:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:11:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:12:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:13:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:14:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:15:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:16:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:17:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:18:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:19:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:20:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:21:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:22:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:23:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:24:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:25:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:26:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gfmul:\generate_muls:27:gfmul_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; m              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                        ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 2                                                      ;
; Entity Instance            ; fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                             ;
;     -- LPM_WIDTH           ; 32                                                     ;
;     -- LPM_NUMWORDS        ; 1024                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                    ;
;     -- USE_EAB             ; ON                                                     ;
; Entity Instance            ; fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                             ;
;     -- LPM_WIDTH           ; 56                                                     ;
;     -- LPM_NUMWORDS        ; 16                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                    ;
;     -- USE_EAB             ; ON                                                     ;
+----------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:27:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:26:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:25:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:24:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:23:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:22:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:21:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:20:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:19:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:18:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:17:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:16:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:15:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:14:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:13:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:12:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:11:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:10:gfmul_1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:9:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:8:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:7:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:6:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:5:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:4:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:3:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:2:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:1:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gfmul:\generate_muls:0:gfmul_1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rslt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 66                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun  6 17:13:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off net_encoder -c net_encoder
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd
    Info (12022): Found design unit 1: fifo56x16-SYN File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 57
    Info (12023): Found entity 1: fifo56x16 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd
    Info (12022): Found design unit 1: fifo32x1024-SYN File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 57
    Info (12023): Found entity 1: fifo32x1024 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd
    Info (12022): Found design unit 1: prngen-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd Line: 18
    Info (12023): Found entity 1: prngen File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/prngen/prngen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd
    Info (12022): Found design unit 1: gfops-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd Line: 20
    Info (12023): Found entity 1: gfops File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfops/gfops.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file net_encoder.vhd
    Info (12022): Found design unit 1: net_encoder-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 21
    Info (12023): Found entity 1: net_encoder File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file net_encoderTb.vhd
    Info (12022): Found design unit 1: net_encoderTb-sim File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd Line: 10
    Info (12023): Found entity 1: net_encoderTb File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoderTb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd
    Info (12022): Found design unit 1: gfmul-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd Line: 19
    Info (12023): Found entity 1: gfmul File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd
    Info (12022): Found design unit 1: gfadd-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd Line: 19
    Info (12023): Found entity 1: gfadd File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfadd/gfadd.vhd Line: 5
Info (12127): Elaborating entity "net_encoder" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at net_encoder.vhd(17): used implicit default value for signal "pkt32bseg_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
Warning (10036): Verilog HDL or VHDL warning at net_encoder.vhd(93): object "rslt_m" assigned a value but never read File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 93
Info (12128): Elaborating entity "fifo32x1024" for hierarchy "fifo32x1024:fifo32x1024_datain" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 103
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 96
Info (12133): Instantiated megafunction "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo32x1024/fifo32x1024.vhd Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated" File: /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf
    Info (12023): Found entity 1: a_graycounter_mh6 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_mh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_mh6" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_mh6:rdptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf
    Info (12023): Found entity 1: a_graycounter_ivb File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_ivb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ivb" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_ivb:wrptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0la1.tdf
    Info (12023): Found entity 1: altsyncram_0la1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0la1" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf
    Info (12023): Found entity 1: dffpipe_c09 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_c09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_c09" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_a06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_a06:rdempty_eq_comp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_aol1.tdf Line: 59
Info (12128): Elaborating entity "fifo56x16" for hierarchy "fifo56x16:fifo56x16_pseudoin" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 96
Info (12130): Elaborated megafunction instantiation "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 96
Info (12133): Instantiated megafunction "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/fifo56x16/fifo56x16.vhd Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "56"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_sil1.tdf
    Info (12023): Found entity 1: dcfifo_sil1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_sil1" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated" File: /home/daniel/Software/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf
    Info (12023): Found entity 1: a_graycounter_9g6 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_9g6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_9g6" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_9g6:rdptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf
    Info (12023): Found entity 1: a_graycounter_5ub File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/a_graycounter_5ub.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_5ub" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|a_graycounter_5ub:wrptr_g1p" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iia1.tdf
    Info (12023): Found entity 1: altsyncram_iia1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iia1" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_uu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_d9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dffpipe_vu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/alt_synch_pipe_e9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|cmpr_tu5:rdempty_eq_comp" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/dcfifo_sil1.tdf Line: 59
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:0:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 126
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:1:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 126
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:2:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 126
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:3:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 126
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:4:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 126
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:5:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 126
Info (12128): Elaborating entity "prngen" for hierarchy "prngen:\generate_coeffs:6:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 126
Info (12128): Elaborating entity "gfmul" for hierarchy "gfmul:\generate_muls:0:gfmul_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 134
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 40
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 72
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 104
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 136
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 168
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 200
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 232
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 264
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 296
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 328
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 360
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 392
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 424
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 456
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 488
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 520
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 552
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 584
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 616
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 648
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 680
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 712
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 744
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 776
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 808
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 840
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 872
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 904
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 936
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 968
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1000
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1032
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[32]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1064
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[33]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1096
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[34]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1128
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[35]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1160
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[36]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1192
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[37]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1224
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[38]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1256
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[39]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1288
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[40]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1320
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[41]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1352
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[42]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1384
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[43]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1416
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[44]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1448
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[45]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1480
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[46]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1512
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[47]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1544
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[48]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1576
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[49]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1608
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[50]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1640
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[51]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1672
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[52]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1704
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[53]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1736
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[54]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1768
        Warning (14320): Synthesized away node "fifo56x16:fifo56x16_pseudoin|dcfifo:dcfifo_component|dcfifo_sil1:auto_generated|altsyncram_iia1:fifo_ram|q_b[55]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_iia1.tdf Line: 1800
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 40
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 72
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 104
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 136
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 168
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 200
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 232
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 264
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 296
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 328
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 360
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 392
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 424
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 456
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 488
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 520
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 552
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 584
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 616
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 648
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 680
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 712
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 744
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 776
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 808
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 840
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 872
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 904
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 936
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 968
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 1000
        Warning (14320): Synthesized away node "fifo32x1024:fifo32x1024_datain|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_0la1:fifo_ram|q_b[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/db/altsyncram_0la1.tdf Line: 1032
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pkt32bseg_o[0]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[1]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[2]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[3]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[4]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[5]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[6]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[7]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[8]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[9]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[10]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[11]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[12]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[13]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[14]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[15]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[16]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[17]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[18]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[19]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[20]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[21]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[22]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[23]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[24]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[25]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[26]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[27]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[28]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[29]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[30]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
    Warning (13410): Pin "pkt32bseg_o[31]" is stuck at GND File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 17
Info (17049): 332 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 34 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 12
    Warning (15610): No output dependent on input pin "rst" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 13
    Warning (15610): No output dependent on input pin "pkt32bseg_i[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
    Warning (15610): No output dependent on input pin "pkt32bseg_i[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_encoder/net_encoder.vhd Line: 14
Info (21057): Implemented 66 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 1074 megabytes
    Info: Processing ended: Thu Jun  6 17:13:38 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:35


