INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/util/DBusToSRAMx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBusToSRAMx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/util/IBusToSRAMx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBusToSRAMx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyCore
INFO: [VRFC 10-2458] undeclared symbol vsD, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:15]
INFO: [VRFC 10-2458] undeclared symbol jD, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:16]
INFO: [VRFC 10-2458] undeclared symbol stall, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:16]
WARNING: [VRFC 10-2938] 'vsD' is already implicitly declared on line 15 [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:22]
WARNING: [VRFC 10-2938] 'jD' is already implicitly declared on line 16 [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:24]
INFO: [VRFC 10-2458] undeclared symbol rdW, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:28]
INFO: [VRFC 10-2458] undeclared symbol write_enableW, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:29]
INFO: [VRFC 10-2458] undeclared symbol vW, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:30]
INFO: [VRFC 10-2458] undeclared symbol vsHD, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:36]
INFO: [VRFC 10-2458] undeclared symbol vtHD, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:36]
INFO: [VRFC 10-2458] undeclared symbol vsHe, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:49]
INFO: [VRFC 10-2458] undeclared symbol vtHe, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:49]
WARNING: [VRFC 10-3248] data object 'rdM' is already declared [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:54]
WARNING: [VRFC 10-3703] second declaration of 'rdM' ignored [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:54]
WARNING: [VRFC 10-2938] 'vW' is already implicitly declared on line 30 [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:66]
WARNING: [VRFC 10-2938] 'rdW' is already implicitly declared on line 28 [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:67]
WARNING: [VRFC 10-2938] 'write_enableW' is already implicitly declared on line 29 [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:68]
WARNING: [VRFC 10-2938] 'vsHD' is already implicitly declared on line 36 [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:79]
WARNING: [VRFC 10-2938] 'stall' is already implicitly declared on line 16 [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/MyCore.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/SRAMTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAMTop
INFO: [VRFC 10-311] analyzing module translation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2458] undeclared symbol rd, assumed default net type wire [C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/decode.sv:63]
INFO: [VRFC 10-311] analyzing module extension
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/mycpu_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dell/Desktop/ICS-2021Spring-FDU/source/mycpu/writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
