
f401_robotArm_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08004350  08004350  00014350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004560  08004560  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004560  08004560  00014560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004568  08004568  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004568  08004568  00014568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800456c  0800456c  0001456c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004570  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  20000070  080045e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  080045e0  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8a6  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ae9  00000000  00000000  0002a946  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  0002c430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000718  00000000  00000000  0002cbe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016063  00000000  00000000  0002d2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009322  00000000  00000000  0004335b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086859  00000000  00000000  0004c67d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d2ed6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026d4  00000000  00000000  000d2f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004338 	.word	0x08004338

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004338 	.word	0x08004338

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <pos2enc_tg.7515>:
  printf("start arm test\r\n");
  uint8_t txdata[9] = {0};
  uint8_t rxdata[20] = {0};
  short torque_val=0, enc_data,dis,pos_tg;

  float pos2enc_tg(int pos){
 8000578:	b480      	push	{r7}
 800057a:	b085      	sub	sp, #20
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
 8000580:	f8c7 c000 	str.w	ip, [r7]
	  float deg = pos/100;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a0c      	ldr	r2, [pc, #48]	; (80005b8 <pos2enc_tg.7515+0x40>)
 8000588:	fb82 1203 	smull	r1, r2, r2, r3
 800058c:	1152      	asrs	r2, r2, #5
 800058e:	17db      	asrs	r3, r3, #31
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	ee07 3a90 	vmov	s15, r3
 8000596:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800059a:	edc7 7a03 	vstr	s15, [r7, #12]
	  return 11.375*deg;
 800059e:	edd7 7a03 	vldr	s15, [r7, #12]
 80005a2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80005bc <pos2enc_tg.7515+0x44>
 80005a6:	ee67 7a87 	vmul.f32	s15, s15, s14
  }
 80005aa:	eeb0 0a67 	vmov.f32	s0, s15
 80005ae:	3714      	adds	r7, #20
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr
 80005b8:	51eb851f 	.word	0x51eb851f
 80005bc:	41360000 	.word	0x41360000

080005c0 <main>:
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b08e      	sub	sp, #56	; 0x38
 80005c4:	af00      	add	r7, sp, #0
int main(void)
 80005c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80005ca:	623b      	str	r3, [r7, #32]
  HAL_Init();
 80005cc:	f000 fd6e 	bl	80010ac <HAL_Init>
  SystemClock_Config();
 80005d0:	f000 fa54 	bl	8000a7c <SystemClock_Config>
  MX_GPIO_Init();
 80005d4:	f000 fb12 	bl	8000bfc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005d8:	f000 fabc 	bl	8000b54 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80005dc:	f000 fae4 	bl	8000ba8 <MX_USART6_UART_Init>
  printf("start arm test\r\n");
 80005e0:	4876      	ldr	r0, [pc, #472]	; (80007bc <main+0x1fc>)
 80005e2:	f002 fed5 	bl	8003390 <puts>
  uint8_t txdata[9] = {0};
 80005e6:	2300      	movs	r3, #0
 80005e8:	617b      	str	r3, [r7, #20]
 80005ea:	f107 0318 	add.w	r3, r7, #24
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	711a      	strb	r2, [r3, #4]
  uint8_t rxdata[20] = {0};
 80005f4:	2300      	movs	r3, #0
 80005f6:	603b      	str	r3, [r7, #0]
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
 80005fe:	605a      	str	r2, [r3, #4]
 8000600:	609a      	str	r2, [r3, #8]
 8000602:	60da      	str	r2, [r3, #12]
  short torque_val=0, enc_data,dis,pos_tg;
 8000604:	2300      	movs	r3, #0
 8000606:	85fb      	strh	r3, [r7, #46]	; 0x2e
	  if(abs(enc_tg-enc_data)<DED_ZONE)torque=0;

	  return torque;
  }

  pos_tg=0;
 8000608:	2300      	movs	r3, #0
 800060a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  float enc_tg=pos2enc_tg(pos_tg);
 800060c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8000610:	f107 0214 	add.w	r2, r7, #20
 8000614:	4694      	mov	ip, r2
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff ffae 	bl	8000578 <pos2enc_tg.7515>
 800061c:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30

//----------init--------------------------

  HAL_Delay(5000);
 8000620:	f241 3088 	movw	r0, #5000	; 0x1388
 8000624:	f000 fdb4 	bl	8001190 <HAL_Delay>
  //id1 torque setting
  write(0x01,0x0A,0x28);
 8000628:	f107 0314 	add.w	r3, r7, #20
 800062c:	469c      	mov	ip, r3
 800062e:	2228      	movs	r2, #40	; 0x28
 8000630:	210a      	movs	r1, #10
 8000632:	2001      	movs	r0, #1
 8000634:	f000 f972 	bl	800091c <write.7545>
  write(0x01,0x02,0x5C);
 8000638:	f107 0314 	add.w	r3, r7, #20
 800063c:	469c      	mov	ip, r3
 800063e:	225c      	movs	r2, #92	; 0x5c
 8000640:	2102      	movs	r1, #2
 8000642:	2001      	movs	r0, #1
 8000644:	f000 f96a 	bl	800091c <write.7545>
  write(0x01,0x08,0x28);
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	469c      	mov	ip, r3
 800064e:	2228      	movs	r2, #40	; 0x28
 8000650:	2108      	movs	r1, #8
 8000652:	2001      	movs	r0, #1
 8000654:	f000 f962 	bl	800091c <write.7545>

  //id2  pos setting
  write(0x02,0x00,0x28);
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	469c      	mov	ip, r3
 800065e:	2228      	movs	r2, #40	; 0x28
 8000660:	2100      	movs	r1, #0
 8000662:	2002      	movs	r0, #2
 8000664:	f000 f95a 	bl	800091c <write.7545>
  write(0x02,0x00,0x5C);
 8000668:	f107 0314 	add.w	r3, r7, #20
 800066c:	469c      	mov	ip, r3
 800066e:	225c      	movs	r2, #92	; 0x5c
 8000670:	2100      	movs	r1, #0
 8000672:	2002      	movs	r0, #2
 8000674:	f000 f952 	bl	800091c <write.7545>
  write(0x02,0x01,0x29);
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	469c      	mov	ip, r3
 800067e:	2229      	movs	r2, #41	; 0x29
 8000680:	2101      	movs	r1, #1
 8000682:	2002      	movs	r0, #2
 8000684:	f000 f94a 	bl	800091c <write.7545>
  pos(0x02,pos_tg,1000);
 8000688:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800068c:	f107 0214 	add.w	r2, r7, #20
 8000690:	4694      	mov	ip, r2
 8000692:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000696:	4619      	mov	r1, r3
 8000698:	2002      	movs	r0, #2
 800069a:	f000 f89f 	bl	80007dc <pos.7521>

  //uart intrrupt setting
  HAL_UART_Receive_IT(&huart2, buffer,6);
 800069e:	2206      	movs	r2, #6
 80006a0:	4947      	ldr	r1, [pc, #284]	; (80007c0 <main+0x200>)
 80006a2:	4848      	ldr	r0, [pc, #288]	; (80007c4 <main+0x204>)
 80006a4:	f001 fecf 	bl	8002446 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //uart process
	  if(gUartReceived == 1) {
 80006a8:	4b47      	ldr	r3, [pc, #284]	; (80007c8 <main+0x208>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d12a      	bne.n	8000706 <main+0x146>
  		  int pos_tg=atol(buffer);
 80006b0:	4843      	ldr	r0, [pc, #268]	; (80007c0 <main+0x200>)
 80006b2:	f002 fdb1 	bl	8003218 <atol>
 80006b6:	62b8      	str	r0, [r7, #40]	; 0x28
  		  if(abs(pos_tg)>18000){ //posistion error handler
 80006b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	bfb8      	it	lt
 80006be:	425b      	neglt	r3, r3
 80006c0:	f244 6250 	movw	r2, #18000	; 0x4650
 80006c4:	4293      	cmp	r3, r2
 80006c6:	dd04      	ble.n	80006d2 <main+0x112>
  			  printf("pos ERORR %d\r\n",pos_tg);
 80006c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80006ca:	4840      	ldr	r0, [pc, #256]	; (80007cc <main+0x20c>)
 80006cc:	f002 fdda 	bl	8003284 <iprintf>
 80006d0:	e016      	b.n	8000700 <main+0x140>
  		  }
  		  else{
  			  pos(0x02,pos_tg,1000);
 80006d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006d4:	b21b      	sxth	r3, r3
 80006d6:	f107 0214 	add.w	r2, r7, #20
 80006da:	4694      	mov	ip, r2
 80006dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006e0:	4619      	mov	r1, r3
 80006e2:	2002      	movs	r0, #2
 80006e4:	f000 f87a 	bl	80007dc <pos.7521>
  			  enc_tg=pos2enc_tg(pos_tg);
 80006e8:	f107 0314 	add.w	r3, r7, #20
 80006ec:	469c      	mov	ip, r3
 80006ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80006f0:	f7ff ff42 	bl	8000578 <pos2enc_tg.7515>
 80006f4:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
  			  printf("position is %d\r\n",pos_tg);
 80006f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80006fa:	4835      	ldr	r0, [pc, #212]	; (80007d0 <main+0x210>)
 80006fc:	f002 fdc2 	bl	8003284 <iprintf>
  		  }
  		  gUartReceived = 0;
 8000700:	4b31      	ldr	r3, [pc, #196]	; (80007c8 <main+0x208>)
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
	  }
	  dis=enc_tg-enc_data;
 8000706:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800070a:	ee07 3a90 	vmov	s15, r3
 800070e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000712:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8000716:	ee77 7a67 	vsub.f32	s15, s14, s15
 800071a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800071e:	ee17 3a90 	vmov	r3, s15
 8000722:	84fb      	strh	r3, [r7, #38]	; 0x26

	  torque(0x01,torque_val=torque_calc(enc_data,enc_tg));
 8000724:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000728:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800072c:	ee17 3a90 	vmov	r3, s15
 8000730:	b21a      	sxth	r2, r3
 8000732:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8000736:	f107 0114 	add.w	r1, r7, #20
 800073a:	468c      	mov	ip, r1
 800073c:	4611      	mov	r1, r2
 800073e:	4618      	mov	r0, r3
 8000740:	f000 f96a 	bl	8000a18 <torque_calc.7556>
 8000744:	4603      	mov	r3, r0
 8000746:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8000748:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800074c:	f107 0214 	add.w	r2, r7, #20
 8000750:	4694      	mov	ip, r2
 8000752:	4619      	mov	r1, r3
 8000754:	2001      	movs	r0, #1
 8000756:	f000 f897 	bl	8000888 <torque.7537>
	  printf("torque:%3d encoder:%5d distance:%5d\r\n",torque_val,enc_data,dis);
 800075a:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 800075e:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8000762:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8000766:	481b      	ldr	r0, [pc, #108]	; (80007d4 <main+0x214>)
 8000768:	f002 fd8c 	bl	8003284 <iprintf>


//-------read-------------------------
	  read(0x01,0x50,0x02);
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	469c      	mov	ip, r3
 8000772:	2202      	movs	r2, #2
 8000774:	2150      	movs	r1, #80	; 0x50
 8000776:	2001      	movs	r0, #1
 8000778:	f000 f912 	bl	80009a0 <read.7551>
      HAL_UART_Receive(&huart6,rxdata,10,10);
 800077c:	4639      	mov	r1, r7
 800077e:	230a      	movs	r3, #10
 8000780:	220a      	movs	r2, #10
 8000782:	4815      	ldr	r0, [pc, #84]	; (80007d8 <main+0x218>)
 8000784:	f001 fdbd 	bl	8002302 <HAL_UART_Receive>

	  if(rxdata[1]!=0){
 8000788:	787b      	ldrb	r3, [r7, #1]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d08c      	beq.n	80006a8 <main+0xe8>
	  	  enc_data=rxdata[4];
 800078e:	793b      	ldrb	r3, [r7, #4]
 8000790:	86fb      	strh	r3, [r7, #54]	; 0x36
	  	  enc_data+=rxdata[5]<<8;
 8000792:	797b      	ldrb	r3, [r7, #5]
 8000794:	b29b      	uxth	r3, r3
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	b29a      	uxth	r2, r3
 800079a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800079c:	4413      	add	r3, r2
 800079e:	b29b      	uxth	r3, r3
 80007a0:	86fb      	strh	r3, [r7, #54]	; 0x36
	  	  if(enc_data>2047) enc_data-=4095;
 80007a2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80007a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80007aa:	db04      	blt.n	80007b6 <main+0x1f6>
 80007ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80007ae:	f6a3 73ff 	subw	r3, r3, #4095	; 0xfff
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	86fb      	strh	r3, [r7, #54]	; 0x36
//	  	  printf("encoder : %d\r\n",enc_data);

	  	  rxdata[1] = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	707b      	strb	r3, [r7, #1]
	  if(gUartReceived == 1) {
 80007ba:	e775      	b.n	80006a8 <main+0xe8>
 80007bc:	08004350 	.word	0x08004350
 80007c0:	2000009c 	.word	0x2000009c
 80007c4:	200001e0 	.word	0x200001e0
 80007c8:	2000008c 	.word	0x2000008c
 80007cc:	08004360 	.word	0x08004360
 80007d0:	08004370 	.word	0x08004370
 80007d4:	08004384 	.word	0x08004384
 80007d8:	2000019c 	.word	0x2000019c

080007dc <pos.7521>:
  {
 80007dc:	b590      	push	{r4, r7, lr}
 80007de:	b087      	sub	sp, #28
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	73fb      	strb	r3, [r7, #15]
 80007e6:	460b      	mov	r3, r1
 80007e8:	81bb      	strh	r3, [r7, #12]
 80007ea:	4613      	mov	r3, r2
 80007ec:	817b      	strh	r3, [r7, #10]
 80007ee:	4664      	mov	r4, ip
 80007f0:	f8c7 c004 	str.w	ip, [r7, #4]
    unsigned char deg_l = (unsigned char)(deg)&0x00FF;
 80007f4:	89bb      	ldrh	r3, [r7, #12]
 80007f6:	75fb      	strb	r3, [r7, #23]
    unsigned char deg_h = (unsigned char)(deg>>8)&0x00FF;
 80007f8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80007fc:	121b      	asrs	r3, r3, #8
 80007fe:	b21b      	sxth	r3, r3
 8000800:	75bb      	strb	r3, [r7, #22]
    unsigned char time_l = (unsigned char)(time)&0x00FF;
 8000802:	897b      	ldrh	r3, [r7, #10]
 8000804:	757b      	strb	r3, [r7, #21]
    unsigned char time_h = (unsigned char)(time>>8)&0x00FF;
 8000806:	897b      	ldrh	r3, [r7, #10]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	b29b      	uxth	r3, r3
 800080c:	753b      	strb	r3, [r7, #20]
    unsigned char sum = (0x09+0x06+id+deg_l+deg_h+time_l+time_h)&0x00FF;
 800080e:	7bfa      	ldrb	r2, [r7, #15]
 8000810:	7dfb      	ldrb	r3, [r7, #23]
 8000812:	4413      	add	r3, r2
 8000814:	b2da      	uxtb	r2, r3
 8000816:	7dbb      	ldrb	r3, [r7, #22]
 8000818:	4413      	add	r3, r2
 800081a:	b2da      	uxtb	r2, r3
 800081c:	7d7b      	ldrb	r3, [r7, #21]
 800081e:	4413      	add	r3, r2
 8000820:	b2da      	uxtb	r2, r3
 8000822:	7d3b      	ldrb	r3, [r7, #20]
 8000824:	4413      	add	r3, r2
 8000826:	b2db      	uxtb	r3, r3
 8000828:	330f      	adds	r3, #15
 800082a:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 800082c:	2201      	movs	r2, #1
 800082e:	2104      	movs	r1, #4
 8000830:	4813      	ldr	r0, [pc, #76]	; (8000880 <pos.7521+0xa4>)
 8000832:	f000 fff9 	bl	8001828 <HAL_GPIO_WritePin>
    txdata[0]=0x09;   //1 SIZE
 8000836:	2309      	movs	r3, #9
 8000838:	7023      	strb	r3, [r4, #0]
    txdata[1]=0x06;   //2 COMMAND
 800083a:	2306      	movs	r3, #6
 800083c:	7063      	strb	r3, [r4, #1]
    txdata[2]=0x00;   //3 OPTION
 800083e:	2300      	movs	r3, #0
 8000840:	70a3      	strb	r3, [r4, #2]
    txdata[3]=id;     //4 ID
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	70e3      	strb	r3, [r4, #3]
    txdata[4]=deg_l;  //5 POS_L
 8000846:	7dfb      	ldrb	r3, [r7, #23]
 8000848:	7123      	strb	r3, [r4, #4]
    txdata[5]=deg_h;  //6 POS_H
 800084a:	7dbb      	ldrb	r3, [r7, #22]
 800084c:	7163      	strb	r3, [r4, #5]
    txdata[6]=time_l; //7 TIME_L
 800084e:	7d7b      	ldrb	r3, [r7, #21]
 8000850:	71a3      	strb	r3, [r4, #6]
    txdata[7]=time_h; //8 TIME_H
 8000852:	7d3b      	ldrb	r3, [r7, #20]
 8000854:	71e3      	strb	r3, [r4, #7]
    txdata[8]=sum;    //9 SUM
 8000856:	7cfb      	ldrb	r3, [r7, #19]
 8000858:	7223      	strb	r3, [r4, #8]
	HAL_UART_Transmit(&huart6, txdata, 9, 0xFFFF);
 800085a:	4621      	mov	r1, r4
 800085c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000860:	2209      	movs	r2, #9
 8000862:	4808      	ldr	r0, [pc, #32]	; (8000884 <pos.7521+0xa8>)
 8000864:	f001 fcbb 	bl	80021de <HAL_UART_Transmit>
    HAL_Delay(0.03);
 8000868:	2000      	movs	r0, #0
 800086a:	f000 fc91 	bl	8001190 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 800086e:	2200      	movs	r2, #0
 8000870:	2104      	movs	r1, #4
 8000872:	4803      	ldr	r0, [pc, #12]	; (8000880 <pos.7521+0xa4>)
 8000874:	f000 ffd8 	bl	8001828 <HAL_GPIO_WritePin>
  }
 8000878:	bf00      	nop
 800087a:	371c      	adds	r7, #28
 800087c:	46bd      	mov	sp, r7
 800087e:	bd90      	pop	{r4, r7, pc}
 8000880:	40020400 	.word	0x40020400
 8000884:	2000019c 	.word	0x2000019c

08000888 <torque.7537>:
  {
 8000888:	b590      	push	{r4, r7, lr}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	460a      	mov	r2, r1
 8000892:	71fb      	strb	r3, [r7, #7]
 8000894:	4613      	mov	r3, r2
 8000896:	80bb      	strh	r3, [r7, #4]
 8000898:	4664      	mov	r4, ip
 800089a:	f8c7 c000 	str.w	ip, [r7]
      unsigned char torque_l = (unsigned char)(torque)&0x00FF;
 800089e:	88bb      	ldrh	r3, [r7, #4]
 80008a0:	73fb      	strb	r3, [r7, #15]
      unsigned char torque_h = (unsigned char)(torque>>8)&0x00FF;
 80008a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008a6:	121b      	asrs	r3, r3, #8
 80008a8:	b21b      	sxth	r3, r3
 80008aa:	73bb      	strb	r3, [r7, #14]
      unsigned char sum = (0x09+0x04+0x00+id+torque_l+torque_h+0x3C+0x01)&0x00FF;
 80008ac:	79fa      	ldrb	r2, [r7, #7]
 80008ae:	7bfb      	ldrb	r3, [r7, #15]
 80008b0:	4413      	add	r3, r2
 80008b2:	b2da      	uxtb	r2, r3
 80008b4:	7bbb      	ldrb	r3, [r7, #14]
 80008b6:	4413      	add	r3, r2
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	334a      	adds	r3, #74	; 0x4a
 80008bc:	737b      	strb	r3, [r7, #13]
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80008be:	2201      	movs	r2, #1
 80008c0:	2104      	movs	r1, #4
 80008c2:	4814      	ldr	r0, [pc, #80]	; (8000914 <torque.7537+0x8c>)
 80008c4:	f000 ffb0 	bl	8001828 <HAL_GPIO_WritePin>
      txdata[0]=0x09;//SIZE
 80008c8:	2309      	movs	r3, #9
 80008ca:	7023      	strb	r3, [r4, #0]
      txdata[1]=0x04;//COMMAND
 80008cc:	2304      	movs	r3, #4
 80008ce:	7063      	strb	r3, [r4, #1]
      txdata[2]=0x00;//OPTION
 80008d0:	2300      	movs	r3, #0
 80008d2:	70a3      	strb	r3, [r4, #2]
      txdata[3]=id;//ID
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	70e3      	strb	r3, [r4, #3]
      txdata[4]=torque_l;//TORQUE_LOWBYTE
 80008d8:	7bfb      	ldrb	r3, [r7, #15]
 80008da:	7123      	strb	r3, [r4, #4]
      txdata[5]=torque_h;//TORQUE_HIGHBYTE
 80008dc:	7bbb      	ldrb	r3, [r7, #14]
 80008de:	7163      	strb	r3, [r4, #5]
      txdata[6]=0x3C;//ADRESS(TORQUE 0x03)
 80008e0:	233c      	movs	r3, #60	; 0x3c
 80008e2:	71a3      	strb	r3, [r4, #6]
      txdata[7]=0x01;//COUNT
 80008e4:	2301      	movs	r3, #1
 80008e6:	71e3      	strb	r3, [r4, #7]
      txdata[8]=sum;//SUM
 80008e8:	7b7b      	ldrb	r3, [r7, #13]
 80008ea:	7223      	strb	r3, [r4, #8]
      HAL_UART_Transmit(&huart6, txdata, 9, 0xFFFF);
 80008ec:	4621      	mov	r1, r4
 80008ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008f2:	2209      	movs	r2, #9
 80008f4:	4808      	ldr	r0, [pc, #32]	; (8000918 <torque.7537+0x90>)
 80008f6:	f001 fc72 	bl	80021de <HAL_UART_Transmit>
      HAL_Delay(0.03);
 80008fa:	2000      	movs	r0, #0
 80008fc:	f000 fc48 	bl	8001190 <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8000900:	2200      	movs	r2, #0
 8000902:	2104      	movs	r1, #4
 8000904:	4803      	ldr	r0, [pc, #12]	; (8000914 <torque.7537+0x8c>)
 8000906:	f000 ff8f 	bl	8001828 <HAL_GPIO_WritePin>
  }
 800090a:	bf00      	nop
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	bd90      	pop	{r4, r7, pc}
 8000912:	bf00      	nop
 8000914:	40020400 	.word	0x40020400
 8000918:	2000019c 	.word	0x2000019c

0800091c <write.7545>:
  {
 800091c:	b590      	push	{r4, r7, lr}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	71fb      	strb	r3, [r7, #7]
 8000926:	460b      	mov	r3, r1
 8000928:	71bb      	strb	r3, [r7, #6]
 800092a:	4613      	mov	r3, r2
 800092c:	717b      	strb	r3, [r7, #5]
 800092e:	4664      	mov	r4, ip
 8000930:	f8c7 c000 	str.w	ip, [r7]
      unsigned char sum = (0x08+0x04+0x00+id+data+adress+0x01)&0x00FF;
 8000934:	79fa      	ldrb	r2, [r7, #7]
 8000936:	79bb      	ldrb	r3, [r7, #6]
 8000938:	4413      	add	r3, r2
 800093a:	b2da      	uxtb	r2, r3
 800093c:	797b      	ldrb	r3, [r7, #5]
 800093e:	4413      	add	r3, r2
 8000940:	b2db      	uxtb	r3, r3
 8000942:	330d      	adds	r3, #13
 8000944:	73fb      	strb	r3, [r7, #15]
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8000946:	2201      	movs	r2, #1
 8000948:	2104      	movs	r1, #4
 800094a:	4813      	ldr	r0, [pc, #76]	; (8000998 <write.7545+0x7c>)
 800094c:	f000 ff6c 	bl	8001828 <HAL_GPIO_WritePin>
     txdata[0]=0x08;   //1 SIZE
 8000950:	2308      	movs	r3, #8
 8000952:	7023      	strb	r3, [r4, #0]
     txdata[1]=0x04;   //2 COMMAND
 8000954:	2304      	movs	r3, #4
 8000956:	7063      	strb	r3, [r4, #1]
     txdata[2]=0x00;   //3 OPTION
 8000958:	2300      	movs	r3, #0
 800095a:	70a3      	strb	r3, [r4, #2]
     txdata[3]=id;     //4 ID
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	70e3      	strb	r3, [r4, #3]
     txdata[4]=data;  //DATA
 8000960:	79bb      	ldrb	r3, [r7, #6]
 8000962:	7123      	strb	r3, [r4, #4]
     txdata[5]=adress;  //ADRESS
 8000964:	797b      	ldrb	r3, [r7, #5]
 8000966:	7163      	strb	r3, [r4, #5]
     txdata[6]=0x01; //COUNT
 8000968:	2301      	movs	r3, #1
 800096a:	71a3      	strb	r3, [r4, #6]
     txdata[7]=sum;    //9 SUM
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	71e3      	strb	r3, [r4, #7]
     HAL_UART_Transmit(&huart6, txdata, 8, 0xFFFF);
 8000970:	4621      	mov	r1, r4
 8000972:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000976:	2208      	movs	r2, #8
 8000978:	4808      	ldr	r0, [pc, #32]	; (800099c <write.7545+0x80>)
 800097a:	f001 fc30 	bl	80021de <HAL_UART_Transmit>
     HAL_Delay(0.03);
 800097e:	2000      	movs	r0, #0
 8000980:	f000 fc06 	bl	8001190 <HAL_Delay>
     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8000984:	2200      	movs	r2, #0
 8000986:	2104      	movs	r1, #4
 8000988:	4803      	ldr	r0, [pc, #12]	; (8000998 <write.7545+0x7c>)
 800098a:	f000 ff4d 	bl	8001828 <HAL_GPIO_WritePin>
  }
 800098e:	bf00      	nop
 8000990:	3714      	adds	r7, #20
 8000992:	46bd      	mov	sp, r7
 8000994:	bd90      	pop	{r4, r7, pc}
 8000996:	bf00      	nop
 8000998:	40020400 	.word	0x40020400
 800099c:	2000019c 	.word	0x2000019c

080009a0 <read.7551>:
  {
 80009a0:	b590      	push	{r4, r7, lr}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
 80009aa:	460b      	mov	r3, r1
 80009ac:	71bb      	strb	r3, [r7, #6]
 80009ae:	4613      	mov	r3, r2
 80009b0:	717b      	strb	r3, [r7, #5]
 80009b2:	4664      	mov	r4, ip
 80009b4:	f8c7 c000 	str.w	ip, [r7]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80009b8:	2201      	movs	r2, #1
 80009ba:	2104      	movs	r1, #4
 80009bc:	4814      	ldr	r0, [pc, #80]	; (8000a10 <read.7551+0x70>)
 80009be:	f000 ff33 	bl	8001828 <HAL_GPIO_WritePin>
      unsigned char sum = (0x07+0x03+0x00+id+address+length)&0x00FF;
 80009c2:	79fa      	ldrb	r2, [r7, #7]
 80009c4:	79bb      	ldrb	r3, [r7, #6]
 80009c6:	4413      	add	r3, r2
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	797b      	ldrb	r3, [r7, #5]
 80009cc:	4413      	add	r3, r2
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	330a      	adds	r3, #10
 80009d2:	73fb      	strb	r3, [r7, #15]
      txdata[0]=0x07;       //SIZE
 80009d4:	2307      	movs	r3, #7
 80009d6:	7023      	strb	r3, [r4, #0]
      txdata[1]=0x03;       //COMMAND
 80009d8:	2303      	movs	r3, #3
 80009da:	7063      	strb	r3, [r4, #1]
      txdata[2]=0x00;       //OPTION
 80009dc:	2300      	movs	r3, #0
 80009de:	70a3      	strb	r3, [r4, #2]
      txdata[3]=id;         //ID
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	70e3      	strb	r3, [r4, #3]
      txdata[4]=address;    //ADDRESS(Current 0x48,MotorTemperature 0x46)
 80009e4:	79bb      	ldrb	r3, [r7, #6]
 80009e6:	7123      	strb	r3, [r4, #4]
      txdata[5]=length;     //LENGTH byte
 80009e8:	797b      	ldrb	r3, [r7, #5]
 80009ea:	7163      	strb	r3, [r4, #5]
      txdata[6]=sum;        //SUM
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	71a3      	strb	r3, [r4, #6]
      HAL_UART_Transmit(&huart6, txdata, 7, 0xFFFF);
 80009f0:	4621      	mov	r1, r4
 80009f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009f6:	2207      	movs	r2, #7
 80009f8:	4806      	ldr	r0, [pc, #24]	; (8000a14 <read.7551+0x74>)
 80009fa:	f001 fbf0 	bl	80021de <HAL_UART_Transmit>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2104      	movs	r1, #4
 8000a02:	4803      	ldr	r0, [pc, #12]	; (8000a10 <read.7551+0x70>)
 8000a04:	f000 ff10 	bl	8001828 <HAL_GPIO_WritePin>
  }
 8000a08:	bf00      	nop
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd90      	pop	{r4, r7, pc}
 8000a10:	40020400 	.word	0x40020400
 8000a14:	2000019c 	.word	0x2000019c

08000a18 <torque_calc.7556>:
  int torque_calc(short enc_data,short enc_tg){
 8000a18:	b480      	push	{r7}
 8000a1a:	b085      	sub	sp, #20
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	460a      	mov	r2, r1
 8000a22:	80fb      	strh	r3, [r7, #6]
 8000a24:	4613      	mov	r3, r2
 8000a26:	80bb      	strh	r3, [r7, #4]
 8000a28:	f8c7 c000 	str.w	ip, [r7]
	  short torque=0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	81fb      	strh	r3, [r7, #14]
	  if(enc_tg-enc_data<0)torque=-200;
 8000a30:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	da03      	bge.n	8000a46 <torque_calc.7556+0x2e>
 8000a3e:	f64f 7338 	movw	r3, #65336	; 0xff38
 8000a42:	81fb      	strh	r3, [r7, #14]
 8000a44:	e001      	b.n	8000a4a <torque_calc.7556+0x32>
	  else torque=200;
 8000a46:	23c8      	movs	r3, #200	; 0xc8
 8000a48:	81fb      	strh	r3, [r7, #14]
	  if(abs(enc_tg-enc_data)<DED_ZONE)torque=0;
 8000a4a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000a4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	f113 0f09 	cmn.w	r3, #9
 8000a58:	db08      	blt.n	8000a6c <torque_calc.7556+0x54>
 8000a5a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000a5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a62:	1ad3      	subs	r3, r2, r3
 8000a64:	2b09      	cmp	r3, #9
 8000a66:	dc01      	bgt.n	8000a6c <torque_calc.7556+0x54>
 8000a68:	2300      	movs	r3, #0
 8000a6a:	81fb      	strh	r3, [r7, #14]
	  return torque;
 8000a6c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  }
 8000a70:	4618      	mov	r0, r3
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b094      	sub	sp, #80	; 0x50
 8000a80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a82:	f107 0320 	add.w	r3, r7, #32
 8000a86:	2230      	movs	r2, #48	; 0x30
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f002 fbf2 	bl	8003274 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a90:	f107 030c 	add.w	r3, r7, #12
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	605a      	str	r2, [r3, #4]
 8000a9a:	609a      	str	r2, [r3, #8]
 8000a9c:	60da      	str	r2, [r3, #12]
 8000a9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
 8000aa4:	4b29      	ldr	r3, [pc, #164]	; (8000b4c <SystemClock_Config+0xd0>)
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa8:	4a28      	ldr	r2, [pc, #160]	; (8000b4c <SystemClock_Config+0xd0>)
 8000aaa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aae:	6413      	str	r3, [r2, #64]	; 0x40
 8000ab0:	4b26      	ldr	r3, [pc, #152]	; (8000b4c <SystemClock_Config+0xd0>)
 8000ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000abc:	2300      	movs	r3, #0
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	4b23      	ldr	r3, [pc, #140]	; (8000b50 <SystemClock_Config+0xd4>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ac8:	4a21      	ldr	r2, [pc, #132]	; (8000b50 <SystemClock_Config+0xd4>)
 8000aca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ace:	6013      	str	r3, [r2, #0]
 8000ad0:	4b1f      	ldr	r3, [pc, #124]	; (8000b50 <SystemClock_Config+0xd4>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000adc:	2302      	movs	r3, #2
 8000ade:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ae4:	2310      	movs	r3, #16
 8000ae6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aec:	2300      	movs	r3, #0
 8000aee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000af0:	2310      	movs	r3, #16
 8000af2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000af4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000af8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000afa:	2304      	movs	r3, #4
 8000afc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000afe:	2307      	movs	r3, #7
 8000b00:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b02:	f107 0320 	add.w	r3, r7, #32
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 fea8 	bl	800185c <HAL_RCC_OscConfig>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b12:	f000 f921 	bl	8000d58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b16:	230f      	movs	r3, #15
 8000b18:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b2c:	f107 030c 	add.w	r3, r7, #12
 8000b30:	2102      	movs	r1, #2
 8000b32:	4618      	mov	r0, r3
 8000b34:	f001 f90a 	bl	8001d4c <HAL_RCC_ClockConfig>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000b3e:	f000 f90b 	bl	8000d58 <Error_Handler>
  }
}
 8000b42:	bf00      	nop
 8000b44:	3750      	adds	r7, #80	; 0x50
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40023800 	.word	0x40023800
 8000b50:	40007000 	.word	0x40007000

08000b54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b5a:	4a12      	ldr	r2, [pc, #72]	; (8000ba4 <MX_USART2_UART_Init+0x50>)
 8000b5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b60:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b8a:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <MX_USART2_UART_Init+0x4c>)
 8000b8c:	f001 fada 	bl	8002144 <HAL_UART_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b96:	f000 f8df 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	200001e0 	.word	0x200001e0
 8000ba4:	40004400 	.word	0x40004400

08000ba8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000bac:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bae:	4a11      	ldr	r2, [pc, #68]	; (8000bf4 <MX_USART6_UART_Init+0x4c>)
 8000bb0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 1500000;
 8000bb2:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bb4:	4a10      	ldr	r2, [pc, #64]	; (8000bf8 <MX_USART6_UART_Init+0x50>)
 8000bb6:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000bb8:	4b0d      	ldr	r3, [pc, #52]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bcc:	220c      	movs	r2, #12
 8000bce:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	; (8000bf0 <MX_USART6_UART_Init+0x48>)
 8000bde:	f001 fab1 	bl	8002144 <HAL_UART_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_USART6_UART_Init+0x44>
  {
    Error_Handler();
 8000be8:	f000 f8b6 	bl	8000d58 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	2000019c 	.word	0x2000019c
 8000bf4:	40011400 	.word	0x40011400
 8000bf8:	0016e360 	.word	0x0016e360

08000bfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	; 0x28
 8000c00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
 8000c10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	4b37      	ldr	r3, [pc, #220]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a36      	ldr	r2, [pc, #216]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c1c:	f043 0304 	orr.w	r3, r3, #4
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b34      	ldr	r3, [pc, #208]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0304 	and.w	r3, r3, #4
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	4b30      	ldr	r3, [pc, #192]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a2f      	ldr	r2, [pc, #188]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b2d      	ldr	r3, [pc, #180]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	4b29      	ldr	r3, [pc, #164]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a28      	ldr	r2, [pc, #160]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b26      	ldr	r3, [pc, #152]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	4b22      	ldr	r3, [pc, #136]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a21      	ldr	r2, [pc, #132]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c70:	f043 0302 	orr.w	r3, r3, #2
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b1f      	ldr	r3, [pc, #124]	; (8000cf4 <MX_GPIO_Init+0xf8>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2120      	movs	r1, #32
 8000c86:	481c      	ldr	r0, [pc, #112]	; (8000cf8 <MX_GPIO_Init+0xfc>)
 8000c88:	f000 fdce 	bl	8001828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2104      	movs	r1, #4
 8000c90:	481a      	ldr	r0, [pc, #104]	; (8000cfc <MX_GPIO_Init+0x100>)
 8000c92:	f000 fdc9 	bl	8001828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c9c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ca0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ca6:	f107 0314 	add.w	r3, r7, #20
 8000caa:	4619      	mov	r1, r3
 8000cac:	4814      	ldr	r0, [pc, #80]	; (8000d00 <MX_GPIO_Init+0x104>)
 8000cae:	f000 fc37 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000cb2:	2320      	movs	r3, #32
 8000cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	480b      	ldr	r0, [pc, #44]	; (8000cf8 <MX_GPIO_Init+0xfc>)
 8000cca:	f000 fc29 	bl	8001520 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000cce:	2304      	movs	r3, #4
 8000cd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cde:	f107 0314 	add.w	r3, r7, #20
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4805      	ldr	r0, [pc, #20]	; (8000cfc <MX_GPIO_Init+0x100>)
 8000ce6:	f000 fc1b 	bl	8001520 <HAL_GPIO_Init>

}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	; 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	40020000 	.word	0x40020000
 8000cfc:	40020400 	.word	0x40020400
 8000d00:	40020800 	.word	0x40020800

08000d04 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	gUartReceived = 1;
 8000d0c:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <HAL_UART_RxCpltCallback+0x20>)
 8000d0e:	2201      	movs	r2, #1
 8000d10:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, buffer,6);
 8000d12:	2206      	movs	r2, #6
 8000d14:	4904      	ldr	r1, [pc, #16]	; (8000d28 <HAL_UART_RxCpltCallback+0x24>)
 8000d16:	4805      	ldr	r0, [pc, #20]	; (8000d2c <HAL_UART_RxCpltCallback+0x28>)
 8000d18:	f001 fb95 	bl	8002446 <HAL_UART_Receive_IT>
}
 8000d1c:	bf00      	nop
 8000d1e:	3708      	adds	r7, #8
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	2000008c 	.word	0x2000008c
 8000d28:	2000009c 	.word	0x2000009c
 8000d2c:	200001e0 	.word	0x200001e0

08000d30 <_write>:

int _write(int file, char *ptr, int len)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	60f8      	str	r0, [r7, #12]
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,50);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	b29a      	uxth	r2, r3
 8000d40:	2332      	movs	r3, #50	; 0x32
 8000d42:	68b9      	ldr	r1, [r7, #8]
 8000d44:	4803      	ldr	r0, [pc, #12]	; (8000d54 <_write+0x24>)
 8000d46:	f001 fa4a 	bl	80021de <HAL_UART_Transmit>
  return len;
 8000d4a:	687b      	ldr	r3, [r7, #4]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	200001e0 	.word	0x200001e0

08000d58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d5c:	b672      	cpsid	i
}
 8000d5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d60:	e7fe      	b.n	8000d60 <Error_Handler+0x8>
	...

08000d64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	607b      	str	r3, [r7, #4]
 8000d6e:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d72:	4a0f      	ldr	r2, [pc, #60]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d78:	6453      	str	r3, [r2, #68]	; 0x44
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d82:	607b      	str	r3, [r7, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	603b      	str	r3, [r7, #0]
 8000d8a:	4b09      	ldr	r3, [pc, #36]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8e:	4a08      	ldr	r2, [pc, #32]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d94:	6413      	str	r3, [r2, #64]	; 0x40
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_MspInit+0x4c>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000da2:	2007      	movs	r0, #7
 8000da4:	f000 fae8 	bl	8001378 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	40023800 	.word	0x40023800

08000db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08c      	sub	sp, #48	; 0x30
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 031c 	add.w	r3, r7, #28
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a36      	ldr	r2, [pc, #216]	; (8000eac <HAL_UART_MspInit+0xf8>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d134      	bne.n	8000e40 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61bb      	str	r3, [r7, #24]
 8000dda:	4b35      	ldr	r3, [pc, #212]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dde:	4a34      	ldr	r2, [pc, #208]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de4:	6413      	str	r3, [r2, #64]	; 0x40
 8000de6:	4b32      	ldr	r3, [pc, #200]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dee:	61bb      	str	r3, [r7, #24]
 8000df0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	617b      	str	r3, [r7, #20]
 8000df6:	4b2e      	ldr	r3, [pc, #184]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	4a2d      	ldr	r2, [pc, #180]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6313      	str	r3, [r2, #48]	; 0x30
 8000e02:	4b2b      	ldr	r3, [pc, #172]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	617b      	str	r3, [r7, #20]
 8000e0c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e0e:	230c      	movs	r3, #12
 8000e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e12:	2302      	movs	r3, #2
 8000e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e1e:	2307      	movs	r3, #7
 8000e20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	f107 031c 	add.w	r3, r7, #28
 8000e26:	4619      	mov	r1, r3
 8000e28:	4822      	ldr	r0, [pc, #136]	; (8000eb4 <HAL_UART_MspInit+0x100>)
 8000e2a:	f000 fb79 	bl	8001520 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2100      	movs	r1, #0
 8000e32:	2026      	movs	r0, #38	; 0x26
 8000e34:	f000 faab 	bl	800138e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e38:	2026      	movs	r0, #38	; 0x26
 8000e3a:	f000 fac4 	bl	80013c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000e3e:	e031      	b.n	8000ea4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART6)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a1c      	ldr	r2, [pc, #112]	; (8000eb8 <HAL_UART_MspInit+0x104>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d12c      	bne.n	8000ea4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	4b18      	ldr	r3, [pc, #96]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e52:	4a17      	ldr	r2, [pc, #92]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000e54:	f043 0320 	orr.w	r3, r3, #32
 8000e58:	6453      	str	r3, [r2, #68]	; 0x44
 8000e5a:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5e:	f003 0320 	and.w	r3, r3, #32
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6e:	4a10      	ldr	r2, [pc, #64]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	6313      	str	r3, [r2, #48]	; 0x30
 8000e76:	4b0e      	ldr	r3, [pc, #56]	; (8000eb0 <HAL_UART_MspInit+0xfc>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e82:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e90:	2303      	movs	r3, #3
 8000e92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000e94:	2308      	movs	r3, #8
 8000e96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 031c 	add.w	r3, r7, #28
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <HAL_UART_MspInit+0x100>)
 8000ea0:	f000 fb3e 	bl	8001520 <HAL_GPIO_Init>
}
 8000ea4:	bf00      	nop
 8000ea6:	3730      	adds	r7, #48	; 0x30
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	40004400 	.word	0x40004400
 8000eb0:	40023800 	.word	0x40023800
 8000eb4:	40020000 	.word	0x40020000
 8000eb8:	40011400 	.word	0x40011400

08000ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <NMI_Handler+0x4>

08000ec2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec6:	e7fe      	b.n	8000ec6 <HardFault_Handler+0x4>

08000ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ecc:	e7fe      	b.n	8000ecc <MemManage_Handler+0x4>

08000ece <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed2:	e7fe      	b.n	8000ed2 <BusFault_Handler+0x4>

08000ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed8:	e7fe      	b.n	8000ed8 <UsageFault_Handler+0x4>

08000eda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eda:	b480      	push	{r7}
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f08:	f000 f922 	bl	8001150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f14:	4802      	ldr	r0, [pc, #8]	; (8000f20 <USART2_IRQHandler+0x10>)
 8000f16:	f001 fac7 	bl	80024a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	200001e0 	.word	0x200001e0

08000f24 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e00a      	b.n	8000f4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f36:	f3af 8000 	nop.w
 8000f3a:	4601      	mov	r1, r0
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	1c5a      	adds	r2, r3, #1
 8000f40:	60ba      	str	r2, [r7, #8]
 8000f42:	b2ca      	uxtb	r2, r1
 8000f44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	dbf0      	blt.n	8000f36 <_read+0x12>
	}

return len;
 8000f54:	687b      	ldr	r3, [r7, #4]
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3718      	adds	r7, #24
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	b083      	sub	sp, #12
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
	return -1;
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b083      	sub	sp, #12
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f86:	605a      	str	r2, [r3, #4]
	return 0;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr

08000f96 <_isatty>:

int _isatty(int file)
{
 8000f96:	b480      	push	{r7}
 8000f98:	b083      	sub	sp, #12
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
	return 1;
 8000f9e:	2301      	movs	r3, #1
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
	return 0;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3714      	adds	r7, #20
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
	...

08000fc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fd0:	4a14      	ldr	r2, [pc, #80]	; (8001024 <_sbrk+0x5c>)
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <_sbrk+0x60>)
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fdc:	4b13      	ldr	r3, [pc, #76]	; (800102c <_sbrk+0x64>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d102      	bne.n	8000fea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fe4:	4b11      	ldr	r3, [pc, #68]	; (800102c <_sbrk+0x64>)
 8000fe6:	4a12      	ldr	r2, [pc, #72]	; (8001030 <_sbrk+0x68>)
 8000fe8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fea:	4b10      	ldr	r3, [pc, #64]	; (800102c <_sbrk+0x64>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d207      	bcs.n	8001008 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ff8:	f002 f912 	bl	8003220 <__errno>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	220c      	movs	r2, #12
 8001000:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001002:	f04f 33ff 	mov.w	r3, #4294967295
 8001006:	e009      	b.n	800101c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <_sbrk+0x64>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <_sbrk+0x64>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4413      	add	r3, r2
 8001016:	4a05      	ldr	r2, [pc, #20]	; (800102c <_sbrk+0x64>)
 8001018:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800101a:	68fb      	ldr	r3, [r7, #12]
}
 800101c:	4618      	mov	r0, r3
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20018000 	.word	0x20018000
 8001028:	00000400 	.word	0x00000400
 800102c:	20000090 	.word	0x20000090
 8001030:	20000238 	.word	0x20000238

08001034 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <SystemInit+0x20>)
 800103a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800103e:	4a05      	ldr	r2, [pc, #20]	; (8001054 <SystemInit+0x20>)
 8001040:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001044:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001058:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001090 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800105c:	480d      	ldr	r0, [pc, #52]	; (8001094 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800105e:	490e      	ldr	r1, [pc, #56]	; (8001098 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001060:	4a0e      	ldr	r2, [pc, #56]	; (800109c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001064:	e002      	b.n	800106c <LoopCopyDataInit>

08001066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800106a:	3304      	adds	r3, #4

0800106c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800106c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800106e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001070:	d3f9      	bcc.n	8001066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001072:	4a0b      	ldr	r2, [pc, #44]	; (80010a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001074:	4c0b      	ldr	r4, [pc, #44]	; (80010a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001078:	e001      	b.n	800107e <LoopFillZerobss>

0800107a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800107a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800107c:	3204      	adds	r2, #4

0800107e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800107e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001080:	d3fb      	bcc.n	800107a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001082:	f7ff ffd7 	bl	8001034 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001086:	f002 f8d1 	bl	800322c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800108a:	f7ff fa99 	bl	80005c0 <main>
  bx  lr    
 800108e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001090:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001094:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001098:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800109c:	08004570 	.word	0x08004570
  ldr r2, =_sbss
 80010a0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80010a4:	20000238 	.word	0x20000238

080010a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010a8:	e7fe      	b.n	80010a8 <ADC_IRQHandler>
	...

080010ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010b0:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <HAL_Init+0x40>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a0d      	ldr	r2, [pc, #52]	; (80010ec <HAL_Init+0x40>)
 80010b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <HAL_Init+0x40>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a0a      	ldr	r2, [pc, #40]	; (80010ec <HAL_Init+0x40>)
 80010c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c8:	4b08      	ldr	r3, [pc, #32]	; (80010ec <HAL_Init+0x40>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a07      	ldr	r2, [pc, #28]	; (80010ec <HAL_Init+0x40>)
 80010ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d4:	2003      	movs	r0, #3
 80010d6:	f000 f94f 	bl	8001378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010da:	2000      	movs	r0, #0
 80010dc:	f000 f808 	bl	80010f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e0:	f7ff fe40 	bl	8000d64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40023c00 	.word	0x40023c00

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <HAL_InitTick+0x54>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <HAL_InitTick+0x58>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001106:	fbb3 f3f1 	udiv	r3, r3, r1
 800110a:	fbb2 f3f3 	udiv	r3, r2, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f967 	bl	80013e2 <HAL_SYSTICK_Config>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e00e      	b.n	800113c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b0f      	cmp	r3, #15
 8001122:	d80a      	bhi.n	800113a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001124:	2200      	movs	r2, #0
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	f000 f92f 	bl	800138e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001130:	4a06      	ldr	r2, [pc, #24]	; (800114c <HAL_InitTick+0x5c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
 8001138:	e000      	b.n	800113c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000000 	.word	0x20000000
 8001148:	20000008 	.word	0x20000008
 800114c:	20000004 	.word	0x20000004

08001150 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001154:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_IncTick+0x20>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	461a      	mov	r2, r3
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <HAL_IncTick+0x24>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4413      	add	r3, r2
 8001160:	4a04      	ldr	r2, [pc, #16]	; (8001174 <HAL_IncTick+0x24>)
 8001162:	6013      	str	r3, [r2, #0]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20000008 	.word	0x20000008
 8001174:	20000224 	.word	0x20000224

08001178 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return uwTick;
 800117c:	4b03      	ldr	r3, [pc, #12]	; (800118c <HAL_GetTick+0x14>)
 800117e:	681b      	ldr	r3, [r3, #0]
}
 8001180:	4618      	mov	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	20000224 	.word	0x20000224

08001190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001198:	f7ff ffee 	bl	8001178 <HAL_GetTick>
 800119c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a8:	d005      	beq.n	80011b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <HAL_Delay+0x44>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011b6:	bf00      	nop
 80011b8:	f7ff ffde 	bl	8001178 <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d8f7      	bhi.n	80011b8 <HAL_Delay+0x28>
  {
  }
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000008 	.word	0x20000008

080011d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <__NVIC_SetPriorityGrouping+0x44>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011f4:	4013      	ands	r3, r2
 80011f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001200:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001204:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800120a:	4a04      	ldr	r2, [pc, #16]	; (800121c <__NVIC_SetPriorityGrouping+0x44>)
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	60d3      	str	r3, [r2, #12]
}
 8001210:	bf00      	nop
 8001212:	3714      	adds	r7, #20
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <__NVIC_GetPriorityGrouping+0x18>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	0a1b      	lsrs	r3, r3, #8
 800122a:	f003 0307 	and.w	r3, r3, #7
}
 800122e:	4618      	mov	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr
 8001238:	e000ed00 	.word	0xe000ed00

0800123c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	2b00      	cmp	r3, #0
 800124c:	db0b      	blt.n	8001266 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800124e:	79fb      	ldrb	r3, [r7, #7]
 8001250:	f003 021f 	and.w	r2, r3, #31
 8001254:	4907      	ldr	r1, [pc, #28]	; (8001274 <__NVIC_EnableIRQ+0x38>)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	095b      	lsrs	r3, r3, #5
 800125c:	2001      	movs	r0, #1
 800125e:	fa00 f202 	lsl.w	r2, r0, r2
 8001262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001266:	bf00      	nop
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000e100 	.word	0xe000e100

08001278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	2b00      	cmp	r3, #0
 800128a:	db0a      	blt.n	80012a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	b2da      	uxtb	r2, r3
 8001290:	490c      	ldr	r1, [pc, #48]	; (80012c4 <__NVIC_SetPriority+0x4c>)
 8001292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001296:	0112      	lsls	r2, r2, #4
 8001298:	b2d2      	uxtb	r2, r2
 800129a:	440b      	add	r3, r1
 800129c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012a0:	e00a      	b.n	80012b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4908      	ldr	r1, [pc, #32]	; (80012c8 <__NVIC_SetPriority+0x50>)
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	f003 030f 	and.w	r3, r3, #15
 80012ae:	3b04      	subs	r3, #4
 80012b0:	0112      	lsls	r2, r2, #4
 80012b2:	b2d2      	uxtb	r2, r2
 80012b4:	440b      	add	r3, r1
 80012b6:	761a      	strb	r2, [r3, #24]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	e000e100 	.word	0xe000e100
 80012c8:	e000ed00 	.word	0xe000ed00

080012cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b089      	sub	sp, #36	; 0x24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	f1c3 0307 	rsb	r3, r3, #7
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	bf28      	it	cs
 80012ea:	2304      	movcs	r3, #4
 80012ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	3304      	adds	r3, #4
 80012f2:	2b06      	cmp	r3, #6
 80012f4:	d902      	bls.n	80012fc <NVIC_EncodePriority+0x30>
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	3b03      	subs	r3, #3
 80012fa:	e000      	b.n	80012fe <NVIC_EncodePriority+0x32>
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	f04f 32ff 	mov.w	r2, #4294967295
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43da      	mvns	r2, r3
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	401a      	ands	r2, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001314:	f04f 31ff 	mov.w	r1, #4294967295
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	fa01 f303 	lsl.w	r3, r1, r3
 800131e:	43d9      	mvns	r1, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001324:	4313      	orrs	r3, r2
         );
}
 8001326:	4618      	mov	r0, r3
 8001328:	3724      	adds	r7, #36	; 0x24
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
	...

08001334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3b01      	subs	r3, #1
 8001340:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001344:	d301      	bcc.n	800134a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001346:	2301      	movs	r3, #1
 8001348:	e00f      	b.n	800136a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800134a:	4a0a      	ldr	r2, [pc, #40]	; (8001374 <SysTick_Config+0x40>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3b01      	subs	r3, #1
 8001350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001352:	210f      	movs	r1, #15
 8001354:	f04f 30ff 	mov.w	r0, #4294967295
 8001358:	f7ff ff8e 	bl	8001278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <SysTick_Config+0x40>)
 800135e:	2200      	movs	r2, #0
 8001360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001362:	4b04      	ldr	r3, [pc, #16]	; (8001374 <SysTick_Config+0x40>)
 8001364:	2207      	movs	r2, #7
 8001366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	e000e010 	.word	0xe000e010

08001378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff ff29 	bl	80011d8 <__NVIC_SetPriorityGrouping>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800138e:	b580      	push	{r7, lr}
 8001390:	b086      	sub	sp, #24
 8001392:	af00      	add	r7, sp, #0
 8001394:	4603      	mov	r3, r0
 8001396:	60b9      	str	r1, [r7, #8]
 8001398:	607a      	str	r2, [r7, #4]
 800139a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800139c:	2300      	movs	r3, #0
 800139e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013a0:	f7ff ff3e 	bl	8001220 <__NVIC_GetPriorityGrouping>
 80013a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	68b9      	ldr	r1, [r7, #8]
 80013aa:	6978      	ldr	r0, [r7, #20]
 80013ac:	f7ff ff8e 	bl	80012cc <NVIC_EncodePriority>
 80013b0:	4602      	mov	r2, r0
 80013b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b6:	4611      	mov	r1, r2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ff5d 	bl	8001278 <__NVIC_SetPriority>
}
 80013be:	bf00      	nop
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	4603      	mov	r3, r0
 80013ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff31 	bl	800123c <__NVIC_EnableIRQ>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ffa2 	bl	8001334 <SysTick_Config>
 80013f0:	4603      	mov	r3, r0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}

080013fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b084      	sub	sp, #16
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001406:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001408:	f7ff feb6 	bl	8001178 <HAL_GetTick>
 800140c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001414:	b2db      	uxtb	r3, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d008      	beq.n	800142c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2280      	movs	r2, #128	; 0x80
 800141e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e052      	b.n	80014d2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f022 0216 	bic.w	r2, r2, #22
 800143a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	695a      	ldr	r2, [r3, #20]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800144a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001450:	2b00      	cmp	r3, #0
 8001452:	d103      	bne.n	800145c <HAL_DMA_Abort+0x62>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001458:	2b00      	cmp	r3, #0
 800145a:	d007      	beq.n	800146c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681a      	ldr	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f022 0208 	bic.w	r2, r2, #8
 800146a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f022 0201 	bic.w	r2, r2, #1
 800147a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800147c:	e013      	b.n	80014a6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800147e:	f7ff fe7b 	bl	8001178 <HAL_GetTick>
 8001482:	4602      	mov	r2, r0
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b05      	cmp	r3, #5
 800148a:	d90c      	bls.n	80014a6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2220      	movs	r2, #32
 8001490:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2203      	movs	r2, #3
 8001496:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e015      	b.n	80014d2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1e4      	bne.n	800147e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014b8:	223f      	movs	r2, #63	; 0x3f
 80014ba:	409a      	lsls	r2, r3
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2201      	movs	r2, #1
 80014c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3710      	adds	r7, #16
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014da:	b480      	push	{r7}
 80014dc:	b083      	sub	sp, #12
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d004      	beq.n	80014f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2280      	movs	r2, #128	; 0x80
 80014f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e00c      	b.n	8001512 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2205      	movs	r2, #5
 80014fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f022 0201 	bic.w	r2, r2, #1
 800150e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
	...

08001520 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001520:	b480      	push	{r7}
 8001522:	b089      	sub	sp, #36	; 0x24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800152a:	2300      	movs	r3, #0
 800152c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
 800153a:	e159      	b.n	80017f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800153c:	2201      	movs	r2, #1
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	697a      	ldr	r2, [r7, #20]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	429a      	cmp	r2, r3
 8001556:	f040 8148 	bne.w	80017ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	2b01      	cmp	r3, #1
 8001564:	d005      	beq.n	8001572 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800156e:	2b02      	cmp	r3, #2
 8001570:	d130      	bne.n	80015d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	2203      	movs	r2, #3
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	43db      	mvns	r3, r3
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	4013      	ands	r3, r2
 8001588:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	005b      	lsls	r3, r3, #1
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	4313      	orrs	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015a8:	2201      	movs	r2, #1
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	43db      	mvns	r3, r3
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	091b      	lsrs	r3, r3, #4
 80015be:	f003 0201 	and.w	r2, r3, #1
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 0303 	and.w	r3, r3, #3
 80015dc:	2b03      	cmp	r3, #3
 80015de:	d017      	beq.n	8001610 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	2203      	movs	r2, #3
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43db      	mvns	r3, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4013      	ands	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	689a      	ldr	r2, [r3, #8]
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f003 0303 	and.w	r3, r3, #3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d123      	bne.n	8001664 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	08da      	lsrs	r2, r3, #3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	3208      	adds	r2, #8
 8001624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001628:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	f003 0307 	and.w	r3, r3, #7
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	220f      	movs	r2, #15
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	43db      	mvns	r3, r3
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	4013      	ands	r3, r2
 800163e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	691a      	ldr	r2, [r3, #16]
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	08da      	lsrs	r2, r3, #3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	3208      	adds	r2, #8
 800165e:	69b9      	ldr	r1, [r7, #24]
 8001660:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	2203      	movs	r2, #3
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 0203 	and.w	r2, r3, #3
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	005b      	lsls	r3, r3, #1
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f000 80a2 	beq.w	80017ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	4b57      	ldr	r3, [pc, #348]	; (8001808 <HAL_GPIO_Init+0x2e8>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	4a56      	ldr	r2, [pc, #344]	; (8001808 <HAL_GPIO_Init+0x2e8>)
 80016b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b4:	6453      	str	r3, [r2, #68]	; 0x44
 80016b6:	4b54      	ldr	r3, [pc, #336]	; (8001808 <HAL_GPIO_Init+0x2e8>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016c2:	4a52      	ldr	r2, [pc, #328]	; (800180c <HAL_GPIO_Init+0x2ec>)
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	089b      	lsrs	r3, r3, #2
 80016c8:	3302      	adds	r3, #2
 80016ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	220f      	movs	r2, #15
 80016da:	fa02 f303 	lsl.w	r3, r2, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a49      	ldr	r2, [pc, #292]	; (8001810 <HAL_GPIO_Init+0x2f0>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d019      	beq.n	8001722 <HAL_GPIO_Init+0x202>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a48      	ldr	r2, [pc, #288]	; (8001814 <HAL_GPIO_Init+0x2f4>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d013      	beq.n	800171e <HAL_GPIO_Init+0x1fe>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a47      	ldr	r2, [pc, #284]	; (8001818 <HAL_GPIO_Init+0x2f8>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d00d      	beq.n	800171a <HAL_GPIO_Init+0x1fa>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a46      	ldr	r2, [pc, #280]	; (800181c <HAL_GPIO_Init+0x2fc>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d007      	beq.n	8001716 <HAL_GPIO_Init+0x1f6>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a45      	ldr	r2, [pc, #276]	; (8001820 <HAL_GPIO_Init+0x300>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d101      	bne.n	8001712 <HAL_GPIO_Init+0x1f2>
 800170e:	2304      	movs	r3, #4
 8001710:	e008      	b.n	8001724 <HAL_GPIO_Init+0x204>
 8001712:	2307      	movs	r3, #7
 8001714:	e006      	b.n	8001724 <HAL_GPIO_Init+0x204>
 8001716:	2303      	movs	r3, #3
 8001718:	e004      	b.n	8001724 <HAL_GPIO_Init+0x204>
 800171a:	2302      	movs	r3, #2
 800171c:	e002      	b.n	8001724 <HAL_GPIO_Init+0x204>
 800171e:	2301      	movs	r3, #1
 8001720:	e000      	b.n	8001724 <HAL_GPIO_Init+0x204>
 8001722:	2300      	movs	r3, #0
 8001724:	69fa      	ldr	r2, [r7, #28]
 8001726:	f002 0203 	and.w	r2, r2, #3
 800172a:	0092      	lsls	r2, r2, #2
 800172c:	4093      	lsls	r3, r2
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4313      	orrs	r3, r2
 8001732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001734:	4935      	ldr	r1, [pc, #212]	; (800180c <HAL_GPIO_Init+0x2ec>)
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	089b      	lsrs	r3, r3, #2
 800173a:	3302      	adds	r3, #2
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001742:	4b38      	ldr	r3, [pc, #224]	; (8001824 <HAL_GPIO_Init+0x304>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001766:	4a2f      	ldr	r2, [pc, #188]	; (8001824 <HAL_GPIO_Init+0x304>)
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800176c:	4b2d      	ldr	r3, [pc, #180]	; (8001824 <HAL_GPIO_Init+0x304>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	43db      	mvns	r3, r3
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4013      	ands	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4313      	orrs	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001790:	4a24      	ldr	r2, [pc, #144]	; (8001824 <HAL_GPIO_Init+0x304>)
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001796:	4b23      	ldr	r3, [pc, #140]	; (8001824 <HAL_GPIO_Init+0x304>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017ba:	4a1a      	ldr	r2, [pc, #104]	; (8001824 <HAL_GPIO_Init+0x304>)
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017c0:	4b18      	ldr	r3, [pc, #96]	; (8001824 <HAL_GPIO_Init+0x304>)
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	43db      	mvns	r3, r3
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	4013      	ands	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d003      	beq.n	80017e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017dc:	69ba      	ldr	r2, [r7, #24]
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017e4:	4a0f      	ldr	r2, [pc, #60]	; (8001824 <HAL_GPIO_Init+0x304>)
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3301      	adds	r3, #1
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	2b0f      	cmp	r3, #15
 80017f4:	f67f aea2 	bls.w	800153c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	3724      	adds	r7, #36	; 0x24
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	40023800 	.word	0x40023800
 800180c:	40013800 	.word	0x40013800
 8001810:	40020000 	.word	0x40020000
 8001814:	40020400 	.word	0x40020400
 8001818:	40020800 	.word	0x40020800
 800181c:	40020c00 	.word	0x40020c00
 8001820:	40021000 	.word	0x40021000
 8001824:	40013c00 	.word	0x40013c00

08001828 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	460b      	mov	r3, r1
 8001832:	807b      	strh	r3, [r7, #2]
 8001834:	4613      	mov	r3, r2
 8001836:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001838:	787b      	ldrb	r3, [r7, #1]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800183e:	887a      	ldrh	r2, [r7, #2]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001844:	e003      	b.n	800184e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001846:	887b      	ldrh	r3, [r7, #2]
 8001848:	041a      	lsls	r2, r3, #16
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	619a      	str	r2, [r3, #24]
}
 800184e:	bf00      	nop
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
	...

0800185c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d101      	bne.n	800186e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e264      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	2b00      	cmp	r3, #0
 8001878:	d075      	beq.n	8001966 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800187a:	4ba3      	ldr	r3, [pc, #652]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 030c 	and.w	r3, r3, #12
 8001882:	2b04      	cmp	r3, #4
 8001884:	d00c      	beq.n	80018a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001886:	4ba0      	ldr	r3, [pc, #640]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800188e:	2b08      	cmp	r3, #8
 8001890:	d112      	bne.n	80018b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001892:	4b9d      	ldr	r3, [pc, #628]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800189a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800189e:	d10b      	bne.n	80018b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018a0:	4b99      	ldr	r3, [pc, #612]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d05b      	beq.n	8001964 <HAL_RCC_OscConfig+0x108>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d157      	bne.n	8001964 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e23f      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c0:	d106      	bne.n	80018d0 <HAL_RCC_OscConfig+0x74>
 80018c2:	4b91      	ldr	r3, [pc, #580]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a90      	ldr	r2, [pc, #576]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018cc:	6013      	str	r3, [r2, #0]
 80018ce:	e01d      	b.n	800190c <HAL_RCC_OscConfig+0xb0>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018d8:	d10c      	bne.n	80018f4 <HAL_RCC_OscConfig+0x98>
 80018da:	4b8b      	ldr	r3, [pc, #556]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a8a      	ldr	r2, [pc, #552]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	4b88      	ldr	r3, [pc, #544]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a87      	ldr	r2, [pc, #540]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f0:	6013      	str	r3, [r2, #0]
 80018f2:	e00b      	b.n	800190c <HAL_RCC_OscConfig+0xb0>
 80018f4:	4b84      	ldr	r3, [pc, #528]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a83      	ldr	r2, [pc, #524]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80018fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	4b81      	ldr	r3, [pc, #516]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a80      	ldr	r2, [pc, #512]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001906:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800190a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d013      	beq.n	800193c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001914:	f7ff fc30 	bl	8001178 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800191c:	f7ff fc2c 	bl	8001178 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b64      	cmp	r3, #100	; 0x64
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e204      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192e:	4b76      	ldr	r3, [pc, #472]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d0f0      	beq.n	800191c <HAL_RCC_OscConfig+0xc0>
 800193a:	e014      	b.n	8001966 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800193c:	f7ff fc1c 	bl	8001178 <HAL_GetTick>
 8001940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001942:	e008      	b.n	8001956 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001944:	f7ff fc18 	bl	8001178 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b64      	cmp	r3, #100	; 0x64
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e1f0      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001956:	4b6c      	ldr	r3, [pc, #432]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1f0      	bne.n	8001944 <HAL_RCC_OscConfig+0xe8>
 8001962:	e000      	b.n	8001966 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0302 	and.w	r3, r3, #2
 800196e:	2b00      	cmp	r3, #0
 8001970:	d063      	beq.n	8001a3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001972:	4b65      	ldr	r3, [pc, #404]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 030c 	and.w	r3, r3, #12
 800197a:	2b00      	cmp	r3, #0
 800197c:	d00b      	beq.n	8001996 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800197e:	4b62      	ldr	r3, [pc, #392]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001986:	2b08      	cmp	r3, #8
 8001988:	d11c      	bne.n	80019c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800198a:	4b5f      	ldr	r3, [pc, #380]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d116      	bne.n	80019c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001996:	4b5c      	ldr	r3, [pc, #368]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d005      	beq.n	80019ae <HAL_RCC_OscConfig+0x152>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d001      	beq.n	80019ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e1c4      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ae:	4b56      	ldr	r3, [pc, #344]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	4952      	ldr	r1, [pc, #328]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80019be:	4313      	orrs	r3, r2
 80019c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019c2:	e03a      	b.n	8001a3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d020      	beq.n	8001a0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019cc:	4b4f      	ldr	r3, [pc, #316]	; (8001b0c <HAL_RCC_OscConfig+0x2b0>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d2:	f7ff fbd1 	bl	8001178 <HAL_GetTick>
 80019d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019da:	f7ff fbcd 	bl	8001178 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e1a5      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ec:	4b46      	ldr	r3, [pc, #280]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 0302 	and.w	r3, r3, #2
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d0f0      	beq.n	80019da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f8:	4b43      	ldr	r3, [pc, #268]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	691b      	ldr	r3, [r3, #16]
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	4940      	ldr	r1, [pc, #256]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	600b      	str	r3, [r1, #0]
 8001a0c:	e015      	b.n	8001a3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a0e:	4b3f      	ldr	r3, [pc, #252]	; (8001b0c <HAL_RCC_OscConfig+0x2b0>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a14:	f7ff fbb0 	bl	8001178 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a1c:	f7ff fbac 	bl	8001178 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e184      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a2e:	4b36      	ldr	r3, [pc, #216]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d1f0      	bne.n	8001a1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d030      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d016      	beq.n	8001a7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a4e:	4b30      	ldr	r3, [pc, #192]	; (8001b10 <HAL_RCC_OscConfig+0x2b4>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a54:	f7ff fb90 	bl	8001178 <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a5c:	f7ff fb8c 	bl	8001178 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e164      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a6e:	4b26      	ldr	r3, [pc, #152]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d0f0      	beq.n	8001a5c <HAL_RCC_OscConfig+0x200>
 8001a7a:	e015      	b.n	8001aa8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a7c:	4b24      	ldr	r3, [pc, #144]	; (8001b10 <HAL_RCC_OscConfig+0x2b4>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a82:	f7ff fb79 	bl	8001178 <HAL_GetTick>
 8001a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a88:	e008      	b.n	8001a9c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a8a:	f7ff fb75 	bl	8001178 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e14d      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001a9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1f0      	bne.n	8001a8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f000 80a0 	beq.w	8001bf6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aba:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d10f      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ace:	4a0e      	ldr	r2, [pc, #56]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <HAL_RCC_OscConfig+0x2ac>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <HAL_RCC_OscConfig+0x2b8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d121      	bne.n	8001b36 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001af2:	4b08      	ldr	r3, [pc, #32]	; (8001b14 <HAL_RCC_OscConfig+0x2b8>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a07      	ldr	r2, [pc, #28]	; (8001b14 <HAL_RCC_OscConfig+0x2b8>)
 8001af8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001afc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001afe:	f7ff fb3b 	bl	8001178 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b04:	e011      	b.n	8001b2a <HAL_RCC_OscConfig+0x2ce>
 8001b06:	bf00      	nop
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	42470000 	.word	0x42470000
 8001b10:	42470e80 	.word	0x42470e80
 8001b14:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b18:	f7ff fb2e 	bl	8001178 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e106      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2a:	4b85      	ldr	r3, [pc, #532]	; (8001d40 <HAL_RCC_OscConfig+0x4e4>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d0f0      	beq.n	8001b18 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d106      	bne.n	8001b4c <HAL_RCC_OscConfig+0x2f0>
 8001b3e:	4b81      	ldr	r3, [pc, #516]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b42:	4a80      	ldr	r2, [pc, #512]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6713      	str	r3, [r2, #112]	; 0x70
 8001b4a:	e01c      	b.n	8001b86 <HAL_RCC_OscConfig+0x32a>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	2b05      	cmp	r3, #5
 8001b52:	d10c      	bne.n	8001b6e <HAL_RCC_OscConfig+0x312>
 8001b54:	4b7b      	ldr	r3, [pc, #492]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b58:	4a7a      	ldr	r2, [pc, #488]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b5a:	f043 0304 	orr.w	r3, r3, #4
 8001b5e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b60:	4b78      	ldr	r3, [pc, #480]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b64:	4a77      	ldr	r2, [pc, #476]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b6c:	e00b      	b.n	8001b86 <HAL_RCC_OscConfig+0x32a>
 8001b6e:	4b75      	ldr	r3, [pc, #468]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b72:	4a74      	ldr	r2, [pc, #464]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	6713      	str	r3, [r2, #112]	; 0x70
 8001b7a:	4b72      	ldr	r3, [pc, #456]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b7e:	4a71      	ldr	r2, [pc, #452]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001b80:	f023 0304 	bic.w	r3, r3, #4
 8001b84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d015      	beq.n	8001bba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b8e:	f7ff faf3 	bl	8001178 <HAL_GetTick>
 8001b92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b94:	e00a      	b.n	8001bac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b96:	f7ff faef 	bl	8001178 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	693b      	ldr	r3, [r7, #16]
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d901      	bls.n	8001bac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e0c5      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bac:	4b65      	ldr	r3, [pc, #404]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d0ee      	beq.n	8001b96 <HAL_RCC_OscConfig+0x33a>
 8001bb8:	e014      	b.n	8001be4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bba:	f7ff fadd 	bl	8001178 <HAL_GetTick>
 8001bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc0:	e00a      	b.n	8001bd8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bc2:	f7ff fad9 	bl	8001178 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d901      	bls.n	8001bd8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	e0af      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd8:	4b5a      	ldr	r3, [pc, #360]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1ee      	bne.n	8001bc2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001be4:	7dfb      	ldrb	r3, [r7, #23]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d105      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bea:	4b56      	ldr	r3, [pc, #344]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	4a55      	ldr	r2, [pc, #340]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001bf0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f000 809b 	beq.w	8001d36 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c00:	4b50      	ldr	r3, [pc, #320]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f003 030c 	and.w	r3, r3, #12
 8001c08:	2b08      	cmp	r3, #8
 8001c0a:	d05c      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d141      	bne.n	8001c98 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c14:	4b4c      	ldr	r3, [pc, #304]	; (8001d48 <HAL_RCC_OscConfig+0x4ec>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1a:	f7ff faad 	bl	8001178 <HAL_GetTick>
 8001c1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c20:	e008      	b.n	8001c34 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c22:	f7ff faa9 	bl	8001178 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e081      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c34:	4b43      	ldr	r3, [pc, #268]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1f0      	bne.n	8001c22 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69da      	ldr	r2, [r3, #28]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4e:	019b      	lsls	r3, r3, #6
 8001c50:	431a      	orrs	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c56:	085b      	lsrs	r3, r3, #1
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	041b      	lsls	r3, r3, #16
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c62:	061b      	lsls	r3, r3, #24
 8001c64:	4937      	ldr	r1, [pc, #220]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c6a:	4b37      	ldr	r3, [pc, #220]	; (8001d48 <HAL_RCC_OscConfig+0x4ec>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c70:	f7ff fa82 	bl	8001178 <HAL_GetTick>
 8001c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c76:	e008      	b.n	8001c8a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c78:	f7ff fa7e 	bl	8001178 <HAL_GetTick>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e056      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c8a:	4b2e      	ldr	r3, [pc, #184]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d0f0      	beq.n	8001c78 <HAL_RCC_OscConfig+0x41c>
 8001c96:	e04e      	b.n	8001d36 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c98:	4b2b      	ldr	r3, [pc, #172]	; (8001d48 <HAL_RCC_OscConfig+0x4ec>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c9e:	f7ff fa6b 	bl	8001178 <HAL_GetTick>
 8001ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ca6:	f7ff fa67 	bl	8001178 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e03f      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb8:	4b22      	ldr	r3, [pc, #136]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1f0      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x44a>
 8001cc4:	e037      	b.n	8001d36 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d101      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e032      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cd2:	4b1c      	ldr	r3, [pc, #112]	; (8001d44 <HAL_RCC_OscConfig+0x4e8>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d028      	beq.n	8001d32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d121      	bne.n	8001d32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d11a      	bne.n	8001d32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d02:	4013      	ands	r3, r2
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d08:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d111      	bne.n	8001d32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d18:	085b      	lsrs	r3, r3, #1
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d107      	bne.n	8001d32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d2c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d001      	beq.n	8001d36 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40007000 	.word	0x40007000
 8001d44:	40023800 	.word	0x40023800
 8001d48:	42470060 	.word	0x42470060

08001d4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e0cc      	b.n	8001efa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d60:	4b68      	ldr	r3, [pc, #416]	; (8001f04 <HAL_RCC_ClockConfig+0x1b8>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d90c      	bls.n	8001d88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6e:	4b65      	ldr	r3, [pc, #404]	; (8001f04 <HAL_RCC_ClockConfig+0x1b8>)
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d76:	4b63      	ldr	r3, [pc, #396]	; (8001f04 <HAL_RCC_ClockConfig+0x1b8>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d001      	beq.n	8001d88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0b8      	b.n	8001efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d020      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0304 	and.w	r3, r3, #4
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d005      	beq.n	8001dac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001da0:	4b59      	ldr	r3, [pc, #356]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	4a58      	ldr	r2, [pc, #352]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001da6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001daa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0308 	and.w	r3, r3, #8
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001db8:	4b53      	ldr	r3, [pc, #332]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	4a52      	ldr	r2, [pc, #328]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001dc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dc4:	4b50      	ldr	r3, [pc, #320]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	494d      	ldr	r1, [pc, #308]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d044      	beq.n	8001e6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d107      	bne.n	8001dfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dea:	4b47      	ldr	r3, [pc, #284]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d119      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e07f      	b.n	8001efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d003      	beq.n	8001e0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e06:	2b03      	cmp	r3, #3
 8001e08:	d107      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e0a:	4b3f      	ldr	r3, [pc, #252]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d109      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e06f      	b.n	8001efa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e1a:	4b3b      	ldr	r3, [pc, #236]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e067      	b.n	8001efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e2a:	4b37      	ldr	r3, [pc, #220]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f023 0203 	bic.w	r2, r3, #3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	4934      	ldr	r1, [pc, #208]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e3c:	f7ff f99c 	bl	8001178 <HAL_GetTick>
 8001e40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e42:	e00a      	b.n	8001e5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e44:	f7ff f998 	bl	8001178 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d901      	bls.n	8001e5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e56:	2303      	movs	r3, #3
 8001e58:	e04f      	b.n	8001efa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	4b2b      	ldr	r3, [pc, #172]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 020c 	and.w	r2, r3, #12
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	009b      	lsls	r3, r3, #2
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d1eb      	bne.n	8001e44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e6c:	4b25      	ldr	r3, [pc, #148]	; (8001f04 <HAL_RCC_ClockConfig+0x1b8>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d20c      	bcs.n	8001e94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7a:	4b22      	ldr	r3, [pc, #136]	; (8001f04 <HAL_RCC_ClockConfig+0x1b8>)
 8001e7c:	683a      	ldr	r2, [r7, #0]
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e82:	4b20      	ldr	r3, [pc, #128]	; (8001f04 <HAL_RCC_ClockConfig+0x1b8>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d001      	beq.n	8001e94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e032      	b.n	8001efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d008      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ea0:	4b19      	ldr	r3, [pc, #100]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	4916      	ldr	r1, [pc, #88]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d009      	beq.n	8001ed2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ebe:	4b12      	ldr	r3, [pc, #72]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	490e      	ldr	r1, [pc, #56]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ed2:	f000 f821 	bl	8001f18 <HAL_RCC_GetSysClockFreq>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <HAL_RCC_ClockConfig+0x1bc>)
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	091b      	lsrs	r3, r3, #4
 8001ede:	f003 030f 	and.w	r3, r3, #15
 8001ee2:	490a      	ldr	r1, [pc, #40]	; (8001f0c <HAL_RCC_ClockConfig+0x1c0>)
 8001ee4:	5ccb      	ldrb	r3, [r1, r3]
 8001ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eea:	4a09      	ldr	r2, [pc, #36]	; (8001f10 <HAL_RCC_ClockConfig+0x1c4>)
 8001eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001eee:	4b09      	ldr	r3, [pc, #36]	; (8001f14 <HAL_RCC_ClockConfig+0x1c8>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff f8fc 	bl	80010f0 <HAL_InitTick>

  return HAL_OK;
 8001ef8:	2300      	movs	r3, #0
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40023c00 	.word	0x40023c00
 8001f08:	40023800 	.word	0x40023800
 8001f0c:	080043ac 	.word	0x080043ac
 8001f10:	20000000 	.word	0x20000000
 8001f14:	20000004 	.word	0x20000004

08001f18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f18:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f1c:	b084      	sub	sp, #16
 8001f1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f20:	2300      	movs	r3, #0
 8001f22:	607b      	str	r3, [r7, #4]
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f30:	4b67      	ldr	r3, [pc, #412]	; (80020d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d00d      	beq.n	8001f58 <HAL_RCC_GetSysClockFreq+0x40>
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	f200 80bd 	bhi.w	80020bc <HAL_RCC_GetSysClockFreq+0x1a4>
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d002      	beq.n	8001f4c <HAL_RCC_GetSysClockFreq+0x34>
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d003      	beq.n	8001f52 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f4a:	e0b7      	b.n	80020bc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f4c:	4b61      	ldr	r3, [pc, #388]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001f4e:	60bb      	str	r3, [r7, #8]
       break;
 8001f50:	e0b7      	b.n	80020c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f52:	4b61      	ldr	r3, [pc, #388]	; (80020d8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001f54:	60bb      	str	r3, [r7, #8]
      break;
 8001f56:	e0b4      	b.n	80020c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f58:	4b5d      	ldr	r3, [pc, #372]	; (80020d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f60:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f62:	4b5b      	ldr	r3, [pc, #364]	; (80020d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d04d      	beq.n	800200a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f6e:	4b58      	ldr	r3, [pc, #352]	; (80020d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	099b      	lsrs	r3, r3, #6
 8001f74:	461a      	mov	r2, r3
 8001f76:	f04f 0300 	mov.w	r3, #0
 8001f7a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f7e:	f04f 0100 	mov.w	r1, #0
 8001f82:	ea02 0800 	and.w	r8, r2, r0
 8001f86:	ea03 0901 	and.w	r9, r3, r1
 8001f8a:	4640      	mov	r0, r8
 8001f8c:	4649      	mov	r1, r9
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	f04f 0300 	mov.w	r3, #0
 8001f96:	014b      	lsls	r3, r1, #5
 8001f98:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f9c:	0142      	lsls	r2, r0, #5
 8001f9e:	4610      	mov	r0, r2
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	ebb0 0008 	subs.w	r0, r0, r8
 8001fa6:	eb61 0109 	sbc.w	r1, r1, r9
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	f04f 0300 	mov.w	r3, #0
 8001fb2:	018b      	lsls	r3, r1, #6
 8001fb4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001fb8:	0182      	lsls	r2, r0, #6
 8001fba:	1a12      	subs	r2, r2, r0
 8001fbc:	eb63 0301 	sbc.w	r3, r3, r1
 8001fc0:	f04f 0000 	mov.w	r0, #0
 8001fc4:	f04f 0100 	mov.w	r1, #0
 8001fc8:	00d9      	lsls	r1, r3, #3
 8001fca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001fce:	00d0      	lsls	r0, r2, #3
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	eb12 0208 	adds.w	r2, r2, r8
 8001fd8:	eb43 0309 	adc.w	r3, r3, r9
 8001fdc:	f04f 0000 	mov.w	r0, #0
 8001fe0:	f04f 0100 	mov.w	r1, #0
 8001fe4:	0259      	lsls	r1, r3, #9
 8001fe6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001fea:	0250      	lsls	r0, r2, #9
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	f7fe f940 	bl	8000280 <__aeabi_uldivmod>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4613      	mov	r3, r2
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	e04a      	b.n	80020a0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800200a:	4b31      	ldr	r3, [pc, #196]	; (80020d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	099b      	lsrs	r3, r3, #6
 8002010:	461a      	mov	r2, r3
 8002012:	f04f 0300 	mov.w	r3, #0
 8002016:	f240 10ff 	movw	r0, #511	; 0x1ff
 800201a:	f04f 0100 	mov.w	r1, #0
 800201e:	ea02 0400 	and.w	r4, r2, r0
 8002022:	ea03 0501 	and.w	r5, r3, r1
 8002026:	4620      	mov	r0, r4
 8002028:	4629      	mov	r1, r5
 800202a:	f04f 0200 	mov.w	r2, #0
 800202e:	f04f 0300 	mov.w	r3, #0
 8002032:	014b      	lsls	r3, r1, #5
 8002034:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002038:	0142      	lsls	r2, r0, #5
 800203a:	4610      	mov	r0, r2
 800203c:	4619      	mov	r1, r3
 800203e:	1b00      	subs	r0, r0, r4
 8002040:	eb61 0105 	sbc.w	r1, r1, r5
 8002044:	f04f 0200 	mov.w	r2, #0
 8002048:	f04f 0300 	mov.w	r3, #0
 800204c:	018b      	lsls	r3, r1, #6
 800204e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002052:	0182      	lsls	r2, r0, #6
 8002054:	1a12      	subs	r2, r2, r0
 8002056:	eb63 0301 	sbc.w	r3, r3, r1
 800205a:	f04f 0000 	mov.w	r0, #0
 800205e:	f04f 0100 	mov.w	r1, #0
 8002062:	00d9      	lsls	r1, r3, #3
 8002064:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002068:	00d0      	lsls	r0, r2, #3
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	1912      	adds	r2, r2, r4
 8002070:	eb45 0303 	adc.w	r3, r5, r3
 8002074:	f04f 0000 	mov.w	r0, #0
 8002078:	f04f 0100 	mov.w	r1, #0
 800207c:	0299      	lsls	r1, r3, #10
 800207e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002082:	0290      	lsls	r0, r2, #10
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	461a      	mov	r2, r3
 8002090:	f04f 0300 	mov.w	r3, #0
 8002094:	f7fe f8f4 	bl	8000280 <__aeabi_uldivmod>
 8002098:	4602      	mov	r2, r0
 800209a:	460b      	mov	r3, r1
 800209c:	4613      	mov	r3, r2
 800209e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	0c1b      	lsrs	r3, r3, #16
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	3301      	adds	r3, #1
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b8:	60bb      	str	r3, [r7, #8]
      break;
 80020ba:	e002      	b.n	80020c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020bc:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80020be:	60bb      	str	r3, [r7, #8]
      break;
 80020c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020c2:	68bb      	ldr	r3, [r7, #8]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80020ce:	bf00      	nop
 80020d0:	40023800 	.word	0x40023800
 80020d4:	00f42400 	.word	0x00f42400
 80020d8:	007a1200 	.word	0x007a1200

080020dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020e0:	4b03      	ldr	r3, [pc, #12]	; (80020f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80020e2:	681b      	ldr	r3, [r3, #0]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	20000000 	.word	0x20000000

080020f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020f8:	f7ff fff0 	bl	80020dc <HAL_RCC_GetHCLKFreq>
 80020fc:	4602      	mov	r2, r0
 80020fe:	4b05      	ldr	r3, [pc, #20]	; (8002114 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	0a9b      	lsrs	r3, r3, #10
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	4903      	ldr	r1, [pc, #12]	; (8002118 <HAL_RCC_GetPCLK1Freq+0x24>)
 800210a:	5ccb      	ldrb	r3, [r1, r3]
 800210c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002110:	4618      	mov	r0, r3
 8002112:	bd80      	pop	{r7, pc}
 8002114:	40023800 	.word	0x40023800
 8002118:	080043bc 	.word	0x080043bc

0800211c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002120:	f7ff ffdc 	bl	80020dc <HAL_RCC_GetHCLKFreq>
 8002124:	4602      	mov	r2, r0
 8002126:	4b05      	ldr	r3, [pc, #20]	; (800213c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	0b5b      	lsrs	r3, r3, #13
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	4903      	ldr	r1, [pc, #12]	; (8002140 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002132:	5ccb      	ldrb	r3, [r1, r3]
 8002134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002138:	4618      	mov	r0, r3
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40023800 	.word	0x40023800
 8002140:	080043bc 	.word	0x080043bc

08002144 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e03f      	b.n	80021d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d106      	bne.n	8002170 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7fe fe22 	bl	8000db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2224      	movs	r2, #36	; 0x24
 8002174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002186:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 fe7d 	bl	8002e88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	691a      	ldr	r2, [r3, #16]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800219c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	695a      	ldr	r2, [r3, #20]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68da      	ldr	r2, [r3, #12]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2220      	movs	r2, #32
 80021c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2220      	movs	r2, #32
 80021d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3708      	adds	r7, #8
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b08a      	sub	sp, #40	; 0x28
 80021e2:	af02      	add	r7, sp, #8
 80021e4:	60f8      	str	r0, [r7, #12]
 80021e6:	60b9      	str	r1, [r7, #8]
 80021e8:	603b      	str	r3, [r7, #0]
 80021ea:	4613      	mov	r3, r2
 80021ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b20      	cmp	r3, #32
 80021fc:	d17c      	bne.n	80022f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d002      	beq.n	800220a <HAL_UART_Transmit+0x2c>
 8002204:	88fb      	ldrh	r3, [r7, #6]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	e075      	b.n	80022fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002214:	2b01      	cmp	r3, #1
 8002216:	d101      	bne.n	800221c <HAL_UART_Transmit+0x3e>
 8002218:	2302      	movs	r3, #2
 800221a:	e06e      	b.n	80022fa <HAL_UART_Transmit+0x11c>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2221      	movs	r2, #33	; 0x21
 800222e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002232:	f7fe ffa1 	bl	8001178 <HAL_GetTick>
 8002236:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	88fa      	ldrh	r2, [r7, #6]
 800223c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	88fa      	ldrh	r2, [r7, #6]
 8002242:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800224c:	d108      	bne.n	8002260 <HAL_UART_Transmit+0x82>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d104      	bne.n	8002260 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002256:	2300      	movs	r3, #0
 8002258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	61bb      	str	r3, [r7, #24]
 800225e:	e003      	b.n	8002268 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002264:	2300      	movs	r3, #0
 8002266:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002270:	e02a      	b.n	80022c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	2200      	movs	r2, #0
 800227a:	2180      	movs	r1, #128	; 0x80
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 fbc1 	bl	8002a04 <UART_WaitOnFlagUntilTimeout>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e036      	b.n	80022fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d10b      	bne.n	80022aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	881b      	ldrh	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022a2:	69bb      	ldr	r3, [r7, #24]
 80022a4:	3302      	adds	r3, #2
 80022a6:	61bb      	str	r3, [r7, #24]
 80022a8:	e007      	b.n	80022ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	781a      	ldrb	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	3301      	adds	r3, #1
 80022b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022be:	b29b      	uxth	r3, r3
 80022c0:	3b01      	subs	r3, #1
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1cf      	bne.n	8002272 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	2200      	movs	r2, #0
 80022da:	2140      	movs	r1, #64	; 0x40
 80022dc:	68f8      	ldr	r0, [r7, #12]
 80022de:	f000 fb91 	bl	8002a04 <UART_WaitOnFlagUntilTimeout>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e006      	b.n	80022fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2220      	movs	r2, #32
 80022f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80022f4:	2300      	movs	r3, #0
 80022f6:	e000      	b.n	80022fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80022f8:	2302      	movs	r3, #2
  }
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3720      	adds	r7, #32
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}

08002302 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b08a      	sub	sp, #40	; 0x28
 8002306:	af02      	add	r7, sp, #8
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	603b      	str	r3, [r7, #0]
 800230e:	4613      	mov	r3, r2
 8002310:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b20      	cmp	r3, #32
 8002320:	f040 808c 	bne.w	800243c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d002      	beq.n	8002330 <HAL_UART_Receive+0x2e>
 800232a:	88fb      	ldrh	r3, [r7, #6]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d101      	bne.n	8002334 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	e084      	b.n	800243e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800233a:	2b01      	cmp	r3, #1
 800233c:	d101      	bne.n	8002342 <HAL_UART_Receive+0x40>
 800233e:	2302      	movs	r3, #2
 8002340:	e07d      	b.n	800243e <HAL_UART_Receive+0x13c>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2201      	movs	r2, #1
 8002346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	2200      	movs	r2, #0
 800234e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2222      	movs	r2, #34	; 0x22
 8002354:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800235e:	f7fe ff0b 	bl	8001178 <HAL_GetTick>
 8002362:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	88fa      	ldrh	r2, [r7, #6]
 8002368:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	88fa      	ldrh	r2, [r7, #6]
 800236e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002378:	d108      	bne.n	800238c <HAL_UART_Receive+0x8a>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d104      	bne.n	800238c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002382:	2300      	movs	r3, #0
 8002384:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	61bb      	str	r3, [r7, #24]
 800238a:	e003      	b.n	8002394 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002390:	2300      	movs	r3, #0
 8002392:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2200      	movs	r2, #0
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800239c:	e043      	b.n	8002426 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	2200      	movs	r2, #0
 80023a6:	2120      	movs	r1, #32
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 fb2b 	bl	8002a04 <UART_WaitOnFlagUntilTimeout>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e042      	b.n	800243e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d10c      	bne.n	80023d8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	3302      	adds	r3, #2
 80023d4:	61bb      	str	r3, [r7, #24]
 80023d6:	e01f      	b.n	8002418 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023e0:	d007      	beq.n	80023f2 <HAL_UART_Receive+0xf0>
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d10a      	bne.n	8002400 <HAL_UART_Receive+0xfe>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d106      	bne.n	8002400 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	701a      	strb	r2, [r3, #0]
 80023fe:	e008      	b.n	8002412 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800240c:	b2da      	uxtb	r2, r3
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	3301      	adds	r3, #1
 8002416:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800241c:	b29b      	uxth	r3, r3
 800241e:	3b01      	subs	r3, #1
 8002420:	b29a      	uxth	r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800242a:	b29b      	uxth	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1b6      	bne.n	800239e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002438:	2300      	movs	r3, #0
 800243a:	e000      	b.n	800243e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800243c:	2302      	movs	r3, #2
  }
}
 800243e:	4618      	mov	r0, r3
 8002440:	3720      	adds	r7, #32
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b084      	sub	sp, #16
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	4613      	mov	r3, r2
 8002452:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b20      	cmp	r3, #32
 800245e:	d11d      	bne.n	800249c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <HAL_UART_Receive_IT+0x26>
 8002466:	88fb      	ldrh	r3, [r7, #6]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e016      	b.n	800249e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002476:	2b01      	cmp	r3, #1
 8002478:	d101      	bne.n	800247e <HAL_UART_Receive_IT+0x38>
 800247a:	2302      	movs	r3, #2
 800247c:	e00f      	b.n	800249e <HAL_UART_Receive_IT+0x58>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2200      	movs	r2, #0
 800248a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	461a      	mov	r2, r3
 8002490:	68b9      	ldr	r1, [r7, #8]
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f000 fb24 	bl	8002ae0 <UART_Start_Receive_IT>
 8002498:	4603      	mov	r3, r0
 800249a:	e000      	b.n	800249e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800249c:	2302      	movs	r3, #2
  }
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3710      	adds	r7, #16
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b0ba      	sub	sp, #232	; 0xe8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80024ce:	2300      	movs	r3, #0
 80024d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80024da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80024e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d10f      	bne.n	800250e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024f2:	f003 0320 	and.w	r3, r3, #32
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d009      	beq.n	800250e <HAL_UART_IRQHandler+0x66>
 80024fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024fe:	f003 0320 	and.w	r3, r3, #32
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 fc03 	bl	8002d12 <UART_Receive_IT>
      return;
 800250c:	e256      	b.n	80029bc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800250e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002512:	2b00      	cmp	r3, #0
 8002514:	f000 80de 	beq.w	80026d4 <HAL_UART_IRQHandler+0x22c>
 8002518:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	2b00      	cmp	r3, #0
 8002522:	d106      	bne.n	8002532 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002528:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800252c:	2b00      	cmp	r3, #0
 800252e:	f000 80d1 	beq.w	80026d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00b      	beq.n	8002556 <HAL_UART_IRQHandler+0xae>
 800253e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002546:	2b00      	cmp	r3, #0
 8002548:	d005      	beq.n	8002556 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f043 0201 	orr.w	r2, r3, #1
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800255a:	f003 0304 	and.w	r3, r3, #4
 800255e:	2b00      	cmp	r3, #0
 8002560:	d00b      	beq.n	800257a <HAL_UART_IRQHandler+0xd2>
 8002562:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d005      	beq.n	800257a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	f043 0202 	orr.w	r2, r3, #2
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800257a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00b      	beq.n	800259e <HAL_UART_IRQHandler+0xf6>
 8002586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	2b00      	cmp	r3, #0
 8002590:	d005      	beq.n	800259e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	f043 0204 	orr.w	r2, r3, #4
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800259e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025a2:	f003 0308 	and.w	r3, r3, #8
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d011      	beq.n	80025ce <HAL_UART_IRQHandler+0x126>
 80025aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025ae:	f003 0320 	and.w	r3, r3, #32
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d105      	bne.n	80025c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80025b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d005      	beq.n	80025ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	f043 0208 	orr.w	r2, r3, #8
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 81ed 	beq.w	80029b2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025dc:	f003 0320 	and.w	r3, r3, #32
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d008      	beq.n	80025f6 <HAL_UART_IRQHandler+0x14e>
 80025e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025e8:	f003 0320 	and.w	r3, r3, #32
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 fb8e 	bl	8002d12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	695b      	ldr	r3, [r3, #20]
 80025fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002600:	2b40      	cmp	r3, #64	; 0x40
 8002602:	bf0c      	ite	eq
 8002604:	2301      	moveq	r3, #1
 8002606:	2300      	movne	r3, #0
 8002608:	b2db      	uxtb	r3, r3
 800260a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d103      	bne.n	8002622 <HAL_UART_IRQHandler+0x17a>
 800261a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800261e:	2b00      	cmp	r3, #0
 8002620:	d04f      	beq.n	80026c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fa96 	bl	8002b54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b40      	cmp	r3, #64	; 0x40
 8002634:	d141      	bne.n	80026ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	3314      	adds	r3, #20
 800263c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002640:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002644:	e853 3f00 	ldrex	r3, [r3]
 8002648:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800264c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002650:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002654:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	3314      	adds	r3, #20
 800265e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002662:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002666:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800266a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800266e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002672:	e841 2300 	strex	r3, r2, [r1]
 8002676:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800267a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1d9      	bne.n	8002636 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002686:	2b00      	cmp	r3, #0
 8002688:	d013      	beq.n	80026b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800268e:	4a7d      	ldr	r2, [pc, #500]	; (8002884 <HAL_UART_IRQHandler+0x3dc>)
 8002690:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002696:	4618      	mov	r0, r3
 8002698:	f7fe ff1f 	bl	80014da <HAL_DMA_Abort_IT>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d016      	beq.n	80026d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026ac:	4610      	mov	r0, r2
 80026ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026b0:	e00e      	b.n	80026d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f990 	bl	80029d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026b8:	e00a      	b.n	80026d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f000 f98c 	bl	80029d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026c0:	e006      	b.n	80026d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f000 f988 	bl	80029d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80026ce:	e170      	b.n	80029b2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026d0:	bf00      	nop
    return;
 80026d2:	e16e      	b.n	80029b2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d8:	2b01      	cmp	r3, #1
 80026da:	f040 814a 	bne.w	8002972 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80026de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026e2:	f003 0310 	and.w	r3, r3, #16
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f000 8143 	beq.w	8002972 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80026ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026f0:	f003 0310 	and.w	r3, r3, #16
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 813c 	beq.w	8002972 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026fa:	2300      	movs	r3, #0
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	60bb      	str	r3, [r7, #8]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800271a:	2b40      	cmp	r3, #64	; 0x40
 800271c:	f040 80b4 	bne.w	8002888 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800272c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 8140 	beq.w	80029b6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800273a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800273e:	429a      	cmp	r2, r3
 8002740:	f080 8139 	bcs.w	80029b6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800274a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002756:	f000 8088 	beq.w	800286a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	330c      	adds	r3, #12
 8002760:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002764:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002768:	e853 3f00 	ldrex	r3, [r3]
 800276c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002770:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002774:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002778:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	330c      	adds	r3, #12
 8002782:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002786:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800278a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800278e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002792:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002796:	e841 2300 	strex	r3, r2, [r1]
 800279a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800279e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1d9      	bne.n	800275a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	3314      	adds	r3, #20
 80027ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027b0:	e853 3f00 	ldrex	r3, [r3]
 80027b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80027b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027b8:	f023 0301 	bic.w	r3, r3, #1
 80027bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	3314      	adds	r3, #20
 80027c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80027ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80027d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80027d6:	e841 2300 	strex	r3, r2, [r1]
 80027da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80027dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1e1      	bne.n	80027a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	3314      	adds	r3, #20
 80027e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027ec:	e853 3f00 	ldrex	r3, [r3]
 80027f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80027f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	3314      	adds	r3, #20
 8002802:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002806:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002808:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800280a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800280c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800280e:	e841 2300 	strex	r3, r2, [r1]
 8002812:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002814:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1e3      	bne.n	80027e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2220      	movs	r2, #32
 800281e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2200      	movs	r2, #0
 8002826:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	330c      	adds	r3, #12
 800282e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002830:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002832:	e853 3f00 	ldrex	r3, [r3]
 8002836:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002838:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800283a:	f023 0310 	bic.w	r3, r3, #16
 800283e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	330c      	adds	r3, #12
 8002848:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800284c:	65ba      	str	r2, [r7, #88]	; 0x58
 800284e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002850:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002852:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002854:	e841 2300 	strex	r3, r2, [r1]
 8002858:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800285a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800285c:	2b00      	cmp	r3, #0
 800285e:	d1e3      	bne.n	8002828 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe fdc8 	bl	80013fa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002872:	b29b      	uxth	r3, r3
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	b29b      	uxth	r3, r3
 8002878:	4619      	mov	r1, r3
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 f8b6 	bl	80029ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002880:	e099      	b.n	80029b6 <HAL_UART_IRQHandler+0x50e>
 8002882:	bf00      	nop
 8002884:	08002c1b 	.word	0x08002c1b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002890:	b29b      	uxth	r3, r3
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800289c:	b29b      	uxth	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 808b 	beq.w	80029ba <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80028a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 8086 	beq.w	80029ba <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	330c      	adds	r3, #12
 80028b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028b8:	e853 3f00 	ldrex	r3, [r3]
 80028bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80028be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80028c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	330c      	adds	r3, #12
 80028ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80028d2:	647a      	str	r2, [r7, #68]	; 0x44
 80028d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80028d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80028da:	e841 2300 	strex	r3, r2, [r1]
 80028de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80028e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1e3      	bne.n	80028ae <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	3314      	adds	r3, #20
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	e853 3f00 	ldrex	r3, [r3]
 80028f4:	623b      	str	r3, [r7, #32]
   return(result);
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	f023 0301 	bic.w	r3, r3, #1
 80028fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	3314      	adds	r3, #20
 8002906:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800290a:	633a      	str	r2, [r7, #48]	; 0x30
 800290c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800290e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002910:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002912:	e841 2300 	strex	r3, r2, [r1]
 8002916:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1e3      	bne.n	80028e6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2220      	movs	r2, #32
 8002922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	330c      	adds	r3, #12
 8002932:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	e853 3f00 	ldrex	r3, [r3]
 800293a:	60fb      	str	r3, [r7, #12]
   return(result);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f023 0310 	bic.w	r3, r3, #16
 8002942:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	330c      	adds	r3, #12
 800294c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002950:	61fa      	str	r2, [r7, #28]
 8002952:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002954:	69b9      	ldr	r1, [r7, #24]
 8002956:	69fa      	ldr	r2, [r7, #28]
 8002958:	e841 2300 	strex	r3, r2, [r1]
 800295c:	617b      	str	r3, [r7, #20]
   return(result);
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1e3      	bne.n	800292c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002964:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002968:	4619      	mov	r1, r3
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f83e 	bl	80029ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002970:	e023      	b.n	80029ba <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800297a:	2b00      	cmp	r3, #0
 800297c:	d009      	beq.n	8002992 <HAL_UART_IRQHandler+0x4ea>
 800297e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f959 	bl	8002c42 <UART_Transmit_IT>
    return;
 8002990:	e014      	b.n	80029bc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00e      	beq.n	80029bc <HAL_UART_IRQHandler+0x514>
 800299e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d008      	beq.n	80029bc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f000 f999 	bl	8002ce2 <UART_EndTransmit_IT>
    return;
 80029b0:	e004      	b.n	80029bc <HAL_UART_IRQHandler+0x514>
    return;
 80029b2:	bf00      	nop
 80029b4:	e002      	b.n	80029bc <HAL_UART_IRQHandler+0x514>
      return;
 80029b6:	bf00      	nop
 80029b8:	e000      	b.n	80029bc <HAL_UART_IRQHandler+0x514>
      return;
 80029ba:	bf00      	nop
  }
}
 80029bc:	37e8      	adds	r7, #232	; 0xe8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop

080029c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b090      	sub	sp, #64	; 0x40
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	603b      	str	r3, [r7, #0]
 8002a10:	4613      	mov	r3, r2
 8002a12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a14:	e050      	b.n	8002ab8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a1c:	d04c      	beq.n	8002ab8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d007      	beq.n	8002a34 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a24:	f7fe fba8 	bl	8001178 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d241      	bcs.n	8002ab8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	330c      	adds	r3, #12
 8002a3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a3e:	e853 3f00 	ldrex	r3, [r3]
 8002a42:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a46:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	330c      	adds	r3, #12
 8002a52:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a54:	637a      	str	r2, [r7, #52]	; 0x34
 8002a56:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a5c:	e841 2300 	strex	r3, r2, [r1]
 8002a60:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1e5      	bne.n	8002a34 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	3314      	adds	r3, #20
 8002a6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	e853 3f00 	ldrex	r3, [r3]
 8002a76:	613b      	str	r3, [r7, #16]
   return(result);
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	f023 0301 	bic.w	r3, r3, #1
 8002a7e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	3314      	adds	r3, #20
 8002a86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a88:	623a      	str	r2, [r7, #32]
 8002a8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a8c:	69f9      	ldr	r1, [r7, #28]
 8002a8e:	6a3a      	ldr	r2, [r7, #32]
 8002a90:	e841 2300 	strex	r3, r2, [r1]
 8002a94:	61bb      	str	r3, [r7, #24]
   return(result);
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1e5      	bne.n	8002a68 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e00f      	b.n	8002ad8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d09f      	beq.n	8002a16 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3740      	adds	r7, #64	; 0x40
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	4613      	mov	r3, r2
 8002aec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	88fa      	ldrh	r2, [r7, #6]
 8002af8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	88fa      	ldrh	r2, [r7, #6]
 8002afe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2222      	movs	r2, #34	; 0x22
 8002b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68da      	ldr	r2, [r3, #12]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b24:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	695a      	ldr	r2, [r3, #20]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f042 0201 	orr.w	r2, r2, #1
 8002b34:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68da      	ldr	r2, [r3, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 0220 	orr.w	r2, r2, #32
 8002b44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b095      	sub	sp, #84	; 0x54
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	330c      	adds	r3, #12
 8002b62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b66:	e853 3f00 	ldrex	r3, [r3]
 8002b6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	330c      	adds	r3, #12
 8002b7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b7c:	643a      	str	r2, [r7, #64]	; 0x40
 8002b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002b82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b84:	e841 2300 	strex	r3, r2, [r1]
 8002b88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d1e5      	bne.n	8002b5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	3314      	adds	r3, #20
 8002b96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b98:	6a3b      	ldr	r3, [r7, #32]
 8002b9a:	e853 3f00 	ldrex	r3, [r3]
 8002b9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f023 0301 	bic.w	r3, r3, #1
 8002ba6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	3314      	adds	r3, #20
 8002bae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bb0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bb8:	e841 2300 	strex	r3, r2, [r1]
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1e5      	bne.n	8002b90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d119      	bne.n	8002c00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	330c      	adds	r3, #12
 8002bd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	e853 3f00 	ldrex	r3, [r3]
 8002bda:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	f023 0310 	bic.w	r3, r3, #16
 8002be2:	647b      	str	r3, [r7, #68]	; 0x44
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	330c      	adds	r3, #12
 8002bea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002bec:	61ba      	str	r2, [r7, #24]
 8002bee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf0:	6979      	ldr	r1, [r7, #20]
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	e841 2300 	strex	r3, r2, [r1]
 8002bf8:	613b      	str	r3, [r7, #16]
   return(result);
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1e5      	bne.n	8002bcc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002c0e:	bf00      	nop
 8002c10:	3754      	adds	r7, #84	; 0x54
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr

08002c1a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b084      	sub	sp, #16
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2200      	movs	r2, #0
 8002c32:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f7ff fecf 	bl	80029d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b085      	sub	sp, #20
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b21      	cmp	r3, #33	; 0x21
 8002c54:	d13e      	bne.n	8002cd4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c5e:	d114      	bne.n	8002c8a <UART_Transmit_IT+0x48>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d110      	bne.n	8002c8a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	881b      	ldrh	r3, [r3, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	1c9a      	adds	r2, r3, #2
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	621a      	str	r2, [r3, #32]
 8002c88:	e008      	b.n	8002c9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	1c59      	adds	r1, r3, #1
 8002c90:	687a      	ldr	r2, [r7, #4]
 8002c92:	6211      	str	r1, [r2, #32]
 8002c94:	781a      	ldrb	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	4619      	mov	r1, r3
 8002caa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d10f      	bne.n	8002cd0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68da      	ldr	r2, [r3, #12]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cbe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68da      	ldr	r2, [r3, #12]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	e000      	b.n	8002cd6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002cd4:	2302      	movs	r3, #2
  }
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr

08002ce2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b082      	sub	sp, #8
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68da      	ldr	r2, [r3, #12]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cf8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2220      	movs	r2, #32
 8002cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7ff fe5e 	bl	80029c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d08:	2300      	movs	r3, #0
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b08c      	sub	sp, #48	; 0x30
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b22      	cmp	r3, #34	; 0x22
 8002d24:	f040 80ab 	bne.w	8002e7e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d30:	d117      	bne.n	8002d62 <UART_Receive_IT+0x50>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d113      	bne.n	8002d62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d42:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d5a:	1c9a      	adds	r2, r3, #2
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	629a      	str	r2, [r3, #40]	; 0x28
 8002d60:	e026      	b.n	8002db0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d74:	d007      	beq.n	8002d86 <UART_Receive_IT+0x74>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10a      	bne.n	8002d94 <UART_Receive_IT+0x82>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d90:	701a      	strb	r2, [r3, #0]
 8002d92:	e008      	b.n	8002da6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002daa:	1c5a      	adds	r2, r3, #1
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	3b01      	subs	r3, #1
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d15a      	bne.n	8002e7a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68da      	ldr	r2, [r3, #12]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0220 	bic.w	r2, r2, #32
 8002dd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	68da      	ldr	r2, [r3, #12]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002de2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695a      	ldr	r2, [r3, #20]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0201 	bic.w	r2, r2, #1
 8002df2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2220      	movs	r2, #32
 8002df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d135      	bne.n	8002e70 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	330c      	adds	r3, #12
 8002e10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	e853 3f00 	ldrex	r3, [r3]
 8002e18:	613b      	str	r3, [r7, #16]
   return(result);
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	f023 0310 	bic.w	r3, r3, #16
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	330c      	adds	r3, #12
 8002e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e2a:	623a      	str	r2, [r7, #32]
 8002e2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e2e:	69f9      	ldr	r1, [r7, #28]
 8002e30:	6a3a      	ldr	r2, [r7, #32]
 8002e32:	e841 2300 	strex	r3, r2, [r1]
 8002e36:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1e5      	bne.n	8002e0a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0310 	and.w	r3, r3, #16
 8002e48:	2b10      	cmp	r3, #16
 8002e4a:	d10a      	bne.n	8002e62 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60fb      	str	r3, [r7, #12]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	60fb      	str	r3, [r7, #12]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	60fb      	str	r3, [r7, #12]
 8002e60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e66:	4619      	mov	r1, r3
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff fdbf 	bl	80029ec <HAL_UARTEx_RxEventCallback>
 8002e6e:	e002      	b.n	8002e76 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f7fd ff47 	bl	8000d04 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	e002      	b.n	8002e80 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	e000      	b.n	8002e80 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002e7e:	2302      	movs	r3, #2
  }
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3730      	adds	r7, #48	; 0x30
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e8c:	b09f      	sub	sp, #124	; 0x7c
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e9e:	68d9      	ldr	r1, [r3, #12]
 8002ea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	ea40 0301 	orr.w	r3, r0, r1
 8002ea8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002eaa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eac:	689a      	ldr	r2, [r3, #8]
 8002eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	431a      	orrs	r2, r3
 8002eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002ec2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002ecc:	f021 010c 	bic.w	r1, r1, #12
 8002ed0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ed6:	430b      	orrs	r3, r1
 8002ed8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	695b      	ldr	r3, [r3, #20]
 8002ee0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002ee4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ee6:	6999      	ldr	r1, [r3, #24]
 8002ee8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	ea40 0301 	orr.w	r3, r0, r1
 8002ef0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ef2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4bc5      	ldr	r3, [pc, #788]	; (800320c <UART_SetConfig+0x384>)
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d004      	beq.n	8002f06 <UART_SetConfig+0x7e>
 8002efc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4bc3      	ldr	r3, [pc, #780]	; (8003210 <UART_SetConfig+0x388>)
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d103      	bne.n	8002f0e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f06:	f7ff f909 	bl	800211c <HAL_RCC_GetPCLK2Freq>
 8002f0a:	6778      	str	r0, [r7, #116]	; 0x74
 8002f0c:	e002      	b.n	8002f14 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002f0e:	f7ff f8f1 	bl	80020f4 <HAL_RCC_GetPCLK1Freq>
 8002f12:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f16:	69db      	ldr	r3, [r3, #28]
 8002f18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f1c:	f040 80b6 	bne.w	800308c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f22:	461c      	mov	r4, r3
 8002f24:	f04f 0500 	mov.w	r5, #0
 8002f28:	4622      	mov	r2, r4
 8002f2a:	462b      	mov	r3, r5
 8002f2c:	1891      	adds	r1, r2, r2
 8002f2e:	6439      	str	r1, [r7, #64]	; 0x40
 8002f30:	415b      	adcs	r3, r3
 8002f32:	647b      	str	r3, [r7, #68]	; 0x44
 8002f34:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f38:	1912      	adds	r2, r2, r4
 8002f3a:	eb45 0303 	adc.w	r3, r5, r3
 8002f3e:	f04f 0000 	mov.w	r0, #0
 8002f42:	f04f 0100 	mov.w	r1, #0
 8002f46:	00d9      	lsls	r1, r3, #3
 8002f48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002f4c:	00d0      	lsls	r0, r2, #3
 8002f4e:	4602      	mov	r2, r0
 8002f50:	460b      	mov	r3, r1
 8002f52:	1911      	adds	r1, r2, r4
 8002f54:	6639      	str	r1, [r7, #96]	; 0x60
 8002f56:	416b      	adcs	r3, r5
 8002f58:	667b      	str	r3, [r7, #100]	; 0x64
 8002f5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	461a      	mov	r2, r3
 8002f60:	f04f 0300 	mov.w	r3, #0
 8002f64:	1891      	adds	r1, r2, r2
 8002f66:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f68:	415b      	adcs	r3, r3
 8002f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f70:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002f74:	f7fd f984 	bl	8000280 <__aeabi_uldivmod>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	4ba5      	ldr	r3, [pc, #660]	; (8003214 <UART_SetConfig+0x38c>)
 8002f7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002f82:	095b      	lsrs	r3, r3, #5
 8002f84:	011e      	lsls	r6, r3, #4
 8002f86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f88:	461c      	mov	r4, r3
 8002f8a:	f04f 0500 	mov.w	r5, #0
 8002f8e:	4622      	mov	r2, r4
 8002f90:	462b      	mov	r3, r5
 8002f92:	1891      	adds	r1, r2, r2
 8002f94:	6339      	str	r1, [r7, #48]	; 0x30
 8002f96:	415b      	adcs	r3, r3
 8002f98:	637b      	str	r3, [r7, #52]	; 0x34
 8002f9a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002f9e:	1912      	adds	r2, r2, r4
 8002fa0:	eb45 0303 	adc.w	r3, r5, r3
 8002fa4:	f04f 0000 	mov.w	r0, #0
 8002fa8:	f04f 0100 	mov.w	r1, #0
 8002fac:	00d9      	lsls	r1, r3, #3
 8002fae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002fb2:	00d0      	lsls	r0, r2, #3
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	1911      	adds	r1, r2, r4
 8002fba:	65b9      	str	r1, [r7, #88]	; 0x58
 8002fbc:	416b      	adcs	r3, r5
 8002fbe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	f04f 0300 	mov.w	r3, #0
 8002fca:	1891      	adds	r1, r2, r2
 8002fcc:	62b9      	str	r1, [r7, #40]	; 0x28
 8002fce:	415b      	adcs	r3, r3
 8002fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fd6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002fda:	f7fd f951 	bl	8000280 <__aeabi_uldivmod>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4b8c      	ldr	r3, [pc, #560]	; (8003214 <UART_SetConfig+0x38c>)
 8002fe4:	fba3 1302 	umull	r1, r3, r3, r2
 8002fe8:	095b      	lsrs	r3, r3, #5
 8002fea:	2164      	movs	r1, #100	; 0x64
 8002fec:	fb01 f303 	mul.w	r3, r1, r3
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	3332      	adds	r3, #50	; 0x32
 8002ff6:	4a87      	ldr	r2, [pc, #540]	; (8003214 <UART_SetConfig+0x38c>)
 8002ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffc:	095b      	lsrs	r3, r3, #5
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003004:	441e      	add	r6, r3
 8003006:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003008:	4618      	mov	r0, r3
 800300a:	f04f 0100 	mov.w	r1, #0
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	1894      	adds	r4, r2, r2
 8003014:	623c      	str	r4, [r7, #32]
 8003016:	415b      	adcs	r3, r3
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
 800301a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800301e:	1812      	adds	r2, r2, r0
 8003020:	eb41 0303 	adc.w	r3, r1, r3
 8003024:	f04f 0400 	mov.w	r4, #0
 8003028:	f04f 0500 	mov.w	r5, #0
 800302c:	00dd      	lsls	r5, r3, #3
 800302e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003032:	00d4      	lsls	r4, r2, #3
 8003034:	4622      	mov	r2, r4
 8003036:	462b      	mov	r3, r5
 8003038:	1814      	adds	r4, r2, r0
 800303a:	653c      	str	r4, [r7, #80]	; 0x50
 800303c:	414b      	adcs	r3, r1
 800303e:	657b      	str	r3, [r7, #84]	; 0x54
 8003040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	461a      	mov	r2, r3
 8003046:	f04f 0300 	mov.w	r3, #0
 800304a:	1891      	adds	r1, r2, r2
 800304c:	61b9      	str	r1, [r7, #24]
 800304e:	415b      	adcs	r3, r3
 8003050:	61fb      	str	r3, [r7, #28]
 8003052:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003056:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800305a:	f7fd f911 	bl	8000280 <__aeabi_uldivmod>
 800305e:	4602      	mov	r2, r0
 8003060:	460b      	mov	r3, r1
 8003062:	4b6c      	ldr	r3, [pc, #432]	; (8003214 <UART_SetConfig+0x38c>)
 8003064:	fba3 1302 	umull	r1, r3, r3, r2
 8003068:	095b      	lsrs	r3, r3, #5
 800306a:	2164      	movs	r1, #100	; 0x64
 800306c:	fb01 f303 	mul.w	r3, r1, r3
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	3332      	adds	r3, #50	; 0x32
 8003076:	4a67      	ldr	r2, [pc, #412]	; (8003214 <UART_SetConfig+0x38c>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	095b      	lsrs	r3, r3, #5
 800307e:	f003 0207 	and.w	r2, r3, #7
 8003082:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4432      	add	r2, r6
 8003088:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800308a:	e0b9      	b.n	8003200 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800308c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800308e:	461c      	mov	r4, r3
 8003090:	f04f 0500 	mov.w	r5, #0
 8003094:	4622      	mov	r2, r4
 8003096:	462b      	mov	r3, r5
 8003098:	1891      	adds	r1, r2, r2
 800309a:	6139      	str	r1, [r7, #16]
 800309c:	415b      	adcs	r3, r3
 800309e:	617b      	str	r3, [r7, #20]
 80030a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80030a4:	1912      	adds	r2, r2, r4
 80030a6:	eb45 0303 	adc.w	r3, r5, r3
 80030aa:	f04f 0000 	mov.w	r0, #0
 80030ae:	f04f 0100 	mov.w	r1, #0
 80030b2:	00d9      	lsls	r1, r3, #3
 80030b4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80030b8:	00d0      	lsls	r0, r2, #3
 80030ba:	4602      	mov	r2, r0
 80030bc:	460b      	mov	r3, r1
 80030be:	eb12 0804 	adds.w	r8, r2, r4
 80030c2:	eb43 0905 	adc.w	r9, r3, r5
 80030c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f04f 0100 	mov.w	r1, #0
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	008b      	lsls	r3, r1, #2
 80030da:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80030de:	0082      	lsls	r2, r0, #2
 80030e0:	4640      	mov	r0, r8
 80030e2:	4649      	mov	r1, r9
 80030e4:	f7fd f8cc 	bl	8000280 <__aeabi_uldivmod>
 80030e8:	4602      	mov	r2, r0
 80030ea:	460b      	mov	r3, r1
 80030ec:	4b49      	ldr	r3, [pc, #292]	; (8003214 <UART_SetConfig+0x38c>)
 80030ee:	fba3 2302 	umull	r2, r3, r3, r2
 80030f2:	095b      	lsrs	r3, r3, #5
 80030f4:	011e      	lsls	r6, r3, #4
 80030f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030f8:	4618      	mov	r0, r3
 80030fa:	f04f 0100 	mov.w	r1, #0
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	1894      	adds	r4, r2, r2
 8003104:	60bc      	str	r4, [r7, #8]
 8003106:	415b      	adcs	r3, r3
 8003108:	60fb      	str	r3, [r7, #12]
 800310a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800310e:	1812      	adds	r2, r2, r0
 8003110:	eb41 0303 	adc.w	r3, r1, r3
 8003114:	f04f 0400 	mov.w	r4, #0
 8003118:	f04f 0500 	mov.w	r5, #0
 800311c:	00dd      	lsls	r5, r3, #3
 800311e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003122:	00d4      	lsls	r4, r2, #3
 8003124:	4622      	mov	r2, r4
 8003126:	462b      	mov	r3, r5
 8003128:	1814      	adds	r4, r2, r0
 800312a:	64bc      	str	r4, [r7, #72]	; 0x48
 800312c:	414b      	adcs	r3, r1
 800312e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003130:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	4618      	mov	r0, r3
 8003136:	f04f 0100 	mov.w	r1, #0
 800313a:	f04f 0200 	mov.w	r2, #0
 800313e:	f04f 0300 	mov.w	r3, #0
 8003142:	008b      	lsls	r3, r1, #2
 8003144:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003148:	0082      	lsls	r2, r0, #2
 800314a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800314e:	f7fd f897 	bl	8000280 <__aeabi_uldivmod>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	4b2f      	ldr	r3, [pc, #188]	; (8003214 <UART_SetConfig+0x38c>)
 8003158:	fba3 1302 	umull	r1, r3, r3, r2
 800315c:	095b      	lsrs	r3, r3, #5
 800315e:	2164      	movs	r1, #100	; 0x64
 8003160:	fb01 f303 	mul.w	r3, r1, r3
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	3332      	adds	r3, #50	; 0x32
 800316a:	4a2a      	ldr	r2, [pc, #168]	; (8003214 <UART_SetConfig+0x38c>)
 800316c:	fba2 2303 	umull	r2, r3, r2, r3
 8003170:	095b      	lsrs	r3, r3, #5
 8003172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003176:	441e      	add	r6, r3
 8003178:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800317a:	4618      	mov	r0, r3
 800317c:	f04f 0100 	mov.w	r1, #0
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	1894      	adds	r4, r2, r2
 8003186:	603c      	str	r4, [r7, #0]
 8003188:	415b      	adcs	r3, r3
 800318a:	607b      	str	r3, [r7, #4]
 800318c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003190:	1812      	adds	r2, r2, r0
 8003192:	eb41 0303 	adc.w	r3, r1, r3
 8003196:	f04f 0400 	mov.w	r4, #0
 800319a:	f04f 0500 	mov.w	r5, #0
 800319e:	00dd      	lsls	r5, r3, #3
 80031a0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80031a4:	00d4      	lsls	r4, r2, #3
 80031a6:	4622      	mov	r2, r4
 80031a8:	462b      	mov	r3, r5
 80031aa:	eb12 0a00 	adds.w	sl, r2, r0
 80031ae:	eb43 0b01 	adc.w	fp, r3, r1
 80031b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f04f 0100 	mov.w	r1, #0
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	008b      	lsls	r3, r1, #2
 80031c6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80031ca:	0082      	lsls	r2, r0, #2
 80031cc:	4650      	mov	r0, sl
 80031ce:	4659      	mov	r1, fp
 80031d0:	f7fd f856 	bl	8000280 <__aeabi_uldivmod>
 80031d4:	4602      	mov	r2, r0
 80031d6:	460b      	mov	r3, r1
 80031d8:	4b0e      	ldr	r3, [pc, #56]	; (8003214 <UART_SetConfig+0x38c>)
 80031da:	fba3 1302 	umull	r1, r3, r3, r2
 80031de:	095b      	lsrs	r3, r3, #5
 80031e0:	2164      	movs	r1, #100	; 0x64
 80031e2:	fb01 f303 	mul.w	r3, r1, r3
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	3332      	adds	r3, #50	; 0x32
 80031ec:	4a09      	ldr	r2, [pc, #36]	; (8003214 <UART_SetConfig+0x38c>)
 80031ee:	fba2 2303 	umull	r2, r3, r2, r3
 80031f2:	095b      	lsrs	r3, r3, #5
 80031f4:	f003 020f 	and.w	r2, r3, #15
 80031f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4432      	add	r2, r6
 80031fe:	609a      	str	r2, [r3, #8]
}
 8003200:	bf00      	nop
 8003202:	377c      	adds	r7, #124	; 0x7c
 8003204:	46bd      	mov	sp, r7
 8003206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800320a:	bf00      	nop
 800320c:	40011000 	.word	0x40011000
 8003210:	40011400 	.word	0x40011400
 8003214:	51eb851f 	.word	0x51eb851f

08003218 <atol>:
 8003218:	220a      	movs	r2, #10
 800321a:	2100      	movs	r1, #0
 800321c:	f000 b944 	b.w	80034a8 <strtol>

08003220 <__errno>:
 8003220:	4b01      	ldr	r3, [pc, #4]	; (8003228 <__errno+0x8>)
 8003222:	6818      	ldr	r0, [r3, #0]
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	2000000c 	.word	0x2000000c

0800322c <__libc_init_array>:
 800322c:	b570      	push	{r4, r5, r6, lr}
 800322e:	4d0d      	ldr	r5, [pc, #52]	; (8003264 <__libc_init_array+0x38>)
 8003230:	4c0d      	ldr	r4, [pc, #52]	; (8003268 <__libc_init_array+0x3c>)
 8003232:	1b64      	subs	r4, r4, r5
 8003234:	10a4      	asrs	r4, r4, #2
 8003236:	2600      	movs	r6, #0
 8003238:	42a6      	cmp	r6, r4
 800323a:	d109      	bne.n	8003250 <__libc_init_array+0x24>
 800323c:	4d0b      	ldr	r5, [pc, #44]	; (800326c <__libc_init_array+0x40>)
 800323e:	4c0c      	ldr	r4, [pc, #48]	; (8003270 <__libc_init_array+0x44>)
 8003240:	f001 f87a 	bl	8004338 <_init>
 8003244:	1b64      	subs	r4, r4, r5
 8003246:	10a4      	asrs	r4, r4, #2
 8003248:	2600      	movs	r6, #0
 800324a:	42a6      	cmp	r6, r4
 800324c:	d105      	bne.n	800325a <__libc_init_array+0x2e>
 800324e:	bd70      	pop	{r4, r5, r6, pc}
 8003250:	f855 3b04 	ldr.w	r3, [r5], #4
 8003254:	4798      	blx	r3
 8003256:	3601      	adds	r6, #1
 8003258:	e7ee      	b.n	8003238 <__libc_init_array+0xc>
 800325a:	f855 3b04 	ldr.w	r3, [r5], #4
 800325e:	4798      	blx	r3
 8003260:	3601      	adds	r6, #1
 8003262:	e7f2      	b.n	800324a <__libc_init_array+0x1e>
 8003264:	08004568 	.word	0x08004568
 8003268:	08004568 	.word	0x08004568
 800326c:	08004568 	.word	0x08004568
 8003270:	0800456c 	.word	0x0800456c

08003274 <memset>:
 8003274:	4402      	add	r2, r0
 8003276:	4603      	mov	r3, r0
 8003278:	4293      	cmp	r3, r2
 800327a:	d100      	bne.n	800327e <memset+0xa>
 800327c:	4770      	bx	lr
 800327e:	f803 1b01 	strb.w	r1, [r3], #1
 8003282:	e7f9      	b.n	8003278 <memset+0x4>

08003284 <iprintf>:
 8003284:	b40f      	push	{r0, r1, r2, r3}
 8003286:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <iprintf+0x2c>)
 8003288:	b513      	push	{r0, r1, r4, lr}
 800328a:	681c      	ldr	r4, [r3, #0]
 800328c:	b124      	cbz	r4, 8003298 <iprintf+0x14>
 800328e:	69a3      	ldr	r3, [r4, #24]
 8003290:	b913      	cbnz	r3, 8003298 <iprintf+0x14>
 8003292:	4620      	mov	r0, r4
 8003294:	f000 faec 	bl	8003870 <__sinit>
 8003298:	ab05      	add	r3, sp, #20
 800329a:	9a04      	ldr	r2, [sp, #16]
 800329c:	68a1      	ldr	r1, [r4, #8]
 800329e:	9301      	str	r3, [sp, #4]
 80032a0:	4620      	mov	r0, r4
 80032a2:	f000 fcbd 	bl	8003c20 <_vfiprintf_r>
 80032a6:	b002      	add	sp, #8
 80032a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032ac:	b004      	add	sp, #16
 80032ae:	4770      	bx	lr
 80032b0:	2000000c 	.word	0x2000000c

080032b4 <_puts_r>:
 80032b4:	b570      	push	{r4, r5, r6, lr}
 80032b6:	460e      	mov	r6, r1
 80032b8:	4605      	mov	r5, r0
 80032ba:	b118      	cbz	r0, 80032c4 <_puts_r+0x10>
 80032bc:	6983      	ldr	r3, [r0, #24]
 80032be:	b90b      	cbnz	r3, 80032c4 <_puts_r+0x10>
 80032c0:	f000 fad6 	bl	8003870 <__sinit>
 80032c4:	69ab      	ldr	r3, [r5, #24]
 80032c6:	68ac      	ldr	r4, [r5, #8]
 80032c8:	b913      	cbnz	r3, 80032d0 <_puts_r+0x1c>
 80032ca:	4628      	mov	r0, r5
 80032cc:	f000 fad0 	bl	8003870 <__sinit>
 80032d0:	4b2c      	ldr	r3, [pc, #176]	; (8003384 <_puts_r+0xd0>)
 80032d2:	429c      	cmp	r4, r3
 80032d4:	d120      	bne.n	8003318 <_puts_r+0x64>
 80032d6:	686c      	ldr	r4, [r5, #4]
 80032d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032da:	07db      	lsls	r3, r3, #31
 80032dc:	d405      	bmi.n	80032ea <_puts_r+0x36>
 80032de:	89a3      	ldrh	r3, [r4, #12]
 80032e0:	0598      	lsls	r0, r3, #22
 80032e2:	d402      	bmi.n	80032ea <_puts_r+0x36>
 80032e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032e6:	f000 fb61 	bl	80039ac <__retarget_lock_acquire_recursive>
 80032ea:	89a3      	ldrh	r3, [r4, #12]
 80032ec:	0719      	lsls	r1, r3, #28
 80032ee:	d51d      	bpl.n	800332c <_puts_r+0x78>
 80032f0:	6923      	ldr	r3, [r4, #16]
 80032f2:	b1db      	cbz	r3, 800332c <_puts_r+0x78>
 80032f4:	3e01      	subs	r6, #1
 80032f6:	68a3      	ldr	r3, [r4, #8]
 80032f8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80032fc:	3b01      	subs	r3, #1
 80032fe:	60a3      	str	r3, [r4, #8]
 8003300:	bb39      	cbnz	r1, 8003352 <_puts_r+0x9e>
 8003302:	2b00      	cmp	r3, #0
 8003304:	da38      	bge.n	8003378 <_puts_r+0xc4>
 8003306:	4622      	mov	r2, r4
 8003308:	210a      	movs	r1, #10
 800330a:	4628      	mov	r0, r5
 800330c:	f000 f8d6 	bl	80034bc <__swbuf_r>
 8003310:	3001      	adds	r0, #1
 8003312:	d011      	beq.n	8003338 <_puts_r+0x84>
 8003314:	250a      	movs	r5, #10
 8003316:	e011      	b.n	800333c <_puts_r+0x88>
 8003318:	4b1b      	ldr	r3, [pc, #108]	; (8003388 <_puts_r+0xd4>)
 800331a:	429c      	cmp	r4, r3
 800331c:	d101      	bne.n	8003322 <_puts_r+0x6e>
 800331e:	68ac      	ldr	r4, [r5, #8]
 8003320:	e7da      	b.n	80032d8 <_puts_r+0x24>
 8003322:	4b1a      	ldr	r3, [pc, #104]	; (800338c <_puts_r+0xd8>)
 8003324:	429c      	cmp	r4, r3
 8003326:	bf08      	it	eq
 8003328:	68ec      	ldreq	r4, [r5, #12]
 800332a:	e7d5      	b.n	80032d8 <_puts_r+0x24>
 800332c:	4621      	mov	r1, r4
 800332e:	4628      	mov	r0, r5
 8003330:	f000 f916 	bl	8003560 <__swsetup_r>
 8003334:	2800      	cmp	r0, #0
 8003336:	d0dd      	beq.n	80032f4 <_puts_r+0x40>
 8003338:	f04f 35ff 	mov.w	r5, #4294967295
 800333c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800333e:	07da      	lsls	r2, r3, #31
 8003340:	d405      	bmi.n	800334e <_puts_r+0x9a>
 8003342:	89a3      	ldrh	r3, [r4, #12]
 8003344:	059b      	lsls	r3, r3, #22
 8003346:	d402      	bmi.n	800334e <_puts_r+0x9a>
 8003348:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800334a:	f000 fb30 	bl	80039ae <__retarget_lock_release_recursive>
 800334e:	4628      	mov	r0, r5
 8003350:	bd70      	pop	{r4, r5, r6, pc}
 8003352:	2b00      	cmp	r3, #0
 8003354:	da04      	bge.n	8003360 <_puts_r+0xac>
 8003356:	69a2      	ldr	r2, [r4, #24]
 8003358:	429a      	cmp	r2, r3
 800335a:	dc06      	bgt.n	800336a <_puts_r+0xb6>
 800335c:	290a      	cmp	r1, #10
 800335e:	d004      	beq.n	800336a <_puts_r+0xb6>
 8003360:	6823      	ldr	r3, [r4, #0]
 8003362:	1c5a      	adds	r2, r3, #1
 8003364:	6022      	str	r2, [r4, #0]
 8003366:	7019      	strb	r1, [r3, #0]
 8003368:	e7c5      	b.n	80032f6 <_puts_r+0x42>
 800336a:	4622      	mov	r2, r4
 800336c:	4628      	mov	r0, r5
 800336e:	f000 f8a5 	bl	80034bc <__swbuf_r>
 8003372:	3001      	adds	r0, #1
 8003374:	d1bf      	bne.n	80032f6 <_puts_r+0x42>
 8003376:	e7df      	b.n	8003338 <_puts_r+0x84>
 8003378:	6823      	ldr	r3, [r4, #0]
 800337a:	250a      	movs	r5, #10
 800337c:	1c5a      	adds	r2, r3, #1
 800337e:	6022      	str	r2, [r4, #0]
 8003380:	701d      	strb	r5, [r3, #0]
 8003382:	e7db      	b.n	800333c <_puts_r+0x88>
 8003384:	080044ec 	.word	0x080044ec
 8003388:	0800450c 	.word	0x0800450c
 800338c:	080044cc 	.word	0x080044cc

08003390 <puts>:
 8003390:	4b02      	ldr	r3, [pc, #8]	; (800339c <puts+0xc>)
 8003392:	4601      	mov	r1, r0
 8003394:	6818      	ldr	r0, [r3, #0]
 8003396:	f7ff bf8d 	b.w	80032b4 <_puts_r>
 800339a:	bf00      	nop
 800339c:	2000000c 	.word	0x2000000c

080033a0 <_strtol_l.isra.0>:
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033a6:	d001      	beq.n	80033ac <_strtol_l.isra.0+0xc>
 80033a8:	2b24      	cmp	r3, #36	; 0x24
 80033aa:	d906      	bls.n	80033ba <_strtol_l.isra.0+0x1a>
 80033ac:	f7ff ff38 	bl	8003220 <__errno>
 80033b0:	2316      	movs	r3, #22
 80033b2:	6003      	str	r3, [r0, #0]
 80033b4:	2000      	movs	r0, #0
 80033b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033ba:	4f3a      	ldr	r7, [pc, #232]	; (80034a4 <_strtol_l.isra.0+0x104>)
 80033bc:	468e      	mov	lr, r1
 80033be:	4676      	mov	r6, lr
 80033c0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80033c4:	5de5      	ldrb	r5, [r4, r7]
 80033c6:	f015 0508 	ands.w	r5, r5, #8
 80033ca:	d1f8      	bne.n	80033be <_strtol_l.isra.0+0x1e>
 80033cc:	2c2d      	cmp	r4, #45	; 0x2d
 80033ce:	d134      	bne.n	800343a <_strtol_l.isra.0+0x9a>
 80033d0:	f89e 4000 	ldrb.w	r4, [lr]
 80033d4:	f04f 0801 	mov.w	r8, #1
 80033d8:	f106 0e02 	add.w	lr, r6, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d05c      	beq.n	800349a <_strtol_l.isra.0+0xfa>
 80033e0:	2b10      	cmp	r3, #16
 80033e2:	d10c      	bne.n	80033fe <_strtol_l.isra.0+0x5e>
 80033e4:	2c30      	cmp	r4, #48	; 0x30
 80033e6:	d10a      	bne.n	80033fe <_strtol_l.isra.0+0x5e>
 80033e8:	f89e 4000 	ldrb.w	r4, [lr]
 80033ec:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80033f0:	2c58      	cmp	r4, #88	; 0x58
 80033f2:	d14d      	bne.n	8003490 <_strtol_l.isra.0+0xf0>
 80033f4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80033f8:	2310      	movs	r3, #16
 80033fa:	f10e 0e02 	add.w	lr, lr, #2
 80033fe:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8003402:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003406:	2600      	movs	r6, #0
 8003408:	fbbc f9f3 	udiv	r9, ip, r3
 800340c:	4635      	mov	r5, r6
 800340e:	fb03 ca19 	mls	sl, r3, r9, ip
 8003412:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8003416:	2f09      	cmp	r7, #9
 8003418:	d818      	bhi.n	800344c <_strtol_l.isra.0+0xac>
 800341a:	463c      	mov	r4, r7
 800341c:	42a3      	cmp	r3, r4
 800341e:	dd24      	ble.n	800346a <_strtol_l.isra.0+0xca>
 8003420:	2e00      	cmp	r6, #0
 8003422:	db1f      	blt.n	8003464 <_strtol_l.isra.0+0xc4>
 8003424:	45a9      	cmp	r9, r5
 8003426:	d31d      	bcc.n	8003464 <_strtol_l.isra.0+0xc4>
 8003428:	d101      	bne.n	800342e <_strtol_l.isra.0+0x8e>
 800342a:	45a2      	cmp	sl, r4
 800342c:	db1a      	blt.n	8003464 <_strtol_l.isra.0+0xc4>
 800342e:	fb05 4503 	mla	r5, r5, r3, r4
 8003432:	2601      	movs	r6, #1
 8003434:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8003438:	e7eb      	b.n	8003412 <_strtol_l.isra.0+0x72>
 800343a:	2c2b      	cmp	r4, #43	; 0x2b
 800343c:	bf08      	it	eq
 800343e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8003442:	46a8      	mov	r8, r5
 8003444:	bf08      	it	eq
 8003446:	f106 0e02 	addeq.w	lr, r6, #2
 800344a:	e7c7      	b.n	80033dc <_strtol_l.isra.0+0x3c>
 800344c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8003450:	2f19      	cmp	r7, #25
 8003452:	d801      	bhi.n	8003458 <_strtol_l.isra.0+0xb8>
 8003454:	3c37      	subs	r4, #55	; 0x37
 8003456:	e7e1      	b.n	800341c <_strtol_l.isra.0+0x7c>
 8003458:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800345c:	2f19      	cmp	r7, #25
 800345e:	d804      	bhi.n	800346a <_strtol_l.isra.0+0xca>
 8003460:	3c57      	subs	r4, #87	; 0x57
 8003462:	e7db      	b.n	800341c <_strtol_l.isra.0+0x7c>
 8003464:	f04f 36ff 	mov.w	r6, #4294967295
 8003468:	e7e4      	b.n	8003434 <_strtol_l.isra.0+0x94>
 800346a:	2e00      	cmp	r6, #0
 800346c:	da05      	bge.n	800347a <_strtol_l.isra.0+0xda>
 800346e:	2322      	movs	r3, #34	; 0x22
 8003470:	6003      	str	r3, [r0, #0]
 8003472:	4665      	mov	r5, ip
 8003474:	b942      	cbnz	r2, 8003488 <_strtol_l.isra.0+0xe8>
 8003476:	4628      	mov	r0, r5
 8003478:	e79d      	b.n	80033b6 <_strtol_l.isra.0+0x16>
 800347a:	f1b8 0f00 	cmp.w	r8, #0
 800347e:	d000      	beq.n	8003482 <_strtol_l.isra.0+0xe2>
 8003480:	426d      	negs	r5, r5
 8003482:	2a00      	cmp	r2, #0
 8003484:	d0f7      	beq.n	8003476 <_strtol_l.isra.0+0xd6>
 8003486:	b10e      	cbz	r6, 800348c <_strtol_l.isra.0+0xec>
 8003488:	f10e 31ff 	add.w	r1, lr, #4294967295
 800348c:	6011      	str	r1, [r2, #0]
 800348e:	e7f2      	b.n	8003476 <_strtol_l.isra.0+0xd6>
 8003490:	2430      	movs	r4, #48	; 0x30
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1b3      	bne.n	80033fe <_strtol_l.isra.0+0x5e>
 8003496:	2308      	movs	r3, #8
 8003498:	e7b1      	b.n	80033fe <_strtol_l.isra.0+0x5e>
 800349a:	2c30      	cmp	r4, #48	; 0x30
 800349c:	d0a4      	beq.n	80033e8 <_strtol_l.isra.0+0x48>
 800349e:	230a      	movs	r3, #10
 80034a0:	e7ad      	b.n	80033fe <_strtol_l.isra.0+0x5e>
 80034a2:	bf00      	nop
 80034a4:	080043c9 	.word	0x080043c9

080034a8 <strtol>:
 80034a8:	4613      	mov	r3, r2
 80034aa:	460a      	mov	r2, r1
 80034ac:	4601      	mov	r1, r0
 80034ae:	4802      	ldr	r0, [pc, #8]	; (80034b8 <strtol+0x10>)
 80034b0:	6800      	ldr	r0, [r0, #0]
 80034b2:	f7ff bf75 	b.w	80033a0 <_strtol_l.isra.0>
 80034b6:	bf00      	nop
 80034b8:	2000000c 	.word	0x2000000c

080034bc <__swbuf_r>:
 80034bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034be:	460e      	mov	r6, r1
 80034c0:	4614      	mov	r4, r2
 80034c2:	4605      	mov	r5, r0
 80034c4:	b118      	cbz	r0, 80034ce <__swbuf_r+0x12>
 80034c6:	6983      	ldr	r3, [r0, #24]
 80034c8:	b90b      	cbnz	r3, 80034ce <__swbuf_r+0x12>
 80034ca:	f000 f9d1 	bl	8003870 <__sinit>
 80034ce:	4b21      	ldr	r3, [pc, #132]	; (8003554 <__swbuf_r+0x98>)
 80034d0:	429c      	cmp	r4, r3
 80034d2:	d12b      	bne.n	800352c <__swbuf_r+0x70>
 80034d4:	686c      	ldr	r4, [r5, #4]
 80034d6:	69a3      	ldr	r3, [r4, #24]
 80034d8:	60a3      	str	r3, [r4, #8]
 80034da:	89a3      	ldrh	r3, [r4, #12]
 80034dc:	071a      	lsls	r2, r3, #28
 80034de:	d52f      	bpl.n	8003540 <__swbuf_r+0x84>
 80034e0:	6923      	ldr	r3, [r4, #16]
 80034e2:	b36b      	cbz	r3, 8003540 <__swbuf_r+0x84>
 80034e4:	6923      	ldr	r3, [r4, #16]
 80034e6:	6820      	ldr	r0, [r4, #0]
 80034e8:	1ac0      	subs	r0, r0, r3
 80034ea:	6963      	ldr	r3, [r4, #20]
 80034ec:	b2f6      	uxtb	r6, r6
 80034ee:	4283      	cmp	r3, r0
 80034f0:	4637      	mov	r7, r6
 80034f2:	dc04      	bgt.n	80034fe <__swbuf_r+0x42>
 80034f4:	4621      	mov	r1, r4
 80034f6:	4628      	mov	r0, r5
 80034f8:	f000 f926 	bl	8003748 <_fflush_r>
 80034fc:	bb30      	cbnz	r0, 800354c <__swbuf_r+0x90>
 80034fe:	68a3      	ldr	r3, [r4, #8]
 8003500:	3b01      	subs	r3, #1
 8003502:	60a3      	str	r3, [r4, #8]
 8003504:	6823      	ldr	r3, [r4, #0]
 8003506:	1c5a      	adds	r2, r3, #1
 8003508:	6022      	str	r2, [r4, #0]
 800350a:	701e      	strb	r6, [r3, #0]
 800350c:	6963      	ldr	r3, [r4, #20]
 800350e:	3001      	adds	r0, #1
 8003510:	4283      	cmp	r3, r0
 8003512:	d004      	beq.n	800351e <__swbuf_r+0x62>
 8003514:	89a3      	ldrh	r3, [r4, #12]
 8003516:	07db      	lsls	r3, r3, #31
 8003518:	d506      	bpl.n	8003528 <__swbuf_r+0x6c>
 800351a:	2e0a      	cmp	r6, #10
 800351c:	d104      	bne.n	8003528 <__swbuf_r+0x6c>
 800351e:	4621      	mov	r1, r4
 8003520:	4628      	mov	r0, r5
 8003522:	f000 f911 	bl	8003748 <_fflush_r>
 8003526:	b988      	cbnz	r0, 800354c <__swbuf_r+0x90>
 8003528:	4638      	mov	r0, r7
 800352a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800352c:	4b0a      	ldr	r3, [pc, #40]	; (8003558 <__swbuf_r+0x9c>)
 800352e:	429c      	cmp	r4, r3
 8003530:	d101      	bne.n	8003536 <__swbuf_r+0x7a>
 8003532:	68ac      	ldr	r4, [r5, #8]
 8003534:	e7cf      	b.n	80034d6 <__swbuf_r+0x1a>
 8003536:	4b09      	ldr	r3, [pc, #36]	; (800355c <__swbuf_r+0xa0>)
 8003538:	429c      	cmp	r4, r3
 800353a:	bf08      	it	eq
 800353c:	68ec      	ldreq	r4, [r5, #12]
 800353e:	e7ca      	b.n	80034d6 <__swbuf_r+0x1a>
 8003540:	4621      	mov	r1, r4
 8003542:	4628      	mov	r0, r5
 8003544:	f000 f80c 	bl	8003560 <__swsetup_r>
 8003548:	2800      	cmp	r0, #0
 800354a:	d0cb      	beq.n	80034e4 <__swbuf_r+0x28>
 800354c:	f04f 37ff 	mov.w	r7, #4294967295
 8003550:	e7ea      	b.n	8003528 <__swbuf_r+0x6c>
 8003552:	bf00      	nop
 8003554:	080044ec 	.word	0x080044ec
 8003558:	0800450c 	.word	0x0800450c
 800355c:	080044cc 	.word	0x080044cc

08003560 <__swsetup_r>:
 8003560:	4b32      	ldr	r3, [pc, #200]	; (800362c <__swsetup_r+0xcc>)
 8003562:	b570      	push	{r4, r5, r6, lr}
 8003564:	681d      	ldr	r5, [r3, #0]
 8003566:	4606      	mov	r6, r0
 8003568:	460c      	mov	r4, r1
 800356a:	b125      	cbz	r5, 8003576 <__swsetup_r+0x16>
 800356c:	69ab      	ldr	r3, [r5, #24]
 800356e:	b913      	cbnz	r3, 8003576 <__swsetup_r+0x16>
 8003570:	4628      	mov	r0, r5
 8003572:	f000 f97d 	bl	8003870 <__sinit>
 8003576:	4b2e      	ldr	r3, [pc, #184]	; (8003630 <__swsetup_r+0xd0>)
 8003578:	429c      	cmp	r4, r3
 800357a:	d10f      	bne.n	800359c <__swsetup_r+0x3c>
 800357c:	686c      	ldr	r4, [r5, #4]
 800357e:	89a3      	ldrh	r3, [r4, #12]
 8003580:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003584:	0719      	lsls	r1, r3, #28
 8003586:	d42c      	bmi.n	80035e2 <__swsetup_r+0x82>
 8003588:	06dd      	lsls	r5, r3, #27
 800358a:	d411      	bmi.n	80035b0 <__swsetup_r+0x50>
 800358c:	2309      	movs	r3, #9
 800358e:	6033      	str	r3, [r6, #0]
 8003590:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003594:	81a3      	strh	r3, [r4, #12]
 8003596:	f04f 30ff 	mov.w	r0, #4294967295
 800359a:	e03e      	b.n	800361a <__swsetup_r+0xba>
 800359c:	4b25      	ldr	r3, [pc, #148]	; (8003634 <__swsetup_r+0xd4>)
 800359e:	429c      	cmp	r4, r3
 80035a0:	d101      	bne.n	80035a6 <__swsetup_r+0x46>
 80035a2:	68ac      	ldr	r4, [r5, #8]
 80035a4:	e7eb      	b.n	800357e <__swsetup_r+0x1e>
 80035a6:	4b24      	ldr	r3, [pc, #144]	; (8003638 <__swsetup_r+0xd8>)
 80035a8:	429c      	cmp	r4, r3
 80035aa:	bf08      	it	eq
 80035ac:	68ec      	ldreq	r4, [r5, #12]
 80035ae:	e7e6      	b.n	800357e <__swsetup_r+0x1e>
 80035b0:	0758      	lsls	r0, r3, #29
 80035b2:	d512      	bpl.n	80035da <__swsetup_r+0x7a>
 80035b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035b6:	b141      	cbz	r1, 80035ca <__swsetup_r+0x6a>
 80035b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035bc:	4299      	cmp	r1, r3
 80035be:	d002      	beq.n	80035c6 <__swsetup_r+0x66>
 80035c0:	4630      	mov	r0, r6
 80035c2:	f000 fa59 	bl	8003a78 <_free_r>
 80035c6:	2300      	movs	r3, #0
 80035c8:	6363      	str	r3, [r4, #52]	; 0x34
 80035ca:	89a3      	ldrh	r3, [r4, #12]
 80035cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80035d0:	81a3      	strh	r3, [r4, #12]
 80035d2:	2300      	movs	r3, #0
 80035d4:	6063      	str	r3, [r4, #4]
 80035d6:	6923      	ldr	r3, [r4, #16]
 80035d8:	6023      	str	r3, [r4, #0]
 80035da:	89a3      	ldrh	r3, [r4, #12]
 80035dc:	f043 0308 	orr.w	r3, r3, #8
 80035e0:	81a3      	strh	r3, [r4, #12]
 80035e2:	6923      	ldr	r3, [r4, #16]
 80035e4:	b94b      	cbnz	r3, 80035fa <__swsetup_r+0x9a>
 80035e6:	89a3      	ldrh	r3, [r4, #12]
 80035e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80035ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035f0:	d003      	beq.n	80035fa <__swsetup_r+0x9a>
 80035f2:	4621      	mov	r1, r4
 80035f4:	4630      	mov	r0, r6
 80035f6:	f000 f9ff 	bl	80039f8 <__smakebuf_r>
 80035fa:	89a0      	ldrh	r0, [r4, #12]
 80035fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003600:	f010 0301 	ands.w	r3, r0, #1
 8003604:	d00a      	beq.n	800361c <__swsetup_r+0xbc>
 8003606:	2300      	movs	r3, #0
 8003608:	60a3      	str	r3, [r4, #8]
 800360a:	6963      	ldr	r3, [r4, #20]
 800360c:	425b      	negs	r3, r3
 800360e:	61a3      	str	r3, [r4, #24]
 8003610:	6923      	ldr	r3, [r4, #16]
 8003612:	b943      	cbnz	r3, 8003626 <__swsetup_r+0xc6>
 8003614:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003618:	d1ba      	bne.n	8003590 <__swsetup_r+0x30>
 800361a:	bd70      	pop	{r4, r5, r6, pc}
 800361c:	0781      	lsls	r1, r0, #30
 800361e:	bf58      	it	pl
 8003620:	6963      	ldrpl	r3, [r4, #20]
 8003622:	60a3      	str	r3, [r4, #8]
 8003624:	e7f4      	b.n	8003610 <__swsetup_r+0xb0>
 8003626:	2000      	movs	r0, #0
 8003628:	e7f7      	b.n	800361a <__swsetup_r+0xba>
 800362a:	bf00      	nop
 800362c:	2000000c 	.word	0x2000000c
 8003630:	080044ec 	.word	0x080044ec
 8003634:	0800450c 	.word	0x0800450c
 8003638:	080044cc 	.word	0x080044cc

0800363c <__sflush_r>:
 800363c:	898a      	ldrh	r2, [r1, #12]
 800363e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003642:	4605      	mov	r5, r0
 8003644:	0710      	lsls	r0, r2, #28
 8003646:	460c      	mov	r4, r1
 8003648:	d458      	bmi.n	80036fc <__sflush_r+0xc0>
 800364a:	684b      	ldr	r3, [r1, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	dc05      	bgt.n	800365c <__sflush_r+0x20>
 8003650:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003652:	2b00      	cmp	r3, #0
 8003654:	dc02      	bgt.n	800365c <__sflush_r+0x20>
 8003656:	2000      	movs	r0, #0
 8003658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800365c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800365e:	2e00      	cmp	r6, #0
 8003660:	d0f9      	beq.n	8003656 <__sflush_r+0x1a>
 8003662:	2300      	movs	r3, #0
 8003664:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003668:	682f      	ldr	r7, [r5, #0]
 800366a:	602b      	str	r3, [r5, #0]
 800366c:	d032      	beq.n	80036d4 <__sflush_r+0x98>
 800366e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003670:	89a3      	ldrh	r3, [r4, #12]
 8003672:	075a      	lsls	r2, r3, #29
 8003674:	d505      	bpl.n	8003682 <__sflush_r+0x46>
 8003676:	6863      	ldr	r3, [r4, #4]
 8003678:	1ac0      	subs	r0, r0, r3
 800367a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800367c:	b10b      	cbz	r3, 8003682 <__sflush_r+0x46>
 800367e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003680:	1ac0      	subs	r0, r0, r3
 8003682:	2300      	movs	r3, #0
 8003684:	4602      	mov	r2, r0
 8003686:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003688:	6a21      	ldr	r1, [r4, #32]
 800368a:	4628      	mov	r0, r5
 800368c:	47b0      	blx	r6
 800368e:	1c43      	adds	r3, r0, #1
 8003690:	89a3      	ldrh	r3, [r4, #12]
 8003692:	d106      	bne.n	80036a2 <__sflush_r+0x66>
 8003694:	6829      	ldr	r1, [r5, #0]
 8003696:	291d      	cmp	r1, #29
 8003698:	d82c      	bhi.n	80036f4 <__sflush_r+0xb8>
 800369a:	4a2a      	ldr	r2, [pc, #168]	; (8003744 <__sflush_r+0x108>)
 800369c:	40ca      	lsrs	r2, r1
 800369e:	07d6      	lsls	r6, r2, #31
 80036a0:	d528      	bpl.n	80036f4 <__sflush_r+0xb8>
 80036a2:	2200      	movs	r2, #0
 80036a4:	6062      	str	r2, [r4, #4]
 80036a6:	04d9      	lsls	r1, r3, #19
 80036a8:	6922      	ldr	r2, [r4, #16]
 80036aa:	6022      	str	r2, [r4, #0]
 80036ac:	d504      	bpl.n	80036b8 <__sflush_r+0x7c>
 80036ae:	1c42      	adds	r2, r0, #1
 80036b0:	d101      	bne.n	80036b6 <__sflush_r+0x7a>
 80036b2:	682b      	ldr	r3, [r5, #0]
 80036b4:	b903      	cbnz	r3, 80036b8 <__sflush_r+0x7c>
 80036b6:	6560      	str	r0, [r4, #84]	; 0x54
 80036b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80036ba:	602f      	str	r7, [r5, #0]
 80036bc:	2900      	cmp	r1, #0
 80036be:	d0ca      	beq.n	8003656 <__sflush_r+0x1a>
 80036c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80036c4:	4299      	cmp	r1, r3
 80036c6:	d002      	beq.n	80036ce <__sflush_r+0x92>
 80036c8:	4628      	mov	r0, r5
 80036ca:	f000 f9d5 	bl	8003a78 <_free_r>
 80036ce:	2000      	movs	r0, #0
 80036d0:	6360      	str	r0, [r4, #52]	; 0x34
 80036d2:	e7c1      	b.n	8003658 <__sflush_r+0x1c>
 80036d4:	6a21      	ldr	r1, [r4, #32]
 80036d6:	2301      	movs	r3, #1
 80036d8:	4628      	mov	r0, r5
 80036da:	47b0      	blx	r6
 80036dc:	1c41      	adds	r1, r0, #1
 80036de:	d1c7      	bne.n	8003670 <__sflush_r+0x34>
 80036e0:	682b      	ldr	r3, [r5, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0c4      	beq.n	8003670 <__sflush_r+0x34>
 80036e6:	2b1d      	cmp	r3, #29
 80036e8:	d001      	beq.n	80036ee <__sflush_r+0xb2>
 80036ea:	2b16      	cmp	r3, #22
 80036ec:	d101      	bne.n	80036f2 <__sflush_r+0xb6>
 80036ee:	602f      	str	r7, [r5, #0]
 80036f0:	e7b1      	b.n	8003656 <__sflush_r+0x1a>
 80036f2:	89a3      	ldrh	r3, [r4, #12]
 80036f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036f8:	81a3      	strh	r3, [r4, #12]
 80036fa:	e7ad      	b.n	8003658 <__sflush_r+0x1c>
 80036fc:	690f      	ldr	r7, [r1, #16]
 80036fe:	2f00      	cmp	r7, #0
 8003700:	d0a9      	beq.n	8003656 <__sflush_r+0x1a>
 8003702:	0793      	lsls	r3, r2, #30
 8003704:	680e      	ldr	r6, [r1, #0]
 8003706:	bf08      	it	eq
 8003708:	694b      	ldreq	r3, [r1, #20]
 800370a:	600f      	str	r7, [r1, #0]
 800370c:	bf18      	it	ne
 800370e:	2300      	movne	r3, #0
 8003710:	eba6 0807 	sub.w	r8, r6, r7
 8003714:	608b      	str	r3, [r1, #8]
 8003716:	f1b8 0f00 	cmp.w	r8, #0
 800371a:	dd9c      	ble.n	8003656 <__sflush_r+0x1a>
 800371c:	6a21      	ldr	r1, [r4, #32]
 800371e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003720:	4643      	mov	r3, r8
 8003722:	463a      	mov	r2, r7
 8003724:	4628      	mov	r0, r5
 8003726:	47b0      	blx	r6
 8003728:	2800      	cmp	r0, #0
 800372a:	dc06      	bgt.n	800373a <__sflush_r+0xfe>
 800372c:	89a3      	ldrh	r3, [r4, #12]
 800372e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003732:	81a3      	strh	r3, [r4, #12]
 8003734:	f04f 30ff 	mov.w	r0, #4294967295
 8003738:	e78e      	b.n	8003658 <__sflush_r+0x1c>
 800373a:	4407      	add	r7, r0
 800373c:	eba8 0800 	sub.w	r8, r8, r0
 8003740:	e7e9      	b.n	8003716 <__sflush_r+0xda>
 8003742:	bf00      	nop
 8003744:	20400001 	.word	0x20400001

08003748 <_fflush_r>:
 8003748:	b538      	push	{r3, r4, r5, lr}
 800374a:	690b      	ldr	r3, [r1, #16]
 800374c:	4605      	mov	r5, r0
 800374e:	460c      	mov	r4, r1
 8003750:	b913      	cbnz	r3, 8003758 <_fflush_r+0x10>
 8003752:	2500      	movs	r5, #0
 8003754:	4628      	mov	r0, r5
 8003756:	bd38      	pop	{r3, r4, r5, pc}
 8003758:	b118      	cbz	r0, 8003762 <_fflush_r+0x1a>
 800375a:	6983      	ldr	r3, [r0, #24]
 800375c:	b90b      	cbnz	r3, 8003762 <_fflush_r+0x1a>
 800375e:	f000 f887 	bl	8003870 <__sinit>
 8003762:	4b14      	ldr	r3, [pc, #80]	; (80037b4 <_fflush_r+0x6c>)
 8003764:	429c      	cmp	r4, r3
 8003766:	d11b      	bne.n	80037a0 <_fflush_r+0x58>
 8003768:	686c      	ldr	r4, [r5, #4]
 800376a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d0ef      	beq.n	8003752 <_fflush_r+0xa>
 8003772:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003774:	07d0      	lsls	r0, r2, #31
 8003776:	d404      	bmi.n	8003782 <_fflush_r+0x3a>
 8003778:	0599      	lsls	r1, r3, #22
 800377a:	d402      	bmi.n	8003782 <_fflush_r+0x3a>
 800377c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800377e:	f000 f915 	bl	80039ac <__retarget_lock_acquire_recursive>
 8003782:	4628      	mov	r0, r5
 8003784:	4621      	mov	r1, r4
 8003786:	f7ff ff59 	bl	800363c <__sflush_r>
 800378a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800378c:	07da      	lsls	r2, r3, #31
 800378e:	4605      	mov	r5, r0
 8003790:	d4e0      	bmi.n	8003754 <_fflush_r+0xc>
 8003792:	89a3      	ldrh	r3, [r4, #12]
 8003794:	059b      	lsls	r3, r3, #22
 8003796:	d4dd      	bmi.n	8003754 <_fflush_r+0xc>
 8003798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800379a:	f000 f908 	bl	80039ae <__retarget_lock_release_recursive>
 800379e:	e7d9      	b.n	8003754 <_fflush_r+0xc>
 80037a0:	4b05      	ldr	r3, [pc, #20]	; (80037b8 <_fflush_r+0x70>)
 80037a2:	429c      	cmp	r4, r3
 80037a4:	d101      	bne.n	80037aa <_fflush_r+0x62>
 80037a6:	68ac      	ldr	r4, [r5, #8]
 80037a8:	e7df      	b.n	800376a <_fflush_r+0x22>
 80037aa:	4b04      	ldr	r3, [pc, #16]	; (80037bc <_fflush_r+0x74>)
 80037ac:	429c      	cmp	r4, r3
 80037ae:	bf08      	it	eq
 80037b0:	68ec      	ldreq	r4, [r5, #12]
 80037b2:	e7da      	b.n	800376a <_fflush_r+0x22>
 80037b4:	080044ec 	.word	0x080044ec
 80037b8:	0800450c 	.word	0x0800450c
 80037bc:	080044cc 	.word	0x080044cc

080037c0 <std>:
 80037c0:	2300      	movs	r3, #0
 80037c2:	b510      	push	{r4, lr}
 80037c4:	4604      	mov	r4, r0
 80037c6:	e9c0 3300 	strd	r3, r3, [r0]
 80037ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037ce:	6083      	str	r3, [r0, #8]
 80037d0:	8181      	strh	r1, [r0, #12]
 80037d2:	6643      	str	r3, [r0, #100]	; 0x64
 80037d4:	81c2      	strh	r2, [r0, #14]
 80037d6:	6183      	str	r3, [r0, #24]
 80037d8:	4619      	mov	r1, r3
 80037da:	2208      	movs	r2, #8
 80037dc:	305c      	adds	r0, #92	; 0x5c
 80037de:	f7ff fd49 	bl	8003274 <memset>
 80037e2:	4b05      	ldr	r3, [pc, #20]	; (80037f8 <std+0x38>)
 80037e4:	6263      	str	r3, [r4, #36]	; 0x24
 80037e6:	4b05      	ldr	r3, [pc, #20]	; (80037fc <std+0x3c>)
 80037e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80037ea:	4b05      	ldr	r3, [pc, #20]	; (8003800 <std+0x40>)
 80037ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80037ee:	4b05      	ldr	r3, [pc, #20]	; (8003804 <std+0x44>)
 80037f0:	6224      	str	r4, [r4, #32]
 80037f2:	6323      	str	r3, [r4, #48]	; 0x30
 80037f4:	bd10      	pop	{r4, pc}
 80037f6:	bf00      	nop
 80037f8:	080041c9 	.word	0x080041c9
 80037fc:	080041eb 	.word	0x080041eb
 8003800:	08004223 	.word	0x08004223
 8003804:	08004247 	.word	0x08004247

08003808 <_cleanup_r>:
 8003808:	4901      	ldr	r1, [pc, #4]	; (8003810 <_cleanup_r+0x8>)
 800380a:	f000 b8af 	b.w	800396c <_fwalk_reent>
 800380e:	bf00      	nop
 8003810:	08003749 	.word	0x08003749

08003814 <__sfmoreglue>:
 8003814:	b570      	push	{r4, r5, r6, lr}
 8003816:	1e4a      	subs	r2, r1, #1
 8003818:	2568      	movs	r5, #104	; 0x68
 800381a:	4355      	muls	r5, r2
 800381c:	460e      	mov	r6, r1
 800381e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003822:	f000 f979 	bl	8003b18 <_malloc_r>
 8003826:	4604      	mov	r4, r0
 8003828:	b140      	cbz	r0, 800383c <__sfmoreglue+0x28>
 800382a:	2100      	movs	r1, #0
 800382c:	e9c0 1600 	strd	r1, r6, [r0]
 8003830:	300c      	adds	r0, #12
 8003832:	60a0      	str	r0, [r4, #8]
 8003834:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003838:	f7ff fd1c 	bl	8003274 <memset>
 800383c:	4620      	mov	r0, r4
 800383e:	bd70      	pop	{r4, r5, r6, pc}

08003840 <__sfp_lock_acquire>:
 8003840:	4801      	ldr	r0, [pc, #4]	; (8003848 <__sfp_lock_acquire+0x8>)
 8003842:	f000 b8b3 	b.w	80039ac <__retarget_lock_acquire_recursive>
 8003846:	bf00      	nop
 8003848:	20000230 	.word	0x20000230

0800384c <__sfp_lock_release>:
 800384c:	4801      	ldr	r0, [pc, #4]	; (8003854 <__sfp_lock_release+0x8>)
 800384e:	f000 b8ae 	b.w	80039ae <__retarget_lock_release_recursive>
 8003852:	bf00      	nop
 8003854:	20000230 	.word	0x20000230

08003858 <__sinit_lock_acquire>:
 8003858:	4801      	ldr	r0, [pc, #4]	; (8003860 <__sinit_lock_acquire+0x8>)
 800385a:	f000 b8a7 	b.w	80039ac <__retarget_lock_acquire_recursive>
 800385e:	bf00      	nop
 8003860:	2000022b 	.word	0x2000022b

08003864 <__sinit_lock_release>:
 8003864:	4801      	ldr	r0, [pc, #4]	; (800386c <__sinit_lock_release+0x8>)
 8003866:	f000 b8a2 	b.w	80039ae <__retarget_lock_release_recursive>
 800386a:	bf00      	nop
 800386c:	2000022b 	.word	0x2000022b

08003870 <__sinit>:
 8003870:	b510      	push	{r4, lr}
 8003872:	4604      	mov	r4, r0
 8003874:	f7ff fff0 	bl	8003858 <__sinit_lock_acquire>
 8003878:	69a3      	ldr	r3, [r4, #24]
 800387a:	b11b      	cbz	r3, 8003884 <__sinit+0x14>
 800387c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003880:	f7ff bff0 	b.w	8003864 <__sinit_lock_release>
 8003884:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003888:	6523      	str	r3, [r4, #80]	; 0x50
 800388a:	4b13      	ldr	r3, [pc, #76]	; (80038d8 <__sinit+0x68>)
 800388c:	4a13      	ldr	r2, [pc, #76]	; (80038dc <__sinit+0x6c>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	62a2      	str	r2, [r4, #40]	; 0x28
 8003892:	42a3      	cmp	r3, r4
 8003894:	bf04      	itt	eq
 8003896:	2301      	moveq	r3, #1
 8003898:	61a3      	streq	r3, [r4, #24]
 800389a:	4620      	mov	r0, r4
 800389c:	f000 f820 	bl	80038e0 <__sfp>
 80038a0:	6060      	str	r0, [r4, #4]
 80038a2:	4620      	mov	r0, r4
 80038a4:	f000 f81c 	bl	80038e0 <__sfp>
 80038a8:	60a0      	str	r0, [r4, #8]
 80038aa:	4620      	mov	r0, r4
 80038ac:	f000 f818 	bl	80038e0 <__sfp>
 80038b0:	2200      	movs	r2, #0
 80038b2:	60e0      	str	r0, [r4, #12]
 80038b4:	2104      	movs	r1, #4
 80038b6:	6860      	ldr	r0, [r4, #4]
 80038b8:	f7ff ff82 	bl	80037c0 <std>
 80038bc:	68a0      	ldr	r0, [r4, #8]
 80038be:	2201      	movs	r2, #1
 80038c0:	2109      	movs	r1, #9
 80038c2:	f7ff ff7d 	bl	80037c0 <std>
 80038c6:	68e0      	ldr	r0, [r4, #12]
 80038c8:	2202      	movs	r2, #2
 80038ca:	2112      	movs	r1, #18
 80038cc:	f7ff ff78 	bl	80037c0 <std>
 80038d0:	2301      	movs	r3, #1
 80038d2:	61a3      	str	r3, [r4, #24]
 80038d4:	e7d2      	b.n	800387c <__sinit+0xc>
 80038d6:	bf00      	nop
 80038d8:	080043c4 	.word	0x080043c4
 80038dc:	08003809 	.word	0x08003809

080038e0 <__sfp>:
 80038e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038e2:	4607      	mov	r7, r0
 80038e4:	f7ff ffac 	bl	8003840 <__sfp_lock_acquire>
 80038e8:	4b1e      	ldr	r3, [pc, #120]	; (8003964 <__sfp+0x84>)
 80038ea:	681e      	ldr	r6, [r3, #0]
 80038ec:	69b3      	ldr	r3, [r6, #24]
 80038ee:	b913      	cbnz	r3, 80038f6 <__sfp+0x16>
 80038f0:	4630      	mov	r0, r6
 80038f2:	f7ff ffbd 	bl	8003870 <__sinit>
 80038f6:	3648      	adds	r6, #72	; 0x48
 80038f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80038fc:	3b01      	subs	r3, #1
 80038fe:	d503      	bpl.n	8003908 <__sfp+0x28>
 8003900:	6833      	ldr	r3, [r6, #0]
 8003902:	b30b      	cbz	r3, 8003948 <__sfp+0x68>
 8003904:	6836      	ldr	r6, [r6, #0]
 8003906:	e7f7      	b.n	80038f8 <__sfp+0x18>
 8003908:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800390c:	b9d5      	cbnz	r5, 8003944 <__sfp+0x64>
 800390e:	4b16      	ldr	r3, [pc, #88]	; (8003968 <__sfp+0x88>)
 8003910:	60e3      	str	r3, [r4, #12]
 8003912:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003916:	6665      	str	r5, [r4, #100]	; 0x64
 8003918:	f000 f847 	bl	80039aa <__retarget_lock_init_recursive>
 800391c:	f7ff ff96 	bl	800384c <__sfp_lock_release>
 8003920:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003924:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003928:	6025      	str	r5, [r4, #0]
 800392a:	61a5      	str	r5, [r4, #24]
 800392c:	2208      	movs	r2, #8
 800392e:	4629      	mov	r1, r5
 8003930:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003934:	f7ff fc9e 	bl	8003274 <memset>
 8003938:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800393c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003940:	4620      	mov	r0, r4
 8003942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003944:	3468      	adds	r4, #104	; 0x68
 8003946:	e7d9      	b.n	80038fc <__sfp+0x1c>
 8003948:	2104      	movs	r1, #4
 800394a:	4638      	mov	r0, r7
 800394c:	f7ff ff62 	bl	8003814 <__sfmoreglue>
 8003950:	4604      	mov	r4, r0
 8003952:	6030      	str	r0, [r6, #0]
 8003954:	2800      	cmp	r0, #0
 8003956:	d1d5      	bne.n	8003904 <__sfp+0x24>
 8003958:	f7ff ff78 	bl	800384c <__sfp_lock_release>
 800395c:	230c      	movs	r3, #12
 800395e:	603b      	str	r3, [r7, #0]
 8003960:	e7ee      	b.n	8003940 <__sfp+0x60>
 8003962:	bf00      	nop
 8003964:	080043c4 	.word	0x080043c4
 8003968:	ffff0001 	.word	0xffff0001

0800396c <_fwalk_reent>:
 800396c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003970:	4606      	mov	r6, r0
 8003972:	4688      	mov	r8, r1
 8003974:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003978:	2700      	movs	r7, #0
 800397a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800397e:	f1b9 0901 	subs.w	r9, r9, #1
 8003982:	d505      	bpl.n	8003990 <_fwalk_reent+0x24>
 8003984:	6824      	ldr	r4, [r4, #0]
 8003986:	2c00      	cmp	r4, #0
 8003988:	d1f7      	bne.n	800397a <_fwalk_reent+0xe>
 800398a:	4638      	mov	r0, r7
 800398c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003990:	89ab      	ldrh	r3, [r5, #12]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d907      	bls.n	80039a6 <_fwalk_reent+0x3a>
 8003996:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800399a:	3301      	adds	r3, #1
 800399c:	d003      	beq.n	80039a6 <_fwalk_reent+0x3a>
 800399e:	4629      	mov	r1, r5
 80039a0:	4630      	mov	r0, r6
 80039a2:	47c0      	blx	r8
 80039a4:	4307      	orrs	r7, r0
 80039a6:	3568      	adds	r5, #104	; 0x68
 80039a8:	e7e9      	b.n	800397e <_fwalk_reent+0x12>

080039aa <__retarget_lock_init_recursive>:
 80039aa:	4770      	bx	lr

080039ac <__retarget_lock_acquire_recursive>:
 80039ac:	4770      	bx	lr

080039ae <__retarget_lock_release_recursive>:
 80039ae:	4770      	bx	lr

080039b0 <__swhatbuf_r>:
 80039b0:	b570      	push	{r4, r5, r6, lr}
 80039b2:	460e      	mov	r6, r1
 80039b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039b8:	2900      	cmp	r1, #0
 80039ba:	b096      	sub	sp, #88	; 0x58
 80039bc:	4614      	mov	r4, r2
 80039be:	461d      	mov	r5, r3
 80039c0:	da07      	bge.n	80039d2 <__swhatbuf_r+0x22>
 80039c2:	2300      	movs	r3, #0
 80039c4:	602b      	str	r3, [r5, #0]
 80039c6:	89b3      	ldrh	r3, [r6, #12]
 80039c8:	061a      	lsls	r2, r3, #24
 80039ca:	d410      	bmi.n	80039ee <__swhatbuf_r+0x3e>
 80039cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039d0:	e00e      	b.n	80039f0 <__swhatbuf_r+0x40>
 80039d2:	466a      	mov	r2, sp
 80039d4:	f000 fc5e 	bl	8004294 <_fstat_r>
 80039d8:	2800      	cmp	r0, #0
 80039da:	dbf2      	blt.n	80039c2 <__swhatbuf_r+0x12>
 80039dc:	9a01      	ldr	r2, [sp, #4]
 80039de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80039e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80039e6:	425a      	negs	r2, r3
 80039e8:	415a      	adcs	r2, r3
 80039ea:	602a      	str	r2, [r5, #0]
 80039ec:	e7ee      	b.n	80039cc <__swhatbuf_r+0x1c>
 80039ee:	2340      	movs	r3, #64	; 0x40
 80039f0:	2000      	movs	r0, #0
 80039f2:	6023      	str	r3, [r4, #0]
 80039f4:	b016      	add	sp, #88	; 0x58
 80039f6:	bd70      	pop	{r4, r5, r6, pc}

080039f8 <__smakebuf_r>:
 80039f8:	898b      	ldrh	r3, [r1, #12]
 80039fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039fc:	079d      	lsls	r5, r3, #30
 80039fe:	4606      	mov	r6, r0
 8003a00:	460c      	mov	r4, r1
 8003a02:	d507      	bpl.n	8003a14 <__smakebuf_r+0x1c>
 8003a04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003a08:	6023      	str	r3, [r4, #0]
 8003a0a:	6123      	str	r3, [r4, #16]
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	6163      	str	r3, [r4, #20]
 8003a10:	b002      	add	sp, #8
 8003a12:	bd70      	pop	{r4, r5, r6, pc}
 8003a14:	ab01      	add	r3, sp, #4
 8003a16:	466a      	mov	r2, sp
 8003a18:	f7ff ffca 	bl	80039b0 <__swhatbuf_r>
 8003a1c:	9900      	ldr	r1, [sp, #0]
 8003a1e:	4605      	mov	r5, r0
 8003a20:	4630      	mov	r0, r6
 8003a22:	f000 f879 	bl	8003b18 <_malloc_r>
 8003a26:	b948      	cbnz	r0, 8003a3c <__smakebuf_r+0x44>
 8003a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a2c:	059a      	lsls	r2, r3, #22
 8003a2e:	d4ef      	bmi.n	8003a10 <__smakebuf_r+0x18>
 8003a30:	f023 0303 	bic.w	r3, r3, #3
 8003a34:	f043 0302 	orr.w	r3, r3, #2
 8003a38:	81a3      	strh	r3, [r4, #12]
 8003a3a:	e7e3      	b.n	8003a04 <__smakebuf_r+0xc>
 8003a3c:	4b0d      	ldr	r3, [pc, #52]	; (8003a74 <__smakebuf_r+0x7c>)
 8003a3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003a40:	89a3      	ldrh	r3, [r4, #12]
 8003a42:	6020      	str	r0, [r4, #0]
 8003a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a48:	81a3      	strh	r3, [r4, #12]
 8003a4a:	9b00      	ldr	r3, [sp, #0]
 8003a4c:	6163      	str	r3, [r4, #20]
 8003a4e:	9b01      	ldr	r3, [sp, #4]
 8003a50:	6120      	str	r0, [r4, #16]
 8003a52:	b15b      	cbz	r3, 8003a6c <__smakebuf_r+0x74>
 8003a54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a58:	4630      	mov	r0, r6
 8003a5a:	f000 fc2d 	bl	80042b8 <_isatty_r>
 8003a5e:	b128      	cbz	r0, 8003a6c <__smakebuf_r+0x74>
 8003a60:	89a3      	ldrh	r3, [r4, #12]
 8003a62:	f023 0303 	bic.w	r3, r3, #3
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	81a3      	strh	r3, [r4, #12]
 8003a6c:	89a0      	ldrh	r0, [r4, #12]
 8003a6e:	4305      	orrs	r5, r0
 8003a70:	81a5      	strh	r5, [r4, #12]
 8003a72:	e7cd      	b.n	8003a10 <__smakebuf_r+0x18>
 8003a74:	08003809 	.word	0x08003809

08003a78 <_free_r>:
 8003a78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003a7a:	2900      	cmp	r1, #0
 8003a7c:	d048      	beq.n	8003b10 <_free_r+0x98>
 8003a7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a82:	9001      	str	r0, [sp, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f1a1 0404 	sub.w	r4, r1, #4
 8003a8a:	bfb8      	it	lt
 8003a8c:	18e4      	addlt	r4, r4, r3
 8003a8e:	f000 fc35 	bl	80042fc <__malloc_lock>
 8003a92:	4a20      	ldr	r2, [pc, #128]	; (8003b14 <_free_r+0x9c>)
 8003a94:	9801      	ldr	r0, [sp, #4]
 8003a96:	6813      	ldr	r3, [r2, #0]
 8003a98:	4615      	mov	r5, r2
 8003a9a:	b933      	cbnz	r3, 8003aaa <_free_r+0x32>
 8003a9c:	6063      	str	r3, [r4, #4]
 8003a9e:	6014      	str	r4, [r2, #0]
 8003aa0:	b003      	add	sp, #12
 8003aa2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003aa6:	f000 bc2f 	b.w	8004308 <__malloc_unlock>
 8003aaa:	42a3      	cmp	r3, r4
 8003aac:	d90b      	bls.n	8003ac6 <_free_r+0x4e>
 8003aae:	6821      	ldr	r1, [r4, #0]
 8003ab0:	1862      	adds	r2, r4, r1
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	bf04      	itt	eq
 8003ab6:	681a      	ldreq	r2, [r3, #0]
 8003ab8:	685b      	ldreq	r3, [r3, #4]
 8003aba:	6063      	str	r3, [r4, #4]
 8003abc:	bf04      	itt	eq
 8003abe:	1852      	addeq	r2, r2, r1
 8003ac0:	6022      	streq	r2, [r4, #0]
 8003ac2:	602c      	str	r4, [r5, #0]
 8003ac4:	e7ec      	b.n	8003aa0 <_free_r+0x28>
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	b10b      	cbz	r3, 8003ad0 <_free_r+0x58>
 8003acc:	42a3      	cmp	r3, r4
 8003ace:	d9fa      	bls.n	8003ac6 <_free_r+0x4e>
 8003ad0:	6811      	ldr	r1, [r2, #0]
 8003ad2:	1855      	adds	r5, r2, r1
 8003ad4:	42a5      	cmp	r5, r4
 8003ad6:	d10b      	bne.n	8003af0 <_free_r+0x78>
 8003ad8:	6824      	ldr	r4, [r4, #0]
 8003ada:	4421      	add	r1, r4
 8003adc:	1854      	adds	r4, r2, r1
 8003ade:	42a3      	cmp	r3, r4
 8003ae0:	6011      	str	r1, [r2, #0]
 8003ae2:	d1dd      	bne.n	8003aa0 <_free_r+0x28>
 8003ae4:	681c      	ldr	r4, [r3, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	6053      	str	r3, [r2, #4]
 8003aea:	4421      	add	r1, r4
 8003aec:	6011      	str	r1, [r2, #0]
 8003aee:	e7d7      	b.n	8003aa0 <_free_r+0x28>
 8003af0:	d902      	bls.n	8003af8 <_free_r+0x80>
 8003af2:	230c      	movs	r3, #12
 8003af4:	6003      	str	r3, [r0, #0]
 8003af6:	e7d3      	b.n	8003aa0 <_free_r+0x28>
 8003af8:	6825      	ldr	r5, [r4, #0]
 8003afa:	1961      	adds	r1, r4, r5
 8003afc:	428b      	cmp	r3, r1
 8003afe:	bf04      	itt	eq
 8003b00:	6819      	ldreq	r1, [r3, #0]
 8003b02:	685b      	ldreq	r3, [r3, #4]
 8003b04:	6063      	str	r3, [r4, #4]
 8003b06:	bf04      	itt	eq
 8003b08:	1949      	addeq	r1, r1, r5
 8003b0a:	6021      	streq	r1, [r4, #0]
 8003b0c:	6054      	str	r4, [r2, #4]
 8003b0e:	e7c7      	b.n	8003aa0 <_free_r+0x28>
 8003b10:	b003      	add	sp, #12
 8003b12:	bd30      	pop	{r4, r5, pc}
 8003b14:	20000094 	.word	0x20000094

08003b18 <_malloc_r>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	1ccd      	adds	r5, r1, #3
 8003b1c:	f025 0503 	bic.w	r5, r5, #3
 8003b20:	3508      	adds	r5, #8
 8003b22:	2d0c      	cmp	r5, #12
 8003b24:	bf38      	it	cc
 8003b26:	250c      	movcc	r5, #12
 8003b28:	2d00      	cmp	r5, #0
 8003b2a:	4606      	mov	r6, r0
 8003b2c:	db01      	blt.n	8003b32 <_malloc_r+0x1a>
 8003b2e:	42a9      	cmp	r1, r5
 8003b30:	d903      	bls.n	8003b3a <_malloc_r+0x22>
 8003b32:	230c      	movs	r3, #12
 8003b34:	6033      	str	r3, [r6, #0]
 8003b36:	2000      	movs	r0, #0
 8003b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b3a:	f000 fbdf 	bl	80042fc <__malloc_lock>
 8003b3e:	4921      	ldr	r1, [pc, #132]	; (8003bc4 <_malloc_r+0xac>)
 8003b40:	680a      	ldr	r2, [r1, #0]
 8003b42:	4614      	mov	r4, r2
 8003b44:	b99c      	cbnz	r4, 8003b6e <_malloc_r+0x56>
 8003b46:	4f20      	ldr	r7, [pc, #128]	; (8003bc8 <_malloc_r+0xb0>)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	b923      	cbnz	r3, 8003b56 <_malloc_r+0x3e>
 8003b4c:	4621      	mov	r1, r4
 8003b4e:	4630      	mov	r0, r6
 8003b50:	f000 fb2a 	bl	80041a8 <_sbrk_r>
 8003b54:	6038      	str	r0, [r7, #0]
 8003b56:	4629      	mov	r1, r5
 8003b58:	4630      	mov	r0, r6
 8003b5a:	f000 fb25 	bl	80041a8 <_sbrk_r>
 8003b5e:	1c43      	adds	r3, r0, #1
 8003b60:	d123      	bne.n	8003baa <_malloc_r+0x92>
 8003b62:	230c      	movs	r3, #12
 8003b64:	6033      	str	r3, [r6, #0]
 8003b66:	4630      	mov	r0, r6
 8003b68:	f000 fbce 	bl	8004308 <__malloc_unlock>
 8003b6c:	e7e3      	b.n	8003b36 <_malloc_r+0x1e>
 8003b6e:	6823      	ldr	r3, [r4, #0]
 8003b70:	1b5b      	subs	r3, r3, r5
 8003b72:	d417      	bmi.n	8003ba4 <_malloc_r+0x8c>
 8003b74:	2b0b      	cmp	r3, #11
 8003b76:	d903      	bls.n	8003b80 <_malloc_r+0x68>
 8003b78:	6023      	str	r3, [r4, #0]
 8003b7a:	441c      	add	r4, r3
 8003b7c:	6025      	str	r5, [r4, #0]
 8003b7e:	e004      	b.n	8003b8a <_malloc_r+0x72>
 8003b80:	6863      	ldr	r3, [r4, #4]
 8003b82:	42a2      	cmp	r2, r4
 8003b84:	bf0c      	ite	eq
 8003b86:	600b      	streq	r3, [r1, #0]
 8003b88:	6053      	strne	r3, [r2, #4]
 8003b8a:	4630      	mov	r0, r6
 8003b8c:	f000 fbbc 	bl	8004308 <__malloc_unlock>
 8003b90:	f104 000b 	add.w	r0, r4, #11
 8003b94:	1d23      	adds	r3, r4, #4
 8003b96:	f020 0007 	bic.w	r0, r0, #7
 8003b9a:	1ac2      	subs	r2, r0, r3
 8003b9c:	d0cc      	beq.n	8003b38 <_malloc_r+0x20>
 8003b9e:	1a1b      	subs	r3, r3, r0
 8003ba0:	50a3      	str	r3, [r4, r2]
 8003ba2:	e7c9      	b.n	8003b38 <_malloc_r+0x20>
 8003ba4:	4622      	mov	r2, r4
 8003ba6:	6864      	ldr	r4, [r4, #4]
 8003ba8:	e7cc      	b.n	8003b44 <_malloc_r+0x2c>
 8003baa:	1cc4      	adds	r4, r0, #3
 8003bac:	f024 0403 	bic.w	r4, r4, #3
 8003bb0:	42a0      	cmp	r0, r4
 8003bb2:	d0e3      	beq.n	8003b7c <_malloc_r+0x64>
 8003bb4:	1a21      	subs	r1, r4, r0
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f000 faf6 	bl	80041a8 <_sbrk_r>
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	d1dd      	bne.n	8003b7c <_malloc_r+0x64>
 8003bc0:	e7cf      	b.n	8003b62 <_malloc_r+0x4a>
 8003bc2:	bf00      	nop
 8003bc4:	20000094 	.word	0x20000094
 8003bc8:	20000098 	.word	0x20000098

08003bcc <__sfputc_r>:
 8003bcc:	6893      	ldr	r3, [r2, #8]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	b410      	push	{r4}
 8003bd4:	6093      	str	r3, [r2, #8]
 8003bd6:	da08      	bge.n	8003bea <__sfputc_r+0x1e>
 8003bd8:	6994      	ldr	r4, [r2, #24]
 8003bda:	42a3      	cmp	r3, r4
 8003bdc:	db01      	blt.n	8003be2 <__sfputc_r+0x16>
 8003bde:	290a      	cmp	r1, #10
 8003be0:	d103      	bne.n	8003bea <__sfputc_r+0x1e>
 8003be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003be6:	f7ff bc69 	b.w	80034bc <__swbuf_r>
 8003bea:	6813      	ldr	r3, [r2, #0]
 8003bec:	1c58      	adds	r0, r3, #1
 8003bee:	6010      	str	r0, [r2, #0]
 8003bf0:	7019      	strb	r1, [r3, #0]
 8003bf2:	4608      	mov	r0, r1
 8003bf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bf8:	4770      	bx	lr

08003bfa <__sfputs_r>:
 8003bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bfc:	4606      	mov	r6, r0
 8003bfe:	460f      	mov	r7, r1
 8003c00:	4614      	mov	r4, r2
 8003c02:	18d5      	adds	r5, r2, r3
 8003c04:	42ac      	cmp	r4, r5
 8003c06:	d101      	bne.n	8003c0c <__sfputs_r+0x12>
 8003c08:	2000      	movs	r0, #0
 8003c0a:	e007      	b.n	8003c1c <__sfputs_r+0x22>
 8003c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c10:	463a      	mov	r2, r7
 8003c12:	4630      	mov	r0, r6
 8003c14:	f7ff ffda 	bl	8003bcc <__sfputc_r>
 8003c18:	1c43      	adds	r3, r0, #1
 8003c1a:	d1f3      	bne.n	8003c04 <__sfputs_r+0xa>
 8003c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c20 <_vfiprintf_r>:
 8003c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c24:	460d      	mov	r5, r1
 8003c26:	b09d      	sub	sp, #116	; 0x74
 8003c28:	4614      	mov	r4, r2
 8003c2a:	4698      	mov	r8, r3
 8003c2c:	4606      	mov	r6, r0
 8003c2e:	b118      	cbz	r0, 8003c38 <_vfiprintf_r+0x18>
 8003c30:	6983      	ldr	r3, [r0, #24]
 8003c32:	b90b      	cbnz	r3, 8003c38 <_vfiprintf_r+0x18>
 8003c34:	f7ff fe1c 	bl	8003870 <__sinit>
 8003c38:	4b89      	ldr	r3, [pc, #548]	; (8003e60 <_vfiprintf_r+0x240>)
 8003c3a:	429d      	cmp	r5, r3
 8003c3c:	d11b      	bne.n	8003c76 <_vfiprintf_r+0x56>
 8003c3e:	6875      	ldr	r5, [r6, #4]
 8003c40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c42:	07d9      	lsls	r1, r3, #31
 8003c44:	d405      	bmi.n	8003c52 <_vfiprintf_r+0x32>
 8003c46:	89ab      	ldrh	r3, [r5, #12]
 8003c48:	059a      	lsls	r2, r3, #22
 8003c4a:	d402      	bmi.n	8003c52 <_vfiprintf_r+0x32>
 8003c4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c4e:	f7ff fead 	bl	80039ac <__retarget_lock_acquire_recursive>
 8003c52:	89ab      	ldrh	r3, [r5, #12]
 8003c54:	071b      	lsls	r3, r3, #28
 8003c56:	d501      	bpl.n	8003c5c <_vfiprintf_r+0x3c>
 8003c58:	692b      	ldr	r3, [r5, #16]
 8003c5a:	b9eb      	cbnz	r3, 8003c98 <_vfiprintf_r+0x78>
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	4630      	mov	r0, r6
 8003c60:	f7ff fc7e 	bl	8003560 <__swsetup_r>
 8003c64:	b1c0      	cbz	r0, 8003c98 <_vfiprintf_r+0x78>
 8003c66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c68:	07dc      	lsls	r4, r3, #31
 8003c6a:	d50e      	bpl.n	8003c8a <_vfiprintf_r+0x6a>
 8003c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c70:	b01d      	add	sp, #116	; 0x74
 8003c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c76:	4b7b      	ldr	r3, [pc, #492]	; (8003e64 <_vfiprintf_r+0x244>)
 8003c78:	429d      	cmp	r5, r3
 8003c7a:	d101      	bne.n	8003c80 <_vfiprintf_r+0x60>
 8003c7c:	68b5      	ldr	r5, [r6, #8]
 8003c7e:	e7df      	b.n	8003c40 <_vfiprintf_r+0x20>
 8003c80:	4b79      	ldr	r3, [pc, #484]	; (8003e68 <_vfiprintf_r+0x248>)
 8003c82:	429d      	cmp	r5, r3
 8003c84:	bf08      	it	eq
 8003c86:	68f5      	ldreq	r5, [r6, #12]
 8003c88:	e7da      	b.n	8003c40 <_vfiprintf_r+0x20>
 8003c8a:	89ab      	ldrh	r3, [r5, #12]
 8003c8c:	0598      	lsls	r0, r3, #22
 8003c8e:	d4ed      	bmi.n	8003c6c <_vfiprintf_r+0x4c>
 8003c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c92:	f7ff fe8c 	bl	80039ae <__retarget_lock_release_recursive>
 8003c96:	e7e9      	b.n	8003c6c <_vfiprintf_r+0x4c>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8003c9c:	2320      	movs	r3, #32
 8003c9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ca2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ca6:	2330      	movs	r3, #48	; 0x30
 8003ca8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003e6c <_vfiprintf_r+0x24c>
 8003cac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cb0:	f04f 0901 	mov.w	r9, #1
 8003cb4:	4623      	mov	r3, r4
 8003cb6:	469a      	mov	sl, r3
 8003cb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cbc:	b10a      	cbz	r2, 8003cc2 <_vfiprintf_r+0xa2>
 8003cbe:	2a25      	cmp	r2, #37	; 0x25
 8003cc0:	d1f9      	bne.n	8003cb6 <_vfiprintf_r+0x96>
 8003cc2:	ebba 0b04 	subs.w	fp, sl, r4
 8003cc6:	d00b      	beq.n	8003ce0 <_vfiprintf_r+0xc0>
 8003cc8:	465b      	mov	r3, fp
 8003cca:	4622      	mov	r2, r4
 8003ccc:	4629      	mov	r1, r5
 8003cce:	4630      	mov	r0, r6
 8003cd0:	f7ff ff93 	bl	8003bfa <__sfputs_r>
 8003cd4:	3001      	adds	r0, #1
 8003cd6:	f000 80aa 	beq.w	8003e2e <_vfiprintf_r+0x20e>
 8003cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cdc:	445a      	add	r2, fp
 8003cde:	9209      	str	r2, [sp, #36]	; 0x24
 8003ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 80a2 	beq.w	8003e2e <_vfiprintf_r+0x20e>
 8003cea:	2300      	movs	r3, #0
 8003cec:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003cf4:	f10a 0a01 	add.w	sl, sl, #1
 8003cf8:	9304      	str	r3, [sp, #16]
 8003cfa:	9307      	str	r3, [sp, #28]
 8003cfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d00:	931a      	str	r3, [sp, #104]	; 0x68
 8003d02:	4654      	mov	r4, sl
 8003d04:	2205      	movs	r2, #5
 8003d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d0a:	4858      	ldr	r0, [pc, #352]	; (8003e6c <_vfiprintf_r+0x24c>)
 8003d0c:	f7fc fa68 	bl	80001e0 <memchr>
 8003d10:	9a04      	ldr	r2, [sp, #16]
 8003d12:	b9d8      	cbnz	r0, 8003d4c <_vfiprintf_r+0x12c>
 8003d14:	06d1      	lsls	r1, r2, #27
 8003d16:	bf44      	itt	mi
 8003d18:	2320      	movmi	r3, #32
 8003d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d1e:	0713      	lsls	r3, r2, #28
 8003d20:	bf44      	itt	mi
 8003d22:	232b      	movmi	r3, #43	; 0x2b
 8003d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d28:	f89a 3000 	ldrb.w	r3, [sl]
 8003d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8003d2e:	d015      	beq.n	8003d5c <_vfiprintf_r+0x13c>
 8003d30:	9a07      	ldr	r2, [sp, #28]
 8003d32:	4654      	mov	r4, sl
 8003d34:	2000      	movs	r0, #0
 8003d36:	f04f 0c0a 	mov.w	ip, #10
 8003d3a:	4621      	mov	r1, r4
 8003d3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d40:	3b30      	subs	r3, #48	; 0x30
 8003d42:	2b09      	cmp	r3, #9
 8003d44:	d94e      	bls.n	8003de4 <_vfiprintf_r+0x1c4>
 8003d46:	b1b0      	cbz	r0, 8003d76 <_vfiprintf_r+0x156>
 8003d48:	9207      	str	r2, [sp, #28]
 8003d4a:	e014      	b.n	8003d76 <_vfiprintf_r+0x156>
 8003d4c:	eba0 0308 	sub.w	r3, r0, r8
 8003d50:	fa09 f303 	lsl.w	r3, r9, r3
 8003d54:	4313      	orrs	r3, r2
 8003d56:	9304      	str	r3, [sp, #16]
 8003d58:	46a2      	mov	sl, r4
 8003d5a:	e7d2      	b.n	8003d02 <_vfiprintf_r+0xe2>
 8003d5c:	9b03      	ldr	r3, [sp, #12]
 8003d5e:	1d19      	adds	r1, r3, #4
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	9103      	str	r1, [sp, #12]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bfbb      	ittet	lt
 8003d68:	425b      	neglt	r3, r3
 8003d6a:	f042 0202 	orrlt.w	r2, r2, #2
 8003d6e:	9307      	strge	r3, [sp, #28]
 8003d70:	9307      	strlt	r3, [sp, #28]
 8003d72:	bfb8      	it	lt
 8003d74:	9204      	strlt	r2, [sp, #16]
 8003d76:	7823      	ldrb	r3, [r4, #0]
 8003d78:	2b2e      	cmp	r3, #46	; 0x2e
 8003d7a:	d10c      	bne.n	8003d96 <_vfiprintf_r+0x176>
 8003d7c:	7863      	ldrb	r3, [r4, #1]
 8003d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8003d80:	d135      	bne.n	8003dee <_vfiprintf_r+0x1ce>
 8003d82:	9b03      	ldr	r3, [sp, #12]
 8003d84:	1d1a      	adds	r2, r3, #4
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	9203      	str	r2, [sp, #12]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	bfb8      	it	lt
 8003d8e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003d92:	3402      	adds	r4, #2
 8003d94:	9305      	str	r3, [sp, #20]
 8003d96:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003e7c <_vfiprintf_r+0x25c>
 8003d9a:	7821      	ldrb	r1, [r4, #0]
 8003d9c:	2203      	movs	r2, #3
 8003d9e:	4650      	mov	r0, sl
 8003da0:	f7fc fa1e 	bl	80001e0 <memchr>
 8003da4:	b140      	cbz	r0, 8003db8 <_vfiprintf_r+0x198>
 8003da6:	2340      	movs	r3, #64	; 0x40
 8003da8:	eba0 000a 	sub.w	r0, r0, sl
 8003dac:	fa03 f000 	lsl.w	r0, r3, r0
 8003db0:	9b04      	ldr	r3, [sp, #16]
 8003db2:	4303      	orrs	r3, r0
 8003db4:	3401      	adds	r4, #1
 8003db6:	9304      	str	r3, [sp, #16]
 8003db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dbc:	482c      	ldr	r0, [pc, #176]	; (8003e70 <_vfiprintf_r+0x250>)
 8003dbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dc2:	2206      	movs	r2, #6
 8003dc4:	f7fc fa0c 	bl	80001e0 <memchr>
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	d03f      	beq.n	8003e4c <_vfiprintf_r+0x22c>
 8003dcc:	4b29      	ldr	r3, [pc, #164]	; (8003e74 <_vfiprintf_r+0x254>)
 8003dce:	bb1b      	cbnz	r3, 8003e18 <_vfiprintf_r+0x1f8>
 8003dd0:	9b03      	ldr	r3, [sp, #12]
 8003dd2:	3307      	adds	r3, #7
 8003dd4:	f023 0307 	bic.w	r3, r3, #7
 8003dd8:	3308      	adds	r3, #8
 8003dda:	9303      	str	r3, [sp, #12]
 8003ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dde:	443b      	add	r3, r7
 8003de0:	9309      	str	r3, [sp, #36]	; 0x24
 8003de2:	e767      	b.n	8003cb4 <_vfiprintf_r+0x94>
 8003de4:	fb0c 3202 	mla	r2, ip, r2, r3
 8003de8:	460c      	mov	r4, r1
 8003dea:	2001      	movs	r0, #1
 8003dec:	e7a5      	b.n	8003d3a <_vfiprintf_r+0x11a>
 8003dee:	2300      	movs	r3, #0
 8003df0:	3401      	adds	r4, #1
 8003df2:	9305      	str	r3, [sp, #20]
 8003df4:	4619      	mov	r1, r3
 8003df6:	f04f 0c0a 	mov.w	ip, #10
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e00:	3a30      	subs	r2, #48	; 0x30
 8003e02:	2a09      	cmp	r2, #9
 8003e04:	d903      	bls.n	8003e0e <_vfiprintf_r+0x1ee>
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0c5      	beq.n	8003d96 <_vfiprintf_r+0x176>
 8003e0a:	9105      	str	r1, [sp, #20]
 8003e0c:	e7c3      	b.n	8003d96 <_vfiprintf_r+0x176>
 8003e0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e12:	4604      	mov	r4, r0
 8003e14:	2301      	movs	r3, #1
 8003e16:	e7f0      	b.n	8003dfa <_vfiprintf_r+0x1da>
 8003e18:	ab03      	add	r3, sp, #12
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	462a      	mov	r2, r5
 8003e1e:	4b16      	ldr	r3, [pc, #88]	; (8003e78 <_vfiprintf_r+0x258>)
 8003e20:	a904      	add	r1, sp, #16
 8003e22:	4630      	mov	r0, r6
 8003e24:	f3af 8000 	nop.w
 8003e28:	4607      	mov	r7, r0
 8003e2a:	1c78      	adds	r0, r7, #1
 8003e2c:	d1d6      	bne.n	8003ddc <_vfiprintf_r+0x1bc>
 8003e2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e30:	07d9      	lsls	r1, r3, #31
 8003e32:	d405      	bmi.n	8003e40 <_vfiprintf_r+0x220>
 8003e34:	89ab      	ldrh	r3, [r5, #12]
 8003e36:	059a      	lsls	r2, r3, #22
 8003e38:	d402      	bmi.n	8003e40 <_vfiprintf_r+0x220>
 8003e3a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e3c:	f7ff fdb7 	bl	80039ae <__retarget_lock_release_recursive>
 8003e40:	89ab      	ldrh	r3, [r5, #12]
 8003e42:	065b      	lsls	r3, r3, #25
 8003e44:	f53f af12 	bmi.w	8003c6c <_vfiprintf_r+0x4c>
 8003e48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e4a:	e711      	b.n	8003c70 <_vfiprintf_r+0x50>
 8003e4c:	ab03      	add	r3, sp, #12
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	462a      	mov	r2, r5
 8003e52:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <_vfiprintf_r+0x258>)
 8003e54:	a904      	add	r1, sp, #16
 8003e56:	4630      	mov	r0, r6
 8003e58:	f000 f880 	bl	8003f5c <_printf_i>
 8003e5c:	e7e4      	b.n	8003e28 <_vfiprintf_r+0x208>
 8003e5e:	bf00      	nop
 8003e60:	080044ec 	.word	0x080044ec
 8003e64:	0800450c 	.word	0x0800450c
 8003e68:	080044cc 	.word	0x080044cc
 8003e6c:	0800452c 	.word	0x0800452c
 8003e70:	08004536 	.word	0x08004536
 8003e74:	00000000 	.word	0x00000000
 8003e78:	08003bfb 	.word	0x08003bfb
 8003e7c:	08004532 	.word	0x08004532

08003e80 <_printf_common>:
 8003e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e84:	4616      	mov	r6, r2
 8003e86:	4699      	mov	r9, r3
 8003e88:	688a      	ldr	r2, [r1, #8]
 8003e8a:	690b      	ldr	r3, [r1, #16]
 8003e8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e90:	4293      	cmp	r3, r2
 8003e92:	bfb8      	it	lt
 8003e94:	4613      	movlt	r3, r2
 8003e96:	6033      	str	r3, [r6, #0]
 8003e98:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e9c:	4607      	mov	r7, r0
 8003e9e:	460c      	mov	r4, r1
 8003ea0:	b10a      	cbz	r2, 8003ea6 <_printf_common+0x26>
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	6033      	str	r3, [r6, #0]
 8003ea6:	6823      	ldr	r3, [r4, #0]
 8003ea8:	0699      	lsls	r1, r3, #26
 8003eaa:	bf42      	ittt	mi
 8003eac:	6833      	ldrmi	r3, [r6, #0]
 8003eae:	3302      	addmi	r3, #2
 8003eb0:	6033      	strmi	r3, [r6, #0]
 8003eb2:	6825      	ldr	r5, [r4, #0]
 8003eb4:	f015 0506 	ands.w	r5, r5, #6
 8003eb8:	d106      	bne.n	8003ec8 <_printf_common+0x48>
 8003eba:	f104 0a19 	add.w	sl, r4, #25
 8003ebe:	68e3      	ldr	r3, [r4, #12]
 8003ec0:	6832      	ldr	r2, [r6, #0]
 8003ec2:	1a9b      	subs	r3, r3, r2
 8003ec4:	42ab      	cmp	r3, r5
 8003ec6:	dc26      	bgt.n	8003f16 <_printf_common+0x96>
 8003ec8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ecc:	1e13      	subs	r3, r2, #0
 8003ece:	6822      	ldr	r2, [r4, #0]
 8003ed0:	bf18      	it	ne
 8003ed2:	2301      	movne	r3, #1
 8003ed4:	0692      	lsls	r2, r2, #26
 8003ed6:	d42b      	bmi.n	8003f30 <_printf_common+0xb0>
 8003ed8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003edc:	4649      	mov	r1, r9
 8003ede:	4638      	mov	r0, r7
 8003ee0:	47c0      	blx	r8
 8003ee2:	3001      	adds	r0, #1
 8003ee4:	d01e      	beq.n	8003f24 <_printf_common+0xa4>
 8003ee6:	6823      	ldr	r3, [r4, #0]
 8003ee8:	68e5      	ldr	r5, [r4, #12]
 8003eea:	6832      	ldr	r2, [r6, #0]
 8003eec:	f003 0306 	and.w	r3, r3, #6
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	bf08      	it	eq
 8003ef4:	1aad      	subeq	r5, r5, r2
 8003ef6:	68a3      	ldr	r3, [r4, #8]
 8003ef8:	6922      	ldr	r2, [r4, #16]
 8003efa:	bf0c      	ite	eq
 8003efc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f00:	2500      	movne	r5, #0
 8003f02:	4293      	cmp	r3, r2
 8003f04:	bfc4      	itt	gt
 8003f06:	1a9b      	subgt	r3, r3, r2
 8003f08:	18ed      	addgt	r5, r5, r3
 8003f0a:	2600      	movs	r6, #0
 8003f0c:	341a      	adds	r4, #26
 8003f0e:	42b5      	cmp	r5, r6
 8003f10:	d11a      	bne.n	8003f48 <_printf_common+0xc8>
 8003f12:	2000      	movs	r0, #0
 8003f14:	e008      	b.n	8003f28 <_printf_common+0xa8>
 8003f16:	2301      	movs	r3, #1
 8003f18:	4652      	mov	r2, sl
 8003f1a:	4649      	mov	r1, r9
 8003f1c:	4638      	mov	r0, r7
 8003f1e:	47c0      	blx	r8
 8003f20:	3001      	adds	r0, #1
 8003f22:	d103      	bne.n	8003f2c <_printf_common+0xac>
 8003f24:	f04f 30ff 	mov.w	r0, #4294967295
 8003f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f2c:	3501      	adds	r5, #1
 8003f2e:	e7c6      	b.n	8003ebe <_printf_common+0x3e>
 8003f30:	18e1      	adds	r1, r4, r3
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	2030      	movs	r0, #48	; 0x30
 8003f36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f3a:	4422      	add	r2, r4
 8003f3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f44:	3302      	adds	r3, #2
 8003f46:	e7c7      	b.n	8003ed8 <_printf_common+0x58>
 8003f48:	2301      	movs	r3, #1
 8003f4a:	4622      	mov	r2, r4
 8003f4c:	4649      	mov	r1, r9
 8003f4e:	4638      	mov	r0, r7
 8003f50:	47c0      	blx	r8
 8003f52:	3001      	adds	r0, #1
 8003f54:	d0e6      	beq.n	8003f24 <_printf_common+0xa4>
 8003f56:	3601      	adds	r6, #1
 8003f58:	e7d9      	b.n	8003f0e <_printf_common+0x8e>
	...

08003f5c <_printf_i>:
 8003f5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f60:	460c      	mov	r4, r1
 8003f62:	4691      	mov	r9, r2
 8003f64:	7e27      	ldrb	r7, [r4, #24]
 8003f66:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003f68:	2f78      	cmp	r7, #120	; 0x78
 8003f6a:	4680      	mov	r8, r0
 8003f6c:	469a      	mov	sl, r3
 8003f6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f72:	d807      	bhi.n	8003f84 <_printf_i+0x28>
 8003f74:	2f62      	cmp	r7, #98	; 0x62
 8003f76:	d80a      	bhi.n	8003f8e <_printf_i+0x32>
 8003f78:	2f00      	cmp	r7, #0
 8003f7a:	f000 80d8 	beq.w	800412e <_printf_i+0x1d2>
 8003f7e:	2f58      	cmp	r7, #88	; 0x58
 8003f80:	f000 80a3 	beq.w	80040ca <_printf_i+0x16e>
 8003f84:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f8c:	e03a      	b.n	8004004 <_printf_i+0xa8>
 8003f8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f92:	2b15      	cmp	r3, #21
 8003f94:	d8f6      	bhi.n	8003f84 <_printf_i+0x28>
 8003f96:	a001      	add	r0, pc, #4	; (adr r0, 8003f9c <_printf_i+0x40>)
 8003f98:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003f9c:	08003ff5 	.word	0x08003ff5
 8003fa0:	08004009 	.word	0x08004009
 8003fa4:	08003f85 	.word	0x08003f85
 8003fa8:	08003f85 	.word	0x08003f85
 8003fac:	08003f85 	.word	0x08003f85
 8003fb0:	08003f85 	.word	0x08003f85
 8003fb4:	08004009 	.word	0x08004009
 8003fb8:	08003f85 	.word	0x08003f85
 8003fbc:	08003f85 	.word	0x08003f85
 8003fc0:	08003f85 	.word	0x08003f85
 8003fc4:	08003f85 	.word	0x08003f85
 8003fc8:	08004115 	.word	0x08004115
 8003fcc:	08004039 	.word	0x08004039
 8003fd0:	080040f7 	.word	0x080040f7
 8003fd4:	08003f85 	.word	0x08003f85
 8003fd8:	08003f85 	.word	0x08003f85
 8003fdc:	08004137 	.word	0x08004137
 8003fe0:	08003f85 	.word	0x08003f85
 8003fe4:	08004039 	.word	0x08004039
 8003fe8:	08003f85 	.word	0x08003f85
 8003fec:	08003f85 	.word	0x08003f85
 8003ff0:	080040ff 	.word	0x080040ff
 8003ff4:	680b      	ldr	r3, [r1, #0]
 8003ff6:	1d1a      	adds	r2, r3, #4
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	600a      	str	r2, [r1, #0]
 8003ffc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004000:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004004:	2301      	movs	r3, #1
 8004006:	e0a3      	b.n	8004150 <_printf_i+0x1f4>
 8004008:	6825      	ldr	r5, [r4, #0]
 800400a:	6808      	ldr	r0, [r1, #0]
 800400c:	062e      	lsls	r6, r5, #24
 800400e:	f100 0304 	add.w	r3, r0, #4
 8004012:	d50a      	bpl.n	800402a <_printf_i+0xce>
 8004014:	6805      	ldr	r5, [r0, #0]
 8004016:	600b      	str	r3, [r1, #0]
 8004018:	2d00      	cmp	r5, #0
 800401a:	da03      	bge.n	8004024 <_printf_i+0xc8>
 800401c:	232d      	movs	r3, #45	; 0x2d
 800401e:	426d      	negs	r5, r5
 8004020:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004024:	485e      	ldr	r0, [pc, #376]	; (80041a0 <_printf_i+0x244>)
 8004026:	230a      	movs	r3, #10
 8004028:	e019      	b.n	800405e <_printf_i+0x102>
 800402a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800402e:	6805      	ldr	r5, [r0, #0]
 8004030:	600b      	str	r3, [r1, #0]
 8004032:	bf18      	it	ne
 8004034:	b22d      	sxthne	r5, r5
 8004036:	e7ef      	b.n	8004018 <_printf_i+0xbc>
 8004038:	680b      	ldr	r3, [r1, #0]
 800403a:	6825      	ldr	r5, [r4, #0]
 800403c:	1d18      	adds	r0, r3, #4
 800403e:	6008      	str	r0, [r1, #0]
 8004040:	0628      	lsls	r0, r5, #24
 8004042:	d501      	bpl.n	8004048 <_printf_i+0xec>
 8004044:	681d      	ldr	r5, [r3, #0]
 8004046:	e002      	b.n	800404e <_printf_i+0xf2>
 8004048:	0669      	lsls	r1, r5, #25
 800404a:	d5fb      	bpl.n	8004044 <_printf_i+0xe8>
 800404c:	881d      	ldrh	r5, [r3, #0]
 800404e:	4854      	ldr	r0, [pc, #336]	; (80041a0 <_printf_i+0x244>)
 8004050:	2f6f      	cmp	r7, #111	; 0x6f
 8004052:	bf0c      	ite	eq
 8004054:	2308      	moveq	r3, #8
 8004056:	230a      	movne	r3, #10
 8004058:	2100      	movs	r1, #0
 800405a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800405e:	6866      	ldr	r6, [r4, #4]
 8004060:	60a6      	str	r6, [r4, #8]
 8004062:	2e00      	cmp	r6, #0
 8004064:	bfa2      	ittt	ge
 8004066:	6821      	ldrge	r1, [r4, #0]
 8004068:	f021 0104 	bicge.w	r1, r1, #4
 800406c:	6021      	strge	r1, [r4, #0]
 800406e:	b90d      	cbnz	r5, 8004074 <_printf_i+0x118>
 8004070:	2e00      	cmp	r6, #0
 8004072:	d04d      	beq.n	8004110 <_printf_i+0x1b4>
 8004074:	4616      	mov	r6, r2
 8004076:	fbb5 f1f3 	udiv	r1, r5, r3
 800407a:	fb03 5711 	mls	r7, r3, r1, r5
 800407e:	5dc7      	ldrb	r7, [r0, r7]
 8004080:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004084:	462f      	mov	r7, r5
 8004086:	42bb      	cmp	r3, r7
 8004088:	460d      	mov	r5, r1
 800408a:	d9f4      	bls.n	8004076 <_printf_i+0x11a>
 800408c:	2b08      	cmp	r3, #8
 800408e:	d10b      	bne.n	80040a8 <_printf_i+0x14c>
 8004090:	6823      	ldr	r3, [r4, #0]
 8004092:	07df      	lsls	r7, r3, #31
 8004094:	d508      	bpl.n	80040a8 <_printf_i+0x14c>
 8004096:	6923      	ldr	r3, [r4, #16]
 8004098:	6861      	ldr	r1, [r4, #4]
 800409a:	4299      	cmp	r1, r3
 800409c:	bfde      	ittt	le
 800409e:	2330      	movle	r3, #48	; 0x30
 80040a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040a8:	1b92      	subs	r2, r2, r6
 80040aa:	6122      	str	r2, [r4, #16]
 80040ac:	f8cd a000 	str.w	sl, [sp]
 80040b0:	464b      	mov	r3, r9
 80040b2:	aa03      	add	r2, sp, #12
 80040b4:	4621      	mov	r1, r4
 80040b6:	4640      	mov	r0, r8
 80040b8:	f7ff fee2 	bl	8003e80 <_printf_common>
 80040bc:	3001      	adds	r0, #1
 80040be:	d14c      	bne.n	800415a <_printf_i+0x1fe>
 80040c0:	f04f 30ff 	mov.w	r0, #4294967295
 80040c4:	b004      	add	sp, #16
 80040c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ca:	4835      	ldr	r0, [pc, #212]	; (80041a0 <_printf_i+0x244>)
 80040cc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	680e      	ldr	r6, [r1, #0]
 80040d4:	061f      	lsls	r7, r3, #24
 80040d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80040da:	600e      	str	r6, [r1, #0]
 80040dc:	d514      	bpl.n	8004108 <_printf_i+0x1ac>
 80040de:	07d9      	lsls	r1, r3, #31
 80040e0:	bf44      	itt	mi
 80040e2:	f043 0320 	orrmi.w	r3, r3, #32
 80040e6:	6023      	strmi	r3, [r4, #0]
 80040e8:	b91d      	cbnz	r5, 80040f2 <_printf_i+0x196>
 80040ea:	6823      	ldr	r3, [r4, #0]
 80040ec:	f023 0320 	bic.w	r3, r3, #32
 80040f0:	6023      	str	r3, [r4, #0]
 80040f2:	2310      	movs	r3, #16
 80040f4:	e7b0      	b.n	8004058 <_printf_i+0xfc>
 80040f6:	6823      	ldr	r3, [r4, #0]
 80040f8:	f043 0320 	orr.w	r3, r3, #32
 80040fc:	6023      	str	r3, [r4, #0]
 80040fe:	2378      	movs	r3, #120	; 0x78
 8004100:	4828      	ldr	r0, [pc, #160]	; (80041a4 <_printf_i+0x248>)
 8004102:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004106:	e7e3      	b.n	80040d0 <_printf_i+0x174>
 8004108:	065e      	lsls	r6, r3, #25
 800410a:	bf48      	it	mi
 800410c:	b2ad      	uxthmi	r5, r5
 800410e:	e7e6      	b.n	80040de <_printf_i+0x182>
 8004110:	4616      	mov	r6, r2
 8004112:	e7bb      	b.n	800408c <_printf_i+0x130>
 8004114:	680b      	ldr	r3, [r1, #0]
 8004116:	6826      	ldr	r6, [r4, #0]
 8004118:	6960      	ldr	r0, [r4, #20]
 800411a:	1d1d      	adds	r5, r3, #4
 800411c:	600d      	str	r5, [r1, #0]
 800411e:	0635      	lsls	r5, r6, #24
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	d501      	bpl.n	8004128 <_printf_i+0x1cc>
 8004124:	6018      	str	r0, [r3, #0]
 8004126:	e002      	b.n	800412e <_printf_i+0x1d2>
 8004128:	0671      	lsls	r1, r6, #25
 800412a:	d5fb      	bpl.n	8004124 <_printf_i+0x1c8>
 800412c:	8018      	strh	r0, [r3, #0]
 800412e:	2300      	movs	r3, #0
 8004130:	6123      	str	r3, [r4, #16]
 8004132:	4616      	mov	r6, r2
 8004134:	e7ba      	b.n	80040ac <_printf_i+0x150>
 8004136:	680b      	ldr	r3, [r1, #0]
 8004138:	1d1a      	adds	r2, r3, #4
 800413a:	600a      	str	r2, [r1, #0]
 800413c:	681e      	ldr	r6, [r3, #0]
 800413e:	6862      	ldr	r2, [r4, #4]
 8004140:	2100      	movs	r1, #0
 8004142:	4630      	mov	r0, r6
 8004144:	f7fc f84c 	bl	80001e0 <memchr>
 8004148:	b108      	cbz	r0, 800414e <_printf_i+0x1f2>
 800414a:	1b80      	subs	r0, r0, r6
 800414c:	6060      	str	r0, [r4, #4]
 800414e:	6863      	ldr	r3, [r4, #4]
 8004150:	6123      	str	r3, [r4, #16]
 8004152:	2300      	movs	r3, #0
 8004154:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004158:	e7a8      	b.n	80040ac <_printf_i+0x150>
 800415a:	6923      	ldr	r3, [r4, #16]
 800415c:	4632      	mov	r2, r6
 800415e:	4649      	mov	r1, r9
 8004160:	4640      	mov	r0, r8
 8004162:	47d0      	blx	sl
 8004164:	3001      	adds	r0, #1
 8004166:	d0ab      	beq.n	80040c0 <_printf_i+0x164>
 8004168:	6823      	ldr	r3, [r4, #0]
 800416a:	079b      	lsls	r3, r3, #30
 800416c:	d413      	bmi.n	8004196 <_printf_i+0x23a>
 800416e:	68e0      	ldr	r0, [r4, #12]
 8004170:	9b03      	ldr	r3, [sp, #12]
 8004172:	4298      	cmp	r0, r3
 8004174:	bfb8      	it	lt
 8004176:	4618      	movlt	r0, r3
 8004178:	e7a4      	b.n	80040c4 <_printf_i+0x168>
 800417a:	2301      	movs	r3, #1
 800417c:	4632      	mov	r2, r6
 800417e:	4649      	mov	r1, r9
 8004180:	4640      	mov	r0, r8
 8004182:	47d0      	blx	sl
 8004184:	3001      	adds	r0, #1
 8004186:	d09b      	beq.n	80040c0 <_printf_i+0x164>
 8004188:	3501      	adds	r5, #1
 800418a:	68e3      	ldr	r3, [r4, #12]
 800418c:	9903      	ldr	r1, [sp, #12]
 800418e:	1a5b      	subs	r3, r3, r1
 8004190:	42ab      	cmp	r3, r5
 8004192:	dcf2      	bgt.n	800417a <_printf_i+0x21e>
 8004194:	e7eb      	b.n	800416e <_printf_i+0x212>
 8004196:	2500      	movs	r5, #0
 8004198:	f104 0619 	add.w	r6, r4, #25
 800419c:	e7f5      	b.n	800418a <_printf_i+0x22e>
 800419e:	bf00      	nop
 80041a0:	0800453d 	.word	0x0800453d
 80041a4:	0800454e 	.word	0x0800454e

080041a8 <_sbrk_r>:
 80041a8:	b538      	push	{r3, r4, r5, lr}
 80041aa:	4d06      	ldr	r5, [pc, #24]	; (80041c4 <_sbrk_r+0x1c>)
 80041ac:	2300      	movs	r3, #0
 80041ae:	4604      	mov	r4, r0
 80041b0:	4608      	mov	r0, r1
 80041b2:	602b      	str	r3, [r5, #0]
 80041b4:	f7fc ff08 	bl	8000fc8 <_sbrk>
 80041b8:	1c43      	adds	r3, r0, #1
 80041ba:	d102      	bne.n	80041c2 <_sbrk_r+0x1a>
 80041bc:	682b      	ldr	r3, [r5, #0]
 80041be:	b103      	cbz	r3, 80041c2 <_sbrk_r+0x1a>
 80041c0:	6023      	str	r3, [r4, #0]
 80041c2:	bd38      	pop	{r3, r4, r5, pc}
 80041c4:	20000234 	.word	0x20000234

080041c8 <__sread>:
 80041c8:	b510      	push	{r4, lr}
 80041ca:	460c      	mov	r4, r1
 80041cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041d0:	f000 f8a0 	bl	8004314 <_read_r>
 80041d4:	2800      	cmp	r0, #0
 80041d6:	bfab      	itete	ge
 80041d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80041da:	89a3      	ldrhlt	r3, [r4, #12]
 80041dc:	181b      	addge	r3, r3, r0
 80041de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80041e2:	bfac      	ite	ge
 80041e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80041e6:	81a3      	strhlt	r3, [r4, #12]
 80041e8:	bd10      	pop	{r4, pc}

080041ea <__swrite>:
 80041ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041ee:	461f      	mov	r7, r3
 80041f0:	898b      	ldrh	r3, [r1, #12]
 80041f2:	05db      	lsls	r3, r3, #23
 80041f4:	4605      	mov	r5, r0
 80041f6:	460c      	mov	r4, r1
 80041f8:	4616      	mov	r6, r2
 80041fa:	d505      	bpl.n	8004208 <__swrite+0x1e>
 80041fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004200:	2302      	movs	r3, #2
 8004202:	2200      	movs	r2, #0
 8004204:	f000 f868 	bl	80042d8 <_lseek_r>
 8004208:	89a3      	ldrh	r3, [r4, #12]
 800420a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800420e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004212:	81a3      	strh	r3, [r4, #12]
 8004214:	4632      	mov	r2, r6
 8004216:	463b      	mov	r3, r7
 8004218:	4628      	mov	r0, r5
 800421a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800421e:	f000 b817 	b.w	8004250 <_write_r>

08004222 <__sseek>:
 8004222:	b510      	push	{r4, lr}
 8004224:	460c      	mov	r4, r1
 8004226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800422a:	f000 f855 	bl	80042d8 <_lseek_r>
 800422e:	1c43      	adds	r3, r0, #1
 8004230:	89a3      	ldrh	r3, [r4, #12]
 8004232:	bf15      	itete	ne
 8004234:	6560      	strne	r0, [r4, #84]	; 0x54
 8004236:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800423a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800423e:	81a3      	strheq	r3, [r4, #12]
 8004240:	bf18      	it	ne
 8004242:	81a3      	strhne	r3, [r4, #12]
 8004244:	bd10      	pop	{r4, pc}

08004246 <__sclose>:
 8004246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800424a:	f000 b813 	b.w	8004274 <_close_r>
	...

08004250 <_write_r>:
 8004250:	b538      	push	{r3, r4, r5, lr}
 8004252:	4d07      	ldr	r5, [pc, #28]	; (8004270 <_write_r+0x20>)
 8004254:	4604      	mov	r4, r0
 8004256:	4608      	mov	r0, r1
 8004258:	4611      	mov	r1, r2
 800425a:	2200      	movs	r2, #0
 800425c:	602a      	str	r2, [r5, #0]
 800425e:	461a      	mov	r2, r3
 8004260:	f7fc fd66 	bl	8000d30 <_write>
 8004264:	1c43      	adds	r3, r0, #1
 8004266:	d102      	bne.n	800426e <_write_r+0x1e>
 8004268:	682b      	ldr	r3, [r5, #0]
 800426a:	b103      	cbz	r3, 800426e <_write_r+0x1e>
 800426c:	6023      	str	r3, [r4, #0]
 800426e:	bd38      	pop	{r3, r4, r5, pc}
 8004270:	20000234 	.word	0x20000234

08004274 <_close_r>:
 8004274:	b538      	push	{r3, r4, r5, lr}
 8004276:	4d06      	ldr	r5, [pc, #24]	; (8004290 <_close_r+0x1c>)
 8004278:	2300      	movs	r3, #0
 800427a:	4604      	mov	r4, r0
 800427c:	4608      	mov	r0, r1
 800427e:	602b      	str	r3, [r5, #0]
 8004280:	f7fc fe6d 	bl	8000f5e <_close>
 8004284:	1c43      	adds	r3, r0, #1
 8004286:	d102      	bne.n	800428e <_close_r+0x1a>
 8004288:	682b      	ldr	r3, [r5, #0]
 800428a:	b103      	cbz	r3, 800428e <_close_r+0x1a>
 800428c:	6023      	str	r3, [r4, #0]
 800428e:	bd38      	pop	{r3, r4, r5, pc}
 8004290:	20000234 	.word	0x20000234

08004294 <_fstat_r>:
 8004294:	b538      	push	{r3, r4, r5, lr}
 8004296:	4d07      	ldr	r5, [pc, #28]	; (80042b4 <_fstat_r+0x20>)
 8004298:	2300      	movs	r3, #0
 800429a:	4604      	mov	r4, r0
 800429c:	4608      	mov	r0, r1
 800429e:	4611      	mov	r1, r2
 80042a0:	602b      	str	r3, [r5, #0]
 80042a2:	f7fc fe68 	bl	8000f76 <_fstat>
 80042a6:	1c43      	adds	r3, r0, #1
 80042a8:	d102      	bne.n	80042b0 <_fstat_r+0x1c>
 80042aa:	682b      	ldr	r3, [r5, #0]
 80042ac:	b103      	cbz	r3, 80042b0 <_fstat_r+0x1c>
 80042ae:	6023      	str	r3, [r4, #0]
 80042b0:	bd38      	pop	{r3, r4, r5, pc}
 80042b2:	bf00      	nop
 80042b4:	20000234 	.word	0x20000234

080042b8 <_isatty_r>:
 80042b8:	b538      	push	{r3, r4, r5, lr}
 80042ba:	4d06      	ldr	r5, [pc, #24]	; (80042d4 <_isatty_r+0x1c>)
 80042bc:	2300      	movs	r3, #0
 80042be:	4604      	mov	r4, r0
 80042c0:	4608      	mov	r0, r1
 80042c2:	602b      	str	r3, [r5, #0]
 80042c4:	f7fc fe67 	bl	8000f96 <_isatty>
 80042c8:	1c43      	adds	r3, r0, #1
 80042ca:	d102      	bne.n	80042d2 <_isatty_r+0x1a>
 80042cc:	682b      	ldr	r3, [r5, #0]
 80042ce:	b103      	cbz	r3, 80042d2 <_isatty_r+0x1a>
 80042d0:	6023      	str	r3, [r4, #0]
 80042d2:	bd38      	pop	{r3, r4, r5, pc}
 80042d4:	20000234 	.word	0x20000234

080042d8 <_lseek_r>:
 80042d8:	b538      	push	{r3, r4, r5, lr}
 80042da:	4d07      	ldr	r5, [pc, #28]	; (80042f8 <_lseek_r+0x20>)
 80042dc:	4604      	mov	r4, r0
 80042de:	4608      	mov	r0, r1
 80042e0:	4611      	mov	r1, r2
 80042e2:	2200      	movs	r2, #0
 80042e4:	602a      	str	r2, [r5, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	f7fc fe60 	bl	8000fac <_lseek>
 80042ec:	1c43      	adds	r3, r0, #1
 80042ee:	d102      	bne.n	80042f6 <_lseek_r+0x1e>
 80042f0:	682b      	ldr	r3, [r5, #0]
 80042f2:	b103      	cbz	r3, 80042f6 <_lseek_r+0x1e>
 80042f4:	6023      	str	r3, [r4, #0]
 80042f6:	bd38      	pop	{r3, r4, r5, pc}
 80042f8:	20000234 	.word	0x20000234

080042fc <__malloc_lock>:
 80042fc:	4801      	ldr	r0, [pc, #4]	; (8004304 <__malloc_lock+0x8>)
 80042fe:	f7ff bb55 	b.w	80039ac <__retarget_lock_acquire_recursive>
 8004302:	bf00      	nop
 8004304:	2000022c 	.word	0x2000022c

08004308 <__malloc_unlock>:
 8004308:	4801      	ldr	r0, [pc, #4]	; (8004310 <__malloc_unlock+0x8>)
 800430a:	f7ff bb50 	b.w	80039ae <__retarget_lock_release_recursive>
 800430e:	bf00      	nop
 8004310:	2000022c 	.word	0x2000022c

08004314 <_read_r>:
 8004314:	b538      	push	{r3, r4, r5, lr}
 8004316:	4d07      	ldr	r5, [pc, #28]	; (8004334 <_read_r+0x20>)
 8004318:	4604      	mov	r4, r0
 800431a:	4608      	mov	r0, r1
 800431c:	4611      	mov	r1, r2
 800431e:	2200      	movs	r2, #0
 8004320:	602a      	str	r2, [r5, #0]
 8004322:	461a      	mov	r2, r3
 8004324:	f7fc fdfe 	bl	8000f24 <_read>
 8004328:	1c43      	adds	r3, r0, #1
 800432a:	d102      	bne.n	8004332 <_read_r+0x1e>
 800432c:	682b      	ldr	r3, [r5, #0]
 800432e:	b103      	cbz	r3, 8004332 <_read_r+0x1e>
 8004330:	6023      	str	r3, [r4, #0]
 8004332:	bd38      	pop	{r3, r4, r5, pc}
 8004334:	20000234 	.word	0x20000234

08004338 <_init>:
 8004338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800433a:	bf00      	nop
 800433c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800433e:	bc08      	pop	{r3}
 8004340:	469e      	mov	lr, r3
 8004342:	4770      	bx	lr

08004344 <_fini>:
 8004344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004346:	bf00      	nop
 8004348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800434a:	bc08      	pop	{r3}
 800434c:	469e      	mov	lr, r3
 800434e:	4770      	bx	lr
