__cw1200_reg_write_16	,	F_13
"Can't write config register.\n"	,	L_12
mdelay	,	F_18
SPI_REG_ADDR_TO_SDIO	,	F_4
__cw1200_reg_write	,	F_6
"Can't write more than 0xfff words.\n"	,	L_10
size_t	,	T_2
cw1200_indirect_read	,	F_20
addr_sdio	,	V_7
cw1200_common	,	V_1
hwbus_memcpy_toio	,	V_13
__cw1200_reg_read	,	F_1
u32	,	T_3
tmp	,	V_15
enable	,	V_32
"Can't write data port.\n"	,	L_11
cpu_to_le16	,	F_14
cw1200_reg_read	,	F_15
cw1200_data_read	,	F_17
lock	,	V_18
priv	,	V_2
ST90TDS_IN_OUT_QUEUE_REG_ID	,	V_23
port_addr	,	V_26
cw1200_apb_write	,	F_21
val	,	V_14
ret	,	V_17
__cw1200_reg_read_32	,	F_7
hwbus_priv	,	V_12
unlock	,	V_19
val16	,	V_33
"Can't read control register.\n"	,	L_13
"Can't check prefetch bit.\n"	,	L_7
buf_id_tx	,	V_24
__le16	,	T_5
ST90TDS_CONF_IRQ_RDY_ENABLE	,	V_36
pr_err	,	F_3
buf_id	,	V_6
hwbus_memcpy_fromio	,	V_11
"error :[%d]\n"	,	L_2
cw1200_reg_write	,	F_16
hwbus_ops	,	V_10
ST90TDS_CONFIG_REG_ID	,	V_30
"Can't write prefetch bit.\n"	,	L_6
ST90TDS_SRAM_BASE_ADDR_REG_ID	,	V_28
prefetch	,	V_25
"Can't write control register.\n"	,	L_14
__cw1200_reg_write_32	,	F_9
out	,	V_29
ST90TDS_CONT_IRQ_RDY_ENABLE	,	V_37
cpu_to_le32	,	F_10
le32_to_cpu	,	F_8
buf_len	,	V_5
u16	,	T_1
addr	,	V_3
le16_to_cpu	,	F_12
retry	,	V_20
"Can't read data port.\n"	,	L_9
"Can't read more than 0xfff words.\n"	,	L_3
hw_type	,	V_35
"buffer is not aligned.\n"	,	L_1
cw1200_data_write	,	F_19
HIF_8601_SILICON	,	V_34
"Can't read config register.\n"	,	L_5
WARN_ON	,	F_2
i	,	V_16
"Can't write address register.\n"	,	L_4
SDIO_ADDR17BIT	,	F_5
__cw1200_irq_enable	,	F_22
__cw1200_reg_read_16	,	F_11
MAX_RETRY	,	V_22
val32	,	V_27
EINVAL	,	V_9
__le32	,	T_4
buf	,	V_4
sdio_reg_addr_17bit	,	V_8
buf_id_rx	,	V_21
"Prefetch bit is not cleared.\n"	,	L_8
ST90TDS_SRAM_DPORT_REG_ID	,	V_31
