
---------- Begin Simulation Statistics ----------
final_tick                                91868154500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45158                       # Simulator instruction rate (inst/s)
host_mem_usage                                 873912                       # Number of bytes of host memory used
host_op_rate                                    85895                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2214.44                       # Real time elapsed on the host
host_tick_rate                               41485920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091868                       # Number of seconds simulated
sim_ticks                                 91868154500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 120199871                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 74233426                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.837363                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.837363                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5413421                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3858980                       # number of floating regfile writes
system.cpu.idleCycles                        14362200                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3497452                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 25742819                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.426312                       # Inst execution rate
system.cpu.iew.exec_refs                     58432903                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   22372571                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                13517994                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              40396049                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              17579                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            259946                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25610311                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           293930454                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              36060332                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           5406873                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             262065380                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  54188                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4467318                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3061489                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4532747                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          49778                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2515085                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         982367                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 281182811                       # num instructions consuming a value
system.cpu.iew.wb_count                     257802902                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648081                       # average fanout of values written-back
system.cpu.iew.wb_producers                 182229116                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.403114                       # insts written-back per cycle
system.cpu.iew.wb_sent                      260340616                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                371026777                       # number of integer regfile reads
system.cpu.int_regfile_writes               203435649                       # number of integer regfile writes
system.cpu.ipc                               0.544258                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.544258                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           5452661      2.04%      2.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             200747019     75.05%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               177255      0.07%     77.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27882      0.01%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              157783      0.06%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18764      0.01%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               208140      0.08%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                94867      0.04%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              399509      0.15%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4917      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             219      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1377      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              88      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            336      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34134293     12.76%     90.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19174031      7.17%     97.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3038849      1.14%     98.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3834011      1.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              267472253                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8740085                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16655097                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7658062                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14217370                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4386275                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016399                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2804492     63.94%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7991      0.18%     64.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    612      0.01%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   495      0.01%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   60      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     64.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 256087      5.84%     69.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                480512     10.95%     80.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            694416     15.83%     96.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           141592      3.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              257665782                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          692530030                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    250144840                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         383480942                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  293853804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 267472253                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               76650                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       103720949                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            480236                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          49706                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    112081134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     169374110                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.579180                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.235502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            95683306     56.49%     56.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13290248      7.85%     64.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12771067      7.54%     71.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11781253      6.96%     78.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11352778      6.70%     85.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9001575      5.31%     90.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8119891      4.79%     95.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4834157      2.85%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2539835      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       169374110                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.455740                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2124928                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2720804                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             40396049                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25610311                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               119209947                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        183736310                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1479391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        509103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13544                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4496737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8997182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2122                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                36867862                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27679795                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3378170                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16008334                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                13617330                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             85.064005                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2027209                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3852                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2329695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             546562                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1783133                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       394198                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       101430133                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2901918                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    154537317                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.230832                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.215882                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        99380911     64.31%     64.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16146292     10.45%     74.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8153278      5.28%     80.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11498593      7.44%     87.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4810129      3.11%     90.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2401098      1.55%     92.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1844143      1.19%     93.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1472990      0.95%     94.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8829883      5.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    154537317                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8829883                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46520846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46520846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47173339                       # number of overall hits
system.cpu.dcache.overall_hits::total        47173339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1417744                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1417744                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1432960                       # number of overall misses
system.cpu.dcache.overall_misses::total       1432960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32777331477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32777331477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32777331477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32777331477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     47938590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47938590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48606299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48606299                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029574                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029481                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029481                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23119.358274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23119.358274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22873.863525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22873.863525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        96644                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              36                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.771913                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.138889                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       657420                       # number of writebacks
system.cpu.dcache.writebacks::total            657420                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       428329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       428329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       428329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       428329                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       989415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       989415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       999474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       999474                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22250517482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22250517482                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22523387482                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22523387482                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020639                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020639                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020563                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22488.558878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22488.558878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22535.241019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22535.241019                       # average overall mshr miss latency
system.cpu.dcache.replacements                 997375                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31648403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31648403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1185606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1185606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23150818000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23150818000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32834009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32834009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19526.569535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19526.569535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       418205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       418205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       767401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       767401                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13019147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13019147000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16965.246331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16965.246331                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14872443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14872443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       232138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       232138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9626513477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9626513477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41468.925712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41468.925712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       222014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       222014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9231370482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9231370482                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41580.127749                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41580.127749                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       652493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        652493                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15216                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       667709                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       667709                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022788                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022788                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10059                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10059                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    272870000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    272870000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015065                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015065                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27126.950989                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27126.950989                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.818196                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48174132                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            997887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.276139                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.818196                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98210485                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98210485                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 84301446                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              32483489                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  46802477                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2725209                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3061489                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13275952                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                498262                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              320097607                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2180134                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    36074305                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22377778                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        258327                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56952                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           90347006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      176744555                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    36867862                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16191101                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      75347274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7099860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1229                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                14008                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        112070                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2559                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  27813497                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1813030                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                       12                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          169374110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.007479                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.193603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                114769986     67.76%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2602195      1.54%     69.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3433981      2.03%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3585113      2.12%     73.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4209523      2.49%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4337583      2.56%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3544278      2.09%     80.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3133737      1.85%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 29757714     17.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            169374110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200656                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.961947                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24035272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24035272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24035272                       # number of overall hits
system.cpu.icache.overall_hits::total        24035272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3778208                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3778208                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3778208                       # number of overall misses
system.cpu.icache.overall_misses::total       3778208                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  54547935438                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  54547935438                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  54547935438                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  54547935438                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27813480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27813480                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27813480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27813480                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135841                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135841                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135841                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135841                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14437.515202                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14437.515202                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14437.515202                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14437.515202                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        34463                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1788                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.274609                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3499179                       # number of writebacks
system.cpu.icache.writebacks::total           3499179                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       277055                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       277055                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       277055                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       277055                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3501153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3501153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3501153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3501153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48319056456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48319056456                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48319056456                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48319056456                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.125880                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.125880                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.125880                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.125880                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13800.898292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13800.898292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13800.898292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13800.898292                       # average overall mshr miss latency
system.cpu.icache.replacements                3499179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24035272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24035272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3778208                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3778208                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  54547935438                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  54547935438                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27813480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27813480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135841                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135841                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14437.515202                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14437.515202                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       277055                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       277055                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3501153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3501153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48319056456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48319056456                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.125880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.125880                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13800.898292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13800.898292                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.649332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27536424                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3501152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.864961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.649332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999315                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59128112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59128112                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    27835828                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        372564                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2376724                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                15611381                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                23826                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               49778                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               10507480                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84387                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  91868154500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3061489                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 86374808                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                20321816                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11284                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  47118090                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12486623                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              310333194                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                145748                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1159474                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 168307                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10795736                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              34                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           337453305                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   762262324                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                456434341                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6095910                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                124874569                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     186                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 185                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8016096                       # count of insts added to the skid buffer
system.cpu.rob.reads                        435807293                       # The number of ROB reads
system.cpu.rob.writes                       598197951                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3406492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               832215                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4238707                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3406492                       # number of overall hits
system.l2.overall_hits::.cpu.data              832215                       # number of overall hits
system.l2.overall_hits::total                 4238707                       # number of overall hits
system.l2.demand_misses::.cpu.inst              92979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             165672                       # number of demand (read+write) misses
system.l2.demand_misses::total                 258651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             92979                       # number of overall misses
system.l2.overall_misses::.cpu.data            165672                       # number of overall misses
system.l2.overall_misses::total                258651                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6994306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12157467500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19151774000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6994306500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12157467500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19151774000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3499471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           997887                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4497358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3499471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          997887                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4497358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.166023                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057512                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.166023                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057512                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75224.582970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73382.753272                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74044.848077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75224.582970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73382.753272                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74044.848077                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127778                       # number of writebacks
system.l2.writebacks::total                    127778                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         92979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        165672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            258651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        92979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       165672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           258651                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6046998750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10467672500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16514671250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6046998750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10467672500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16514671250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.166023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.166023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65036.177524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63183.111811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63849.245702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65036.177524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63183.111811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63849.245702                       # average overall mshr miss latency
system.l2.replacements                         251768                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657420                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3497815                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3497815                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3497815                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3497815                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          388                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           388                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1585                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1585                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.001889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        39500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.001889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13166.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            111030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                111030                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7705219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7705219500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        220728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.496983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70240.291528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70240.291528                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6584033250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6584033250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.496983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60019.628890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60019.628890                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3406492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3406492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        92979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92979                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6994306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6994306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3499471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3499471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75224.582970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75224.582970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        92979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6046998750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6046998750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026569                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65036.177524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65036.177524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        721185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            721185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4452248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4452248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       777159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        777159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79541.358488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79541.358488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3883639250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3883639250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072024                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69382.914389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69382.914389                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8167.904465                       # Cycle average of tags in use
system.l2.tags.total_refs                     8993359                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    259960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.595165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     199.907216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3670.335312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4297.661937                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.448039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.524617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997059                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2692                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  72209960                       # Number of tag accesses
system.l2.tags.data_accesses                 72209960                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     92979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    165199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001069734500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7647                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7647                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              657671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127778                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258651                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127778                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    473                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  226513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.760560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.369965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.855701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7643     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7647                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.677128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5005     65.45%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.37%     66.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2337     30.56%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.39%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.20%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7647                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   30272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16553664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8177792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    180.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   91867740000                       # Total gap between requests
system.mem_ctrls.avgGap                     237735.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5950656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10572736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8176000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 64773871.124188095331                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 115085973.562253296375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 88997107.262016460299                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        92979                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       165672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127778                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2978640250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5004916250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2197027662500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32035.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30209.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17194099.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5950656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10603008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16553664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5950656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5950656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8177792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8177792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        92979                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       165672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         258651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127778                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127778                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     64773871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    115415489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        180189360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     64773871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     64773871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     89016613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        89016613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     89016613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     64773871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    115415489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       269205974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               258178                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127750                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16542                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6928                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8564                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3142719000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1290890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7983556500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12172.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30922.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174842                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73017                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.892488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.004438                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.837255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        72862     52.77%     52.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37067     26.85%     79.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11218      8.12%     87.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5321      3.85%     91.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3260      2.36%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1985      1.44%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1308      0.95%     96.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          943      0.68%     97.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4104      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138068                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16523392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8176000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              179.859845                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               88.997107                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       492138780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261577965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      925943760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     333986040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7251522720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26325752670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13108316640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48699238575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.099237                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33805958750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3067480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54994715750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       493673880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       262390095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      917447160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     332868960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7251522720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26495164080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12965654400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48718721295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.311309                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  33434678500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3067480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55365996000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148953                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127778                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122671                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109698                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       767754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       767754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 767754                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24731456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24731456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24731456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            258654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  258654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              258654                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           255053750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          323313750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4278311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       785198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3499179                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          463945                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1588                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220728                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3501153                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       777159                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10499802                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2996325                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13496127                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    447913536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105939648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              553853184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          253450                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8285440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4752396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003299                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057366                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4736723     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15667      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4752396                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  91868154500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8655190499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5252927097                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1498234777                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
