# VHDL-Projects
Collection of several components and projects developed during the Computing Systems Architecture exam. 

These components was realized in VHDL, such as: adders, multipliers, dividers, a simplex ALU and more.. 

These projects was developed for Computing Systems Architecture exam in collaboration with https://github.com/piliguori and https://github.com/SalvatoreBarone.
