module scan(clk, ds,sel);
	input clk;
	output [7:0] ds;
	output [2:0] sel;
	reg [7:0] ds = 8'b0;
	reg [2:0] sel = 3'b0;
always@(posedge clk)
	begin 
	if(sel == 7)
		sel <= 0;
	else
		sel <= sel +1;
	end
	
always@(sel)
	case(sel)
		0:ds=8'b