{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715260635820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715260635820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  9 16:17:15 2024 " "Processing started: Thu May  9 16:17:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715260635820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260635820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_Main -c AES_Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_Main -c AES_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260635820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715260636109 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715260636110 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 8 " "Parallel compilation is enabled for 16 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1715260636110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/rijneal key schedule/universalkeyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/youss/aes-128-verilog/src/rijneal key schedule/universalkeyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keySchedule " "Found entity 1: keySchedule" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260641923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 aesEncrypt.v(310) " "Verilog HDL Declaration information at aesEncrypt.v(310): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 aesEncrypt.v(311) " "Verilog HDL Declaration information at aesEncrypt.v(311): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 311 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 aesEncrypt.v(312) " "Verilog HDL Declaration information at aesEncrypt.v(312): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 312 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 aesEncrypt.v(313) " "Verilog HDL Declaration information at aesEncrypt.v(313): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 313 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B0 b0 aesEncrypt.v(315) " "Verilog HDL Declaration information at aesEncrypt.v(315): object \"B0\" differs only in case from object \"b0\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 315 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B1 b1 aesEncrypt.v(316) " "Verilog HDL Declaration information at aesEncrypt.v(316): object \"B1\" differs only in case from object \"b1\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 316 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B2 b2 aesEncrypt.v(317) " "Verilog HDL Declaration information at aesEncrypt.v(317): object \"B2\" differs only in case from object \"b2\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 317 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B3 b3 aesEncrypt.v(318) " "Verilog HDL Declaration information at aesEncrypt.v(318): object \"B3\" differs only in case from object \"b3\" in the same scope" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 318 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/aes_encrypt/aesencrypt.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/youss/aes-128-verilog/src/aes_encrypt/aesencrypt.v" { { "Info" "ISGN_ENTITY_NAME" "1 aesEncrypt " "Found entity 1: aesEncrypt" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftRows " "Found entity 2: ShiftRows" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "3 round " "Found entity 3: round" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "4 MixColumns " "Found entity 4: MixColumns" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "5 MxColumns " "Found entity 5: MxColumns" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "6 SubBytes " "Found entity 6: SubBytes" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "7 sbox " "Found entity 7: sbox" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "8 add3 " "Found entity 8: add3" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 692 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""} { "Info" "ISGN_ENTITY_NAME" "9 binary_to_BCD " "Found entity 9: binary_to_BCD" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260641925 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AES_Main.v(147) " "Verilog HDL information at AES_Main.v(147): always construct contains both blocking and non-blocking assignments" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 147 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715260641927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_main.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Main " "Found entity 1: AES_Main" {  } { { "AES_Main.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260641927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/youss/aes-128-verilog/src/aes_decrypt/decryption.v 7 7 " "Found 7 design units, including 7 entities, in source file /users/youss/aes-128-verilog/src/aes_decrypt/decryption.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decryption " "Found entity 1: Decryption" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641929 ""} { "Info" "ISGN_ENTITY_NAME" "2 OrgMixColumns " "Found entity 2: OrgMixColumns" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641929 ""} { "Info" "ISGN_ENTITY_NAME" "3 InvMixColumns " "Found entity 3: InvMixColumns" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641929 ""} { "Info" "ISGN_ENTITY_NAME" "4 InverseShiftRows " "Found entity 4: InverseShiftRows" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641929 ""} { "Info" "ISGN_ENTITY_NAME" "5 InvSubBytes " "Found entity 5: InvSubBytes" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641929 ""} { "Info" "ISGN_ENTITY_NAME" "6 inverse_sbox " "Found entity 6: inverse_sbox" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641929 ""} { "Info" "ISGN_ENTITY_NAME" "7 Decryption_Round " "Found entity 7: Decryption_Round" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715260641929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260641929 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(561): created implicit net for \"temp2Wire\"" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260641929 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL Implicit Net warning at UniversalKeyExpansion.v(562): created implicit net for \"temp1Wire\"" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260641929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_Main " "Elaborating entity \"AES_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715260641956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:exp128 " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:exp128\"" {  } { { "AES_Main.v" "exp128" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(561): object \"temp2Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715260642051 "|AES_Main|keySchedule:exp128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(562): object \"temp1Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715260642051 "|AES_Main|keySchedule:exp128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(561) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(561): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642051 "|AES_Main|keySchedule:exp128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(562) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(562): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642051 "|AES_Main|keySchedule:exp128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:exp192 " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:exp192\"" {  } { { "AES_Main.v" "exp192" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(561): object \"temp2Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715260642055 "|AES_Main|keySchedule:exp192"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(562): object \"temp1Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715260642055 "|AES_Main|keySchedule:exp192"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(561) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(561): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642055 "|AES_Main|keySchedule:exp192"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(562) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(562): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642055 "|AES_Main|keySchedule:exp192"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keySchedule keySchedule:exp256 " "Elaborating entity \"keySchedule\" for hierarchy \"keySchedule:exp256\"" {  } { { "AES_Main.v" "exp256" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2Wire UniversalKeyExpansion.v(561) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(561): object \"temp2Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715260642059 "|AES_Main|keySchedule:exp256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1Wire UniversalKeyExpansion.v(562) " "Verilog HDL or VHDL warning at UniversalKeyExpansion.v(562): object \"temp1Wire\" assigned a value but never read" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715260642059 "|AES_Main|keySchedule:exp256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(561) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(561): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642059 "|AES_Main|keySchedule:exp256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UniversalKeyExpansion.v(562) " "Verilog HDL assignment warning at UniversalKeyExpansion.v(562): truncated value with size 32 to match size of target (1)" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642059 "|AES_Main|keySchedule:exp256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:enc128 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:enc128\"" {  } { { "AES_Main.v" "enc128" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642060 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "plain_text aesEncrypt.v(66) " "Verilog HDL Always Construct warning at aesEncrypt.v(66): variable \"plain_text\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instates aesEncrypt.v(67) " "Verilog HDL Always Construct warning at aesEncrypt.v(67): variable \"Instates\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subBytesFinalStateReg aesEncrypt.v(68) " "Verilog HDL Always Construct warning at aesEncrypt.v(68): variable \"subBytesFinalStateReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sevenSegmentOutputReg aesEncrypt.v(65) " "Verilog HDL Always Construct warning at aesEncrypt.v(65): inferring latch(es) for variable \"sevenSegmentOutputReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[0\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[0\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[1\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[1\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[2\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[2\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[3\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[3\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[4\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[4\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[5\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[5\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[6\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[6\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[7\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[7\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[8\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[8\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[9\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[9\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[10\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[10\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[11\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[11\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[12\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[12\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[13\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[13\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642182 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[14\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[14\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642183 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[15\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[15\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642183 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[16\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[16\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642183 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[17\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[17\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642183 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[18\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[18\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642183 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[19\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[19\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642183 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[20\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[20\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642183 "|AES_Main|aesEncrypt:enc128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round aesEncrypt:enc128\|round:rndx " "Elaborating entity \"round\" for hierarchy \"aesEncrypt:enc128\|round:rndx\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "rndx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes aesEncrypt:enc128\|round:rndx\|SubBytes:s " "Elaborating entity \"SubBytes\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|SubBytes:s\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "s" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aesEncrypt:enc128\|round:rndx\|SubBytes:s\|sbox:b0 " "Elaborating entity \"sbox\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|SubBytes:s\|sbox:b0\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "b0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRows aesEncrypt:enc128\|round:rndx\|ShiftRows:sr " "Elaborating entity \"ShiftRows\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|ShiftRows:sr\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "sr" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MixColumns aesEncrypt:enc128\|round:rndx\|MixColumns:mx " "Elaborating entity \"MixColumns\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|MixColumns:mx\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "mx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MxColumns aesEncrypt:enc128\|round:rndx\|MixColumns:mx\|MxColumns:mix0 " "Elaborating entity \"MxColumns\" for hierarchy \"aesEncrypt:enc128\|round:rndx\|MixColumns:mx\|MxColumns:mix0\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "mix0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(333) " "Verilog HDL assignment warning at aesEncrypt.v(333): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642220 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(337) " "Verilog HDL assignment warning at aesEncrypt.v(337): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642220 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(341) " "Verilog HDL assignment warning at aesEncrypt.v(341): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642220 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 aesEncrypt.v(345) " "Verilog HDL assignment warning at aesEncrypt.v(345): truncated value with size 8 to match size of target (1)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260642220 "|AES_Main|aesEncrypt:enc128|round:rndx|MixColumns:mx|MxColumns:mix0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:enc192 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:enc192\"" {  } { { "AES_Main.v" "enc192" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260642248 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "plain_text aesEncrypt.v(66) " "Verilog HDL Always Construct warning at aesEncrypt.v(66): variable \"plain_text\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260642456 "|AES_Main|aesEncrypt:enc192"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instates aesEncrypt.v(67) " "Verilog HDL Always Construct warning at aesEncrypt.v(67): variable \"Instates\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260642458 "|AES_Main|aesEncrypt:enc192"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subBytesFinalStateReg aesEncrypt.v(68) " "Verilog HDL Always Construct warning at aesEncrypt.v(68): variable \"subBytesFinalStateReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260642459 "|AES_Main|aesEncrypt:enc192"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sevenSegmentOutputReg aesEncrypt.v(65) " "Verilog HDL Always Construct warning at aesEncrypt.v(65): inferring latch(es) for variable \"sevenSegmentOutputReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715260642460 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[0\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[0\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642537 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[1\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[1\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[2\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[2\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[3\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[3\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[4\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[4\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[5\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[5\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[6\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[6\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[7\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[7\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[8\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[8\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[9\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[9\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[10\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[10\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[11\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[11\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[12\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[12\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[13\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[13\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[14\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[14\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[15\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[15\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[16\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[16\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[17\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[17\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[18\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[18\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[19\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[19\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[20\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[20\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260642538 "|AES_Main|aesEncrypt:enc192"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aesEncrypt aesEncrypt:enc256 " "Elaborating entity \"aesEncrypt\" for hierarchy \"aesEncrypt:enc256\"" {  } { { "AES_Main.v" "enc256" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260643505 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "plain_text aesEncrypt.v(66) " "Verilog HDL Always Construct warning at aesEncrypt.v(66): variable \"plain_text\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260643716 "|AES_Main|aesEncrypt:enc256"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instates aesEncrypt.v(67) " "Verilog HDL Always Construct warning at aesEncrypt.v(67): variable \"Instates\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260643718 "|AES_Main|aesEncrypt:enc256"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subBytesFinalStateReg aesEncrypt.v(68) " "Verilog HDL Always Construct warning at aesEncrypt.v(68): variable \"subBytesFinalStateReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260643719 "|AES_Main|aesEncrypt:enc256"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sevenSegmentOutputReg aesEncrypt.v(65) " "Verilog HDL Always Construct warning at aesEncrypt.v(65): inferring latch(es) for variable \"sevenSegmentOutputReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715260643720 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[0\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[0\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[1\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[1\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[2\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[2\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[3\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[3\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[4\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[4\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[5\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[5\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[6\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[6\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[7\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[7\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643799 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[8\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[8\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[9\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[9\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[10\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[10\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[11\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[11\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[12\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[12\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[13\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[13\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[14\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[14\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[15\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[15\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[16\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[16\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[17\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[17\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[18\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[18\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[19\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[19\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[20\] aesEncrypt.v(67) " "Inferred latch for \"sevenSegmentOutputReg\[20\]\" at aesEncrypt.v(67)" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260643800 "|AES_Main|aesEncrypt:enc256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:dec128 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:dec128\"" {  } { { "AES_Main.v" "dec128" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644767 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cipherText Decryption.v(59) " "Verilog HDL Always Construct warning at Decryption.v(59): variable \"cipherText\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instates Decryption.v(60) " "Verilog HDL Always Construct warning at Decryption.v(60): variable \"Instates\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subBytesFinalStateReg Decryption.v(61) " "Verilog HDL Always Construct warning at Decryption.v(61): variable \"subBytesFinalStateReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sevenSegmentOutputReg Decryption.v(58) " "Verilog HDL Always Construct warning at Decryption.v(58): inferring latch(es) for variable \"sevenSegmentOutputReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[0\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[0\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[1\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[1\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[2\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[2\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[3\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[3\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[4\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[4\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[5\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[5\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[6\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[6\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[7\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[7\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[8\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[8\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[9\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[9\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[10\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[10\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[11\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[11\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[12\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[12\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[13\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[13\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[14\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[14\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[15\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[15\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[16\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[16\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[17\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[17\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[18\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[18\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[19\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[19\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[20\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[20\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260644831 "|AES_Main|Decryption:dec128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption_Round Decryption:dec128\|Decryption_Round:rndx " "Elaborating entity \"Decryption_Round\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\"" {  } { { "../AES_Decrypt/Decryption.v" "rndx" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s " "Elaborating entity \"InvSubBytes\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s\"" {  } { { "../AES_Decrypt/Decryption.v" "s" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_sbox Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s\|inverse_sbox:b0 " "Elaborating entity \"inverse_sbox\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|InvSubBytes:s\|inverse_sbox:b0\"" {  } { { "../AES_Decrypt/Decryption.v" "b0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InverseShiftRows Decryption:dec128\|Decryption_Round:rndx\|InverseShiftRows:r " "Elaborating entity \"InverseShiftRows\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|InverseShiftRows:r\"" {  } { { "../AES_Decrypt/Decryption.v" "r" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrgMixColumns Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m " "Elaborating entity \"OrgMixColumns\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m\"" {  } { { "../AES_Decrypt/Decryption.v" "m" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m\|InvMixColumns:mix0 " "Elaborating entity \"InvMixColumns\" for hierarchy \"Decryption:dec128\|Decryption_Round:rndx\|OrgMixColumns:m\|InvMixColumns:mix0\"" {  } { { "../AES_Decrypt/Decryption.v" "mix0" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decryption.v(247) " "Verilog HDL assignment warning at Decryption.v(247): truncated value with size 32 to match size of target (8)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715260644868 "|AES_Main|Decryption:dec128|Decryption_Round:rndx|OrgMixColumns:m|InvMixColumns:mix0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:dec192 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:dec192\"" {  } { { "AES_Main.v" "dec192" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260644908 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cipherText Decryption.v(59) " "Verilog HDL Always Construct warning at Decryption.v(59): variable \"cipherText\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260644972 "|AES_Main|Decryption:dec192"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instates Decryption.v(60) " "Verilog HDL Always Construct warning at Decryption.v(60): variable \"Instates\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260644973 "|AES_Main|Decryption:dec192"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subBytesFinalStateReg Decryption.v(61) " "Verilog HDL Always Construct warning at Decryption.v(61): variable \"subBytesFinalStateReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260644974 "|AES_Main|Decryption:dec192"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sevenSegmentOutputReg Decryption.v(58) " "Verilog HDL Always Construct warning at Decryption.v(58): inferring latch(es) for variable \"sevenSegmentOutputReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715260644976 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[0\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[0\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[1\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[1\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[2\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[2\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[3\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[3\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[4\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[4\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[5\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[5\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[6\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[6\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[7\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[7\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[8\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[8\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645020 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[9\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[9\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[10\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[10\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[11\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[11\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[12\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[12\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[13\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[13\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[14\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[14\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[15\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[15\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[16\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[16\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[17\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[17\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[18\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[18\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[19\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[19\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[20\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[20\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645021 "|AES_Main|Decryption:dec192"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decryption Decryption:dec256 " "Elaborating entity \"Decryption\" for hierarchy \"Decryption:dec256\"" {  } { { "AES_Main.v" "dec256" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Main/AES_Main.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260645536 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cipherText Decryption.v(59) " "Verilog HDL Always Construct warning at Decryption.v(59): variable \"cipherText\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260645604 "|AES_Main|Decryption:dec256"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Instates Decryption.v(60) " "Verilog HDL Always Construct warning at Decryption.v(60): variable \"Instates\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260645606 "|AES_Main|Decryption:dec256"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "subBytesFinalStateReg Decryption.v(61) " "Verilog HDL Always Construct warning at Decryption.v(61): variable \"subBytesFinalStateReg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1715260645607 "|AES_Main|Decryption:dec256"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sevenSegmentOutputReg Decryption.v(58) " "Verilog HDL Always Construct warning at Decryption.v(58): inferring latch(es) for variable \"sevenSegmentOutputReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715260645608 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[0\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[0\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645655 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[1\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[1\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645655 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[2\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[2\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[3\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[3\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[4\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[4\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[5\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[5\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[6\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[6\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[7\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[7\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[8\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[8\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[9\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[9\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[10\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[10\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[11\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[11\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[12\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[12\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[13\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[13\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[14\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[14\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[15\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[15\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[16\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[16\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[17\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[17\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[18\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[18\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[19\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[19\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sevenSegmentOutputReg\[20\] Decryption.v(60) " "Inferred latch for \"sevenSegmentOutputReg\[20\]\" at Decryption.v(60)" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260645656 "|AES_Main|Decryption:dec256"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "124 " "Found 124 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram0 " "RAM logic \"keySchedule:exp256\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram1 " "RAM logic \"keySchedule:exp256\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram1" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram2 " "RAM logic \"keySchedule:exp256\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram2" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram3 " "RAM logic \"keySchedule:exp256\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram3" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram4 " "RAM logic \"keySchedule:exp256\|Ram4\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram4" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram5 " "RAM logic \"keySchedule:exp256\|Ram5\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram5" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram6 " "RAM logic \"keySchedule:exp256\|Ram6\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram6" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram7 " "RAM logic \"keySchedule:exp256\|Ram7\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram7" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram8 " "RAM logic \"keySchedule:exp256\|Ram8\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram8" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram9 " "RAM logic \"keySchedule:exp256\|Ram9\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram9" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram10 " "RAM logic \"keySchedule:exp256\|Ram10\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram10" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram11 " "RAM logic \"keySchedule:exp256\|Ram11\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram11" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram12 " "RAM logic \"keySchedule:exp256\|Ram12\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram12" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram13 " "RAM logic \"keySchedule:exp256\|Ram13\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram13" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram14 " "RAM logic \"keySchedule:exp256\|Ram14\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram14" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram15 " "RAM logic \"keySchedule:exp256\|Ram15\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram15" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram16 " "RAM logic \"keySchedule:exp256\|Ram16\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram16" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram17 " "RAM logic \"keySchedule:exp256\|Ram17\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram17" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram18 " "RAM logic \"keySchedule:exp256\|Ram18\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram18" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram19 " "RAM logic \"keySchedule:exp256\|Ram19\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram19" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram20 " "RAM logic \"keySchedule:exp256\|Ram20\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram20" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram21 " "RAM logic \"keySchedule:exp256\|Ram21\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram21" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram22 " "RAM logic \"keySchedule:exp256\|Ram22\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram22" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram23 " "RAM logic \"keySchedule:exp256\|Ram23\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram23" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram24 " "RAM logic \"keySchedule:exp256\|Ram24\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram24" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram25 " "RAM logic \"keySchedule:exp256\|Ram25\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram25" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram26 " "RAM logic \"keySchedule:exp256\|Ram26\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram26" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram27 " "RAM logic \"keySchedule:exp256\|Ram27\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram27" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram28 " "RAM logic \"keySchedule:exp256\|Ram28\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram28" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram29 " "RAM logic \"keySchedule:exp256\|Ram29\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram29" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram30 " "RAM logic \"keySchedule:exp256\|Ram30\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram30" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram31 " "RAM logic \"keySchedule:exp256\|Ram31\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram31" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram32 " "RAM logic \"keySchedule:exp256\|Ram32\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram32" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram33 " "RAM logic \"keySchedule:exp256\|Ram33\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram33" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram34 " "RAM logic \"keySchedule:exp256\|Ram34\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram34" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram35 " "RAM logic \"keySchedule:exp256\|Ram35\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram35" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram36 " "RAM logic \"keySchedule:exp256\|Ram36\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram36" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram37 " "RAM logic \"keySchedule:exp256\|Ram37\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram37" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram38 " "RAM logic \"keySchedule:exp256\|Ram38\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram38" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram39 " "RAM logic \"keySchedule:exp256\|Ram39\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram39" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram40 " "RAM logic \"keySchedule:exp256\|Ram40\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram40" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram41 " "RAM logic \"keySchedule:exp256\|Ram41\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram41" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram42 " "RAM logic \"keySchedule:exp256\|Ram42\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram42" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram43 " "RAM logic \"keySchedule:exp256\|Ram43\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram43" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram44 " "RAM logic \"keySchedule:exp256\|Ram44\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram44" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram45 " "RAM logic \"keySchedule:exp256\|Ram45\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram45" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram46 " "RAM logic \"keySchedule:exp256\|Ram46\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram46" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram47 " "RAM logic \"keySchedule:exp256\|Ram47\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram47" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram48 " "RAM logic \"keySchedule:exp256\|Ram48\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram48" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram49 " "RAM logic \"keySchedule:exp256\|Ram49\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram49" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram50 " "RAM logic \"keySchedule:exp256\|Ram50\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram50" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp256\|Ram51 " "RAM logic \"keySchedule:exp256\|Ram51\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram51" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram0 " "RAM logic \"keySchedule:exp192\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram1 " "RAM logic \"keySchedule:exp192\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram1" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram2 " "RAM logic \"keySchedule:exp192\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram2" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram3 " "RAM logic \"keySchedule:exp192\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram3" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram4 " "RAM logic \"keySchedule:exp192\|Ram4\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram4" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram5 " "RAM logic \"keySchedule:exp192\|Ram5\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram5" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram6 " "RAM logic \"keySchedule:exp192\|Ram6\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram6" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram7 " "RAM logic \"keySchedule:exp192\|Ram7\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram7" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram8 " "RAM logic \"keySchedule:exp192\|Ram8\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram8" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram9 " "RAM logic \"keySchedule:exp192\|Ram9\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram9" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram10 " "RAM logic \"keySchedule:exp192\|Ram10\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram10" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram11 " "RAM logic \"keySchedule:exp192\|Ram11\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram11" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram12 " "RAM logic \"keySchedule:exp192\|Ram12\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram12" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram13 " "RAM logic \"keySchedule:exp192\|Ram13\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram13" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram14 " "RAM logic \"keySchedule:exp192\|Ram14\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram14" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram15 " "RAM logic \"keySchedule:exp192\|Ram15\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram15" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram16 " "RAM logic \"keySchedule:exp192\|Ram16\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram16" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram17 " "RAM logic \"keySchedule:exp192\|Ram17\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram17" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram18 " "RAM logic \"keySchedule:exp192\|Ram18\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram18" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram19 " "RAM logic \"keySchedule:exp192\|Ram19\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram19" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram20 " "RAM logic \"keySchedule:exp192\|Ram20\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram20" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram21 " "RAM logic \"keySchedule:exp192\|Ram21\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram21" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram22 " "RAM logic \"keySchedule:exp192\|Ram22\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram22" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram23 " "RAM logic \"keySchedule:exp192\|Ram23\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram23" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram24 " "RAM logic \"keySchedule:exp192\|Ram24\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram24" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram25 " "RAM logic \"keySchedule:exp192\|Ram25\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram25" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram26 " "RAM logic \"keySchedule:exp192\|Ram26\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram26" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram27 " "RAM logic \"keySchedule:exp192\|Ram27\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram27" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram28 " "RAM logic \"keySchedule:exp192\|Ram28\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram28" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram29 " "RAM logic \"keySchedule:exp192\|Ram29\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram29" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram30 " "RAM logic \"keySchedule:exp192\|Ram30\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram30" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp192\|Ram31 " "RAM logic \"keySchedule:exp192\|Ram31\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram31" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram0 " "RAM logic \"keySchedule:exp128\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram0" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram1 " "RAM logic \"keySchedule:exp128\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram1" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram2 " "RAM logic \"keySchedule:exp128\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram2" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram3 " "RAM logic \"keySchedule:exp128\|Ram3\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram3" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram4 " "RAM logic \"keySchedule:exp128\|Ram4\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram4" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram5 " "RAM logic \"keySchedule:exp128\|Ram5\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram5" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram6 " "RAM logic \"keySchedule:exp128\|Ram6\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram6" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram7 " "RAM logic \"keySchedule:exp128\|Ram7\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram7" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram8 " "RAM logic \"keySchedule:exp128\|Ram8\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram8" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram9 " "RAM logic \"keySchedule:exp128\|Ram9\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram9" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram10 " "RAM logic \"keySchedule:exp128\|Ram10\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram10" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram11 " "RAM logic \"keySchedule:exp128\|Ram11\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram11" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram12 " "RAM logic \"keySchedule:exp128\|Ram12\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram12" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram13 " "RAM logic \"keySchedule:exp128\|Ram13\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram13" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram14 " "RAM logic \"keySchedule:exp128\|Ram14\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram14" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram15 " "RAM logic \"keySchedule:exp128\|Ram15\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram15" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram16 " "RAM logic \"keySchedule:exp128\|Ram16\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram16" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram17 " "RAM logic \"keySchedule:exp128\|Ram17\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram17" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram18 " "RAM logic \"keySchedule:exp128\|Ram18\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram18" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram19 " "RAM logic \"keySchedule:exp128\|Ram19\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram19" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram20 " "RAM logic \"keySchedule:exp128\|Ram20\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram20" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram21 " "RAM logic \"keySchedule:exp128\|Ram21\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram21" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram22 " "RAM logic \"keySchedule:exp128\|Ram22\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram22" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram23 " "RAM logic \"keySchedule:exp128\|Ram23\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram23" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram24 " "RAM logic \"keySchedule:exp128\|Ram24\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram24" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram25 " "RAM logic \"keySchedule:exp128\|Ram25\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram25" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram26 " "RAM logic \"keySchedule:exp128\|Ram26\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram26" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram27 " "RAM logic \"keySchedule:exp128\|Ram27\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram27" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram28 " "RAM logic \"keySchedule:exp128\|Ram28\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram28" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram29 " "RAM logic \"keySchedule:exp128\|Ram29\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram29" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram30 " "RAM logic \"keySchedule:exp128\|Ram30\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram30" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram31 " "RAM logic \"keySchedule:exp128\|Ram31\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram31" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram32 " "RAM logic \"keySchedule:exp128\|Ram32\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram32" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram33 " "RAM logic \"keySchedule:exp128\|Ram33\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram33" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram34 " "RAM logic \"keySchedule:exp128\|Ram34\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram34" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram35 " "RAM logic \"keySchedule:exp128\|Ram35\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram35" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram36 " "RAM logic \"keySchedule:exp128\|Ram36\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram36" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram37 " "RAM logic \"keySchedule:exp128\|Ram37\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram37" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram38 " "RAM logic \"keySchedule:exp128\|Ram38\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram38" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "keySchedule:exp128\|Ram39 " "RAM logic \"keySchedule:exp128\|Ram39\" is uninferred due to asynchronous read logic" {  } { { "../rijneal Key Schedule/UniversalKeyExpansion.v" "Ram39" { Text "C:/Users/youss/AES-128-Verilog/src/rijneal Key Schedule/UniversalKeyExpansion.v" 5 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1715260657736 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1715260657736 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decryption:dec256\|sevenSegmentOutputReg\[17\] Decryption:dec256\|sevenSegmentOutputReg\[14\] " "Duplicate LATCH primitive \"Decryption:dec256\|sevenSegmentOutputReg\[17\]\" merged with LATCH primitive \"Decryption:dec256\|sevenSegmentOutputReg\[14\]\"" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1715260736647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decryption:dec192\|sevenSegmentOutputReg\[17\] Decryption:dec192\|sevenSegmentOutputReg\[14\] " "Duplicate LATCH primitive \"Decryption:dec192\|sevenSegmentOutputReg\[17\]\" merged with LATCH primitive \"Decryption:dec192\|sevenSegmentOutputReg\[14\]\"" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1715260736647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decryption:dec128\|sevenSegmentOutputReg\[17\] Decryption:dec128\|sevenSegmentOutputReg\[14\] " "Duplicate LATCH primitive \"Decryption:dec128\|sevenSegmentOutputReg\[17\]\" merged with LATCH primitive \"Decryption:dec128\|sevenSegmentOutputReg\[14\]\"" {  } { { "../AES_Decrypt/Decryption.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Decrypt/Decryption.v" 60 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1715260736647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "aesEncrypt:enc256\|sevenSegmentOutputReg\[17\] aesEncrypt:enc256\|sevenSegmentOutputReg\[14\] " "Duplicate LATCH primitive \"aesEncrypt:enc256\|sevenSegmentOutputReg\[17\]\" merged with LATCH primitive \"aesEncrypt:enc256\|sevenSegmentOutputReg\[14\]\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1715260736647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "aesEncrypt:enc192\|sevenSegmentOutputReg\[17\] aesEncrypt:enc192\|sevenSegmentOutputReg\[14\] " "Duplicate LATCH primitive \"aesEncrypt:enc192\|sevenSegmentOutputReg\[17\]\" merged with LATCH primitive \"aesEncrypt:enc192\|sevenSegmentOutputReg\[14\]\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1715260736647 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "aesEncrypt:enc128\|sevenSegmentOutputReg\[17\] aesEncrypt:enc128\|sevenSegmentOutputReg\[14\] " "Duplicate LATCH primitive \"aesEncrypt:enc128\|sevenSegmentOutputReg\[17\]\" merged with LATCH primitive \"aesEncrypt:enc128\|sevenSegmentOutputReg\[14\]\"" {  } { { "../AES_Encrypt/aesEncrypt.v" "" { Text "C:/Users/youss/AES-128-Verilog/src/AES_Encrypt/aesEncrypt.v" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 4 1715260736647 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 4 1715260736647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715260747677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.map.smsg " "Generated suppressed messages file C:/Users/youss/AES-128-Verilog/src/AES_Main/output_files/AES_Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260774412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715260775267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715260775267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21064 " "Implemented 21064 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715260775984 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715260775984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20846 " "Implemented 20846 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715260775984 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "192 " "Implemented 192 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715260775984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715260775984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6102 " "Peak virtual memory: 6102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715260776015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  9 16:19:36 2024 " "Processing ended: Thu May  9 16:19:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715260776015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715260776015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715260776015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715260776015 ""}
