design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/cv32e40p,cv32e40p_core,RUN_2025.10.17_07.48.44,flow completed,1h2m50s0ms,0h44m31s0ms,99204.3346451641,0.584072260625,39681.73385806564,-1,42.343399999999995,1596.39,21301,0,0,0,0,0,0,0,149,122,0,0,1247091,199434,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,831078220.0,0.0,52.86,55.97,29.82,40.03,11.81,23716,46353,1165,23802,0,0,0,25265,1114,139,596,1117,4073,2208,629,5812,2357,2209,38,28412,7866,669,12099,23177,72223,557096.7999999999,0.0012,0.000563,0.000145,0.00152,0.000724,1.29e-06,0.00175,0.000861,1.39e-06,2.6499999999999986,100.0,10.0,100,1,40,153.18,153.6,0.3,1,10,0.5,0,sky130_fd_sc_hd,AREA 0
