#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Nov 16 12:11:20 2018
# Process ID: 15664
# Current directory: X:/Bureau/3610_4/1490679_1771119/lab4_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16724 X:\Bureau\3610_4\1490679_1771119\lab4_vivado\lab4_vivado.xpr
# Log file: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/vivado.log
# Journal file: X:/Bureau/3610_4/1490679_1771119/lab4_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.xpr
INFO: [Project 1-313] Project file moved from 'C:/TEMP/3610_4/1490679_1771119/lab4_vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/Bureau/3610_4/1490679_1771119/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 861.520 ; gain = 106.160
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_76M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_cresample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/vcc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/zed_hdmi_out_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'x:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Nov 16 12:14:03 2018] Launched design_1_axis_subset_converter_0_0_synth_1, design_1_gnd_0_synth_1, design_1_xbar_0_synth_1, design_1_v_rgb2ycrcb_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_zed_hdmi_out_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_vcc_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_proc_sys_reset_0_synth_1, design_1_v_cresample_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_rst_ps7_0_76M_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_axi_iic_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axis_subset_converter_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_gnd_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_gnd_0_synth_1/runme.log
design_1_xbar_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_xbar_0_synth_1/runme.log
design_1_v_rgb2ycrcb_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_rgb2ycrcb_0_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_zed_hdmi_out_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_zed_hdmi_out_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_vcc_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_vcc_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_proc_sys_reset_0_synth_1/runme.log
design_1_v_cresample_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_cresample_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_rst_ps7_0_76M_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_rst_ps7_0_76M_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_axi_iic_0_0_synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/design_1_axi_iic_0_0_synth_1/runme.log
synth_1: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/synth_1/runme.log
[Fri Nov 16 12:14:07 2018] Launched impl_1...
Run output will be captured here: X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:55 . Memory (MB): peak = 1084.633 ; gain = 210.008
file mkdir X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk
file copy -force X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.runs/impl_1/design_1_wrapper.sysdef X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf

launch_sdk -workspace X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk -hwspec X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk -hwspec X:/Bureau/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 12:42:15 2018...
