#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Oct 27 15:51:28 2023
# Process ID: 76012
# Current directory: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent78908 C:\Users\BaSO4\Desktop\study\2023-2024\Vivado\Control\Control.xpr
# Log file: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/vivado.log
# Journal file: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Control_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Control_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 50a0f5322f8d4f69bc808342694b0d8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Control_sim_behav xil_defaultlib.Control_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Control_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Control_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim/xsim.dir/Control_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 27 15:53:41 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Control_sim_behav -key {Behavioral:sim_1:Functional:Control_sim} -tclbatch {Control_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Control_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Control_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 956.262 ; gain = 9.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Control_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Control_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 50a0f5322f8d4f69bc808342694b0d8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Control_sim_behav xil_defaultlib.Control_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Control_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Control_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Control_sim_behav -key {Behavioral:sim_1:Functional:Control_sim} -tclbatch {Control_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Control_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Control_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 988.992 ; gain = 11.621
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Control_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Control_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 50a0f5322f8d4f69bc808342694b0d8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Control_sim_behav xil_defaultlib.Control_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Control_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Control_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Control_sim_behav -key {Behavioral:sim_1:Functional:Control_sim} -tclbatch {Control_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Control_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Control_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sources_1/new/Control.v} 36
remove_bps -file {C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sources_1/new/Control.v} -line 36
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Control_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Control_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 50a0f5322f8d4f69bc808342694b0d8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Control_sim_behav xil_defaultlib.Control_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net out8_4 is not permitted [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v:33]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out8_16 is not permitted [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v:34]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out8_32 is not permitted [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Control_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Control_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 50a0f5322f8d4f69bc808342694b0d8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Control_sim_behav xil_defaultlib.Control_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net out8_4 is not permitted [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v:33]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out8_16 is not permitted [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v:34]
ERROR: [VRFC 10-529] concurrent assignment to a non-net out8_32 is not permitted [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Control_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Control_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.srcs/sim_1/new/Control_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 50a0f5322f8d4f69bc808342694b0d8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Control_sim_behav xil_defaultlib.Control_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Control_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Control_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Control_sim_behav -key {Behavioral:sim_1:Functional:Control_sim} -tclbatch {Control_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Control_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Control_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.runs/synth_1

launch_runs impl_1 -jobs 16
[Fri Oct 27 16:26:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.runs/synth_1/runme.log
[Fri Oct 27 16:26:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/Control.runs/impl_1/runme.log
ipx::package_project -root_dir C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property supported_families {qvirtex7 Production kintex7l Production qkintex7l Production artix7l Production qartix7 Production qzynq Production spartan7 Production virtexu Production kintexuplus Production kintexu Production virtex7 Production qvirtex7 Production kintex7 Production kintex7l Production qkintex7 Production qkintex7l Production artix7 Production artix7l Production aartix7 Production qartix7 Production zynq Production qzynq Production azynq Production spartan7 Production aspartan7 Production virtexu Production virtexuplus Production kintexuplus Production zynquplus Production kintexu Production virtex7 Beta qvirtex7 Beta kintex7 Beta kintex7l Beta qkintex7 Beta qkintex7l Beta artix7 Beta artix7l Beta aartix7 Beta qartix7 Beta zynq Beta qzynq Beta azynq Beta spartan7 Beta aspartan7 Beta virtexu Beta virtexuplus Beta kintexuplus Beta zynquplus Beta kintexu Beta} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\BaSO4\Desktop\study\2023-2024\Vivado\Control\xilinx.com_user_Control_1.0.zip} [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Control'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
