===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 38.9938 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.0944 (  7.3%)    5.0944 ( 13.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    4.0170 (  5.7%)    4.0170 ( 10.3%)    Parse modules
    1.0226 (  1.5%)    1.0226 (  2.6%)    Verify circuit
   61.4614 ( 87.7%)   31.6169 ( 81.1%)  'firrtl.circuit' Pipeline
    0.9930 (  1.4%)    0.9930 (  2.5%)    LowerFIRRTLAnnotations
    4.9118 (  7.0%)    2.7475 (  7.0%)    'firrtl.module' Pipeline
    1.5555 (  2.2%)    0.8693 (  2.2%)      DropName
    3.3563 (  4.8%)    1.8781 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1828 (  0.3%)    0.1018 (  0.3%)    'firrtl.module' Pipeline
    0.1828 (  0.3%)    0.1017 (  0.3%)      LowerCHIRRTLPass
    0.3349 (  0.5%)    0.3349 (  0.9%)    InferWidths
    1.0092 (  1.4%)    1.0092 (  2.6%)    MemToRegOfVec
    1.7025 (  2.4%)    1.7025 (  4.4%)    InferResets
    0.1940 (  0.3%)    0.1940 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.3103 (  0.4%)    0.3103 (  0.8%)    WireDFT
    1.5085 (  2.2%)    0.8089 (  2.1%)    'firrtl.module' Pipeline
    1.5084 (  2.2%)    0.8088 (  2.1%)      FlattenMemory
    1.6157 (  2.3%)    1.6157 (  4.1%)    LowerFIRRTLTypes
    6.9300 (  9.9%)    3.7923 (  9.7%)    'firrtl.module' Pipeline
    5.3387 (  7.6%)    2.8701 (  7.4%)      ExpandWhens
    1.5902 (  2.3%)    0.9221 (  2.4%)      SFCCompat
    2.3067 (  3.3%)    2.3067 (  5.9%)    Inliner
    1.8990 (  2.7%)    0.9833 (  2.5%)    'firrtl.module' Pipeline
    1.8990 (  2.7%)    0.9833 (  2.5%)      RandomizeRegisterInit
    1.5213 (  2.2%)    1.5213 (  3.9%)    CheckCombCycles
    0.3377 (  0.5%)    0.3377 (  0.9%)      (A) circt::firrtl::InstanceGraph
   10.4799 ( 14.9%)    5.9817 ( 15.3%)    'firrtl.module' Pipeline
   10.0178 ( 14.3%)    5.7116 ( 14.6%)      Canonicalizer
    0.4620 (  0.7%)    0.2701 (  0.7%)      InferReadWrite
    0.2019 (  0.3%)    0.2019 (  0.5%)    PrefixModules
    0.0818 (  0.1%)    0.0818 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.0963 (  1.6%)    1.0963 (  2.8%)    IMConstProp
    0.0711 (  0.1%)    0.0711 (  0.2%)    AddSeqMemPorts
    0.0711 (  0.1%)    0.0711 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2474 (  0.4%)    0.2474 (  0.6%)    CreateSiFiveMetadata
    0.0365 (  0.1%)    0.0365 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0257 (  0.0%)    0.0257 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.3869 (  0.6%)    0.3869 (  1.0%)    SymbolDCE
    0.0784 (  0.1%)    0.0784 (  0.2%)    BlackBoxReader
    0.0784 (  0.1%)    0.0784 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.9325 (  5.6%)    1.9843 (  5.1%)    'firrtl.module' Pipeline
    0.3193 (  0.5%)    0.1621 (  0.4%)      DropName
    3.6132 (  5.2%)    1.8222 (  4.7%)      Canonicalizer
    0.9240 (  1.3%)    0.9240 (  2.4%)    IMDeadCodeElim
    0.0663 (  0.1%)    0.0663 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0324 (  0.0%)    0.0324 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1868 (  0.3%)    0.1868 (  0.5%)    LowerXMR
    0.0258 (  0.0%)    0.0258 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.5284 (  0.8%)    0.5284 (  1.4%)  LowerFIRRTLToHW
    0.0225 (  0.0%)    0.0225 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.5891 (  0.8%)    0.5486 (  1.4%)  'hw.module' Pipeline
    0.1984 (  0.3%)    0.1750 (  0.4%)    CSE
    0.0014 (  0.0%)    0.0014 (  0.0%)      (A) DominanceInfo
    0.2473 (  0.4%)    0.2340 (  0.6%)    Canonicalizer
    0.0800 (  0.1%)    0.0781 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0632 (  0.1%)    0.0615 (  0.2%)    LowerSeqFIRRTLToSV
    0.1132 (  0.2%)    0.1132 (  0.3%)  HWMemSimImpl
    0.3839 (  0.5%)    0.3315 (  0.9%)  'hw.module' Pipeline
    0.1237 (  0.2%)    0.1077 (  0.3%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.1670 (  0.2%)    0.1488 (  0.4%)    Canonicalizer
    0.0697 (  0.1%)    0.0606 (  0.2%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.0159 (  0.0%)    0.0107 (  0.0%)    HWCleanup
    0.0949 (  0.1%)    0.0762 (  0.2%)  'hw.module' Pipeline
    0.0096 (  0.0%)    0.0067 (  0.0%)    HWLegalizeModules
    0.0795 (  0.1%)    0.0663 (  0.2%)    PrettifyVerilog
    0.0726 (  0.1%)    0.0726 (  0.2%)  StripDebugInfoWithPred
    0.5590 (  0.8%)    0.5590 (  1.4%)  ExportVerilog
    0.4021 (  0.6%)    0.1967 (  0.5%)  'builtin.module' Pipeline
    0.2054 (  0.3%)    0.1774 (  0.5%)    'hw.module' Pipeline
    0.2030 (  0.3%)    0.1762 (  0.5%)      PrepareForEmission
   -0.1871 ( -0.3%)   -0.1871 ( -0.5%)  Rest
   70.1118 (100.0%)   38.9938 (100.0%)  Total

{
  totalTime: 39.053,
  maxMemory: 1062002688
}
