// Seed: 2213461808
module module_0 ();
  assign id_1 = 1;
  wire id_2, id_3;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wand id_4,
    output tri id_5,
    inout supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    output tri id_9,
    output supply1 id_10,
    input tri0 id_11
);
  id_13(
      .id_0(id_4 > id_0), .id_1(id_1), .id_2(1 ==? 1'b0), .id_3(1)
  ); module_0();
endmodule
