Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  7 11:02:13 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: sclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.286        0.000                      0                  298        0.109        0.000                      0                  298        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.286        0.000                      0                  298        0.109        0.000                      0                  298        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.484ns  (logic 1.605ns (46.066%)  route 1.879ns (53.934%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.533    13.565    design_1_i/delay_0/U0/counter
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.441    14.782    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[3]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.852    design_1_i/delay_0/U0/signal_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.484ns  (logic 1.605ns (46.066%)  route 1.879ns (53.934%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.533    13.565    design_1_i/delay_0/U0/counter
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.441    14.782    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.852    design_1_i/delay_0/U0/signal_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.484ns  (logic 1.605ns (46.066%)  route 1.879ns (53.934%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.533    13.565    design_1_i/delay_0/U0/counter
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.441    14.782    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[6]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.852    design_1_i/delay_0/U0/signal_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.484ns  (logic 1.605ns (46.066%)  route 1.879ns (53.934%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.533    13.565    design_1_i/delay_0/U0/counter
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.441    14.782    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.852    design_1_i/delay_0/U0/signal_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.484ns  (logic 1.605ns (46.066%)  route 1.879ns (53.934%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.533    13.565    design_1_i/delay_0/U0/counter
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.441    14.782    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y29         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[8]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.852    design_1_i/delay_0/U0/signal_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.296ns  (logic 1.605ns (48.697%)  route 1.691ns (51.303%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.345    13.377    design_1_i/delay_0/U0/counter
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.851    design_1_i/delay_0/U0/signal_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.296ns  (logic 1.605ns (48.697%)  route 1.691ns (51.303%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.345    13.377    design_1_i/delay_0/U0/counter
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[1]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.851    design_1_i/delay_0/U0/signal_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.296ns  (logic 1.605ns (48.697%)  route 1.691ns (51.303%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.345    13.377    design_1_i/delay_0/U0/counter
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[2]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.851    design_1_i/delay_0/U0/signal_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/signal_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.296ns  (logic 1.605ns (48.697%)  route 1.691ns (51.303%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 f  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.435    12.722    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y29         LUT2 (Prop_lut2_I1_O)        0.310    13.032 r  design_1_i/delay_0/U0/signal_out[8]_i_1/O
                         net (fo=9, routed)           0.345    13.377    design_1_i/delay_0/U0/counter
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y28         FDRE                                         r  design_1_i/delay_0/U0/signal_out_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X54Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.851    design_1_i/delay_0/U0/signal_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 design_1_i/SPI_0/U0/spi_data_in_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_0/U0/preValue_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.755ns  (logic 1.295ns (47.004%)  route 1.460ns (52.996%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 10.081 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.560    10.081    design_1_i/SPI_0/U0/clk_in
    SLICE_X55Y31         FDRE                                         r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.422    10.503 r  design_1_i/SPI_0/U0/spi_data_in_reg[7]/Q
                         net (fo=4, routed)           0.911    11.414    design_1_i/delay_0/U0/signal_in[3]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.299    11.713 r  design_1_i/delay_0/U0/counter1_carry_i_2/O
                         net (fo=1, routed)           0.000    11.713    design_1_i/delay_0/U0/counter1_carry_i_2_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    12.287 r  design_1_i/delay_0/U0/counter1_carry/CO[2]
                         net (fo=10, routed)          0.549    12.836    design_1_i/delay_0/U0/counter1_carry_n_1
    SLICE_X54Y30         FDRE                                         r  design_1_i/delay_0/U0/preValue_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.441    14.782    design_1_i/delay_0/U0/clk_in
    SLICE_X54Y30         FDRE                                         r  design_1_i/delay_0/U0/preValue_reg[7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y30         FDRE (Setup_fdre_C_CE)      -0.355    14.666    design_1_i/delay_0/U0/preValue_reg[7]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                  1.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/delay_2/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_2/U0/signal_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    design_1_i/delay_2/U0/clk_in
    SLICE_X57Y27         FDRE                                         r  design_1_i/delay_2/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  design_1_i/delay_2/U0/counter_reg[0]/Q
                         net (fo=1, routed)           0.056     1.638    design_1_i/delay_2/U0/counter_reg_n_0_[0]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.683 r  design_1_i/delay_2/U0/signal_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.683    design_1_i/delay_2/U0/signal_out[0]_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  design_1_i/delay_2/U0/signal_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.824     1.951    design_1_i/delay_2/U0/clk_in
    SLICE_X56Y27         FDRE                                         r  design_1_i/delay_2/U0/signal_out_reg[0]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.120     1.574    design_1_i/delay_2/U0/signal_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_motor_1/U0/value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.584     1.467    design_1_i/quadratur_motor_1/U0/clk_in
    SLICE_X60Y28         FDRE                                         r  design_1_i/quadratur_motor_1/U0/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  design_1_i/quadratur_motor_1/U0/value_reg[5]/Q
                         net (fo=1, routed)           0.049     1.680    design_1_i/state_machine_0/U0/quad_enc_B[5]
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.725 r  design_1_i/state_machine_0/U0/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.725    design_1_i/state_machine_0/U0/data_out_0[5]
    SLICE_X61Y28         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.852     1.979    design_1_i/state_machine_0/U0/clk_in
    SLICE_X61Y28         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[5]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092     1.572    design_1_i/state_machine_0/U0/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_motor_1/U0/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.588     1.471    design_1_i/quadratur_motor_1/U0/clk_in
    SLICE_X60Y32         FDRE                                         r  design_1_i/quadratur_motor_1/U0/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/quadratur_motor_1/U0/value_reg[10]/Q
                         net (fo=1, routed)           0.049     1.684    design_1_i/state_machine_0/U0/quad_enc_B[10]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.729 r  design_1_i/state_machine_0/U0/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.729    design_1_i/state_machine_0/U0/data_out_0[10]
    SLICE_X61Y32         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.856     1.983    design_1_i/state_machine_0/U0/clk_in
    SLICE_X61Y32         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[10]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.092     1.576    design_1_i/state_machine_0/U0/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_motor_1/U0/value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.588     1.471    design_1_i/quadratur_motor_1/U0/clk_in
    SLICE_X60Y32         FDRE                                         r  design_1_i/quadratur_motor_1/U0/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  design_1_i/quadratur_motor_1/U0/value_reg[14]/Q
                         net (fo=1, routed)           0.051     1.686    design_1_i/state_machine_0/U0/quad_enc_B[14]
    SLICE_X61Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.731 r  design_1_i/state_machine_0/U0/data_out[14]_i_2/O
                         net (fo=1, routed)           0.000     1.731    design_1_i/state_machine_0/U0/data_out_0[14]
    SLICE_X61Y32         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.856     1.983    design_1_i/state_machine_0/U0/clk_in
    SLICE_X61Y32         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[14]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.091     1.575    design_1_i/state_machine_0/U0/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_motor_0/U0/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.585     1.468    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X62Y28         FDRE                                         r  design_1_i/quadratur_motor_0/U0/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_1_i/quadratur_motor_0/U0/value_reg[4]/Q
                         net (fo=1, routed)           0.112     1.722    design_1_i/state_machine_0/U0/quad_enc_A[4]
    SLICE_X61Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  design_1_i/state_machine_0/U0/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    design_1_i/state_machine_0/U0/data_out_0[4]
    SLICE_X61Y28         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.852     1.979    design_1_i/state_machine_0/U0/clk_in
    SLICE_X61Y28         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[4]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092     1.593    design_1_i/state_machine_0/U0/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_motor_0/U0/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.509%)  route 0.112ns (37.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X63Y30         FDRE                                         r  design_1_i/quadratur_motor_0/U0/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_1_i/quadratur_motor_0/U0/value_reg[11]/Q
                         net (fo=1, routed)           0.112     1.723    design_1_i/state_machine_0/U0/quad_enc_A[11]
    SLICE_X61Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.768 r  design_1_i/state_machine_0/U0/data_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.768    design_1_i/state_machine_0/U0/data_out_0[11]
    SLICE_X61Y30         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.854     1.981    design_1_i/state_machine_0/U0/clk_in
    SLICE_X61Y30         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[11]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091     1.594    design_1_i/state_machine_0/U0/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/enable_1/U0/sig_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/enable_1/U0/ou_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    design_1_i/enable_1/U0/clk
    SLICE_X56Y27         FDRE                                         r  design_1_i/enable_1/U0/sig_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  design_1_i/enable_1/U0/sig_buffer_reg/Q
                         net (fo=2, routed)           0.067     1.672    design_1_i/enable_1/U0/sig_buffer
    SLICE_X56Y27         FDRE                                         r  design_1_i/enable_1/U0/ou_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.824     1.951    design_1_i/enable_1/U0/clk
    SLICE_X56Y27         FDRE                                         r  design_1_i/enable_1/U0/ou_reg/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.053     1.494    design_1_i/enable_1/U0/ou_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_motor_0/U0/value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.588     1.471    design_1_i/quadratur_motor_0/U0/clk_in
    SLICE_X63Y31         FDRE                                         r  design_1_i/quadratur_motor_0/U0/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/quadratur_motor_0/U0/value_reg[2]/Q
                         net (fo=1, routed)           0.098     1.710    design_1_i/state_machine_0/U0/quad_enc_A[2]
    SLICE_X62Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.755 r  design_1_i/state_machine_0/U0/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    design_1_i/state_machine_0/U0/data_out_0[2]
    SLICE_X62Y31         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.857     1.984    design_1_i/state_machine_0/U0/clk_in
    SLICE_X62Y31         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092     1.576    design_1_i/state_machine_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/quadratur_motor_1/U0/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/state_machine_0/U0/data_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.587     1.470    design_1_i/quadratur_motor_1/U0/clk_in
    SLICE_X61Y31         FDRE                                         r  design_1_i/quadratur_motor_1/U0/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_1_i/quadratur_motor_1/U0/value_reg[12]/Q
                         net (fo=1, routed)           0.107     1.718    design_1_i/state_machine_0/U0/quad_enc_B[12]
    SLICE_X61Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.763 r  design_1_i/state_machine_0/U0/data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.763    design_1_i/state_machine_0/U0/data_out_0[12]
    SLICE_X61Y30         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.854     1.981    design_1_i/state_machine_0/U0/clk_in
    SLICE_X61Y30         FDRE                                         r  design_1_i/state_machine_0/U0/data_out_reg[12]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.092     1.575    design_1_i/state_machine_0/U0/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/delay_1/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/delay_1/U0/signal_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    design_1_i/delay_1/U0/clk_in
    SLICE_X57Y27         FDRE                                         r  design_1_i/delay_1/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  design_1_i/delay_1/U0/counter_reg[0]/Q
                         net (fo=1, routed)           0.054     1.624    design_1_i/delay_1/U0/counter_reg_n_0_[0]
    SLICE_X57Y27         LUT4 (Prop_lut4_I0_O)        0.099     1.723 r  design_1_i/delay_1/U0/signal_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.723    design_1_i/delay_1/U0/signal_out[0]_i_1_n_0
    SLICE_X57Y27         FDRE                                         r  design_1_i/delay_1/U0/signal_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.824     1.951    design_1_i/delay_1/U0/clk_in
    SLICE_X57Y27         FDRE                                         r  design_1_i/delay_1/U0/signal_out_reg[0]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.091     1.532    design_1_i/delay_1/U0/signal_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y32   design_1_i/SPI_0/U0/buf_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   design_1_i/state_machine_0/U0/data_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   design_1_i/quadratur_motor_1/U0/position_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   design_1_i/quadratur_motor_1/U0/position_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   design_1_i/state_machine_0/U0/data_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   design_1_i/state_machine_0/U0/data_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   design_1_i/state_machine_0/U0/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y32   design_1_i/SPI_0/U0/buf_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   design_1_i/SPI_0/U0/position_reg[1]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   design_1_i/SPI_0/U0/position_reg[2]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y30   design_1_i/SPI_0/U0/position_reg[3]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   design_1_i/SPI_0/U0/buf_out_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   design_1_i/SPI_0/U0/buf_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   design_1_i/SPI_0/U0/spi_data_in_reg[14]/C



