0.7
2020.2
May  7 2023
15:10:42
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.gen/sources_1/ip/images_mem/sim/images_mem.v,1698663146,verilog,,,,images_mem,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.gen/sources_1/ip/middle_memory/sim/middle_memory.v,1698500135,verilog,,/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.gen/sources_1/ip/weights2/sim/weights2.v,,middle_memory,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.gen/sources_1/ip/weights1/sim/weights1.v,1698663144,verilog,,/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.gen/sources_1/ip/images_mem/sim/images_mem.v,,weights1,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.gen/sources_1/ip/weights2/sim/weights2.v,1698663139,verilog,,/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.gen/sources_1/ip/weights1/sim/weights1.v,,weights2,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.sim/sim_1/behav/xsim/glbl.v,1698499111,verilog,,,,glbl,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.srcs/sim_1/imports/new/circuito_tb.vhd,1698661929,vhdl,,,,circuito_tb,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.srcs/sources_1/imports/Lab3/Lab3.srcs/sources_1/imports/P3/mem_acesses.vhd,1698499111,vhdl,,,,mem_acesses,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.srcs/sources_1/imports/Lab3/Lab3.srcs/sources_1/new/circuito.vhdl,1698661929,vhdl,,,,circuito,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.srcs/sources_1/imports/Lab3/Lab3.srcs/sources_1/new/control.vhd,1698661929,vhdl,,,,control,,,,,,,,
/home/jcr/IST/MEng/PSD/Projects/Lab3/project_1.srcs/sources_1/imports/Lab3/datapath.vhd,1698675013,vhdl,,,,datapath,,,,,,,,
