{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /content/openlane_run/tmp/9517f584afa141ffa7d31e4d56eb1606.lib ",
   "modules": {
      "\\spm": {
         "num_wires":         257,
         "num_wire_bits":     288,
         "num_pub_wires":     99,
         "num_pub_wire_bits": 130,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         253,
         "num_cells_by_type": {
            "$_AND_": 32,
            "$_DFF_PP0_": 64,
            "$_NAND_": 31,
            "$_NOR_": 31,
            "$_OR_": 1,
            "$_XNOR_": 31,
            "$_XOR_": 63
         }
      }
   },
      "design": {
         "num_wires":         257,
         "num_wire_bits":     288,
         "num_pub_wires":     99,
         "num_pub_wire_bits": 130,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         253,
         "num_cells_by_type": {
            "$_AND_": 32,
            "$_DFF_PP0_": 64,
            "$_NAND_": 31,
            "$_NOR_": 31,
            "$_OR_": 1,
            "$_XNOR_": 31,
            "$_XOR_": 63
         }
      }
}

