# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2025.09
# platform  : Linux 5.15.0-164-generic
# version   : 2025.09p002 64 bits
# build date: 2025.11.19 14:35:23 UTC
# ----------------------------------------
# started   : 2026-02-13 17:12:42 UTC
# hostname  : estudiantes1.(none)
# pid       : 94056
# arguments : '-style' 'windows' '-label' 'session_0' '-console' '//127.0.0.1:36711' '-data' 'AAAAdnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYUZWLMGQxpDPEM6QxFDCUMegxlDAkM+SAZQGmIgqG' '-bridge_url' ':-1' '-proj' '/home/sebas/Mixed-Signal-SRAM/fv/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/sebas/Mixed-Signal-SRAM/fv/jgproject/.tmp/.initCmds.tcl' 'jg_fpv.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2025 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/sebas/Mixed-Signal-SRAM/fv/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/sebas/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% set_proofgrid_bridge off
WARNING (WBR001): Jasper advanced job dispatch and management feature is disabled. All related settings will be ignored.
% 
% analyze -sv12 ../../rtl/defines.svh
ERROR (ESW046): The file "../../rtl/defines.svh" does not exist.

ERROR: problem encountered at line 5 in file jg_fpv.tcl

% include jg_fpv.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set_proofgrid_bridge off
WARNING (WBR001): Jasper advanced job dispatch and management feature is disabled. All related settings will be ignored.
%% 
%% analyze -sv12 ../rtl/defines.svh
[-- (VERI-1482)] Analyzing Verilog file '/mnt/edatools/cadence/JASPER2509/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../rtl/defines.svh'
%% analyze -sv12 ../rtl/sram_cell.sv
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sram_cell.sv'
%% analyze -sv12 ../rtl/write_driver.sv
[-- (VERI-1482)] Analyzing Verilog file '../rtl/write_driver.sv'
%% analyze -sv12 ../rtl/decoder.sv
[-- (VERI-1482)] Analyzing Verilog file '../rtl/decoder.sv'
%% analyze -sv12 ../rtl/sense_amp.sv
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sense_amp.sv'
%% analyze -sv12 ../rtl/cell_array.sv
[-- (VERI-1482)] Analyzing Verilog file '../rtl/cell_array.sv'
%% analyze -sv12 ../rtl/sipo.sv
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sipo.sv'
%% analyze -sv12 ../rtl/sram_top.sv
[-- (VERI-1482)] Analyzing Verilog file '../rtl/sram_top.sv'
%% analyze -sv12 property_defines.svh
[-- (VERI-1482)] Analyzing Verilog file 'property_defines.svh'
%% #analyze -sv12 +define+SFIFO_TOP fv_sfifo.sv
%% 
%% elaborate  -bbox_a 65535 -bbox_mul 65535 -top sram_top
INFO (ISW003): Top module name is "sram_top".
[WARN (VERI-2418)] ../rtl/defines.svh(1): parameter 'ROWS' declared inside compilation unit '\$unit____rtl_defines_svh ' shall be treated as localparam
[WARN (VERI-2418)] ../rtl/defines.svh(2): parameter 'COLS' declared inside compilation unit '\$unit____rtl_defines_svh ' shall be treated as localparam
[INFO (HIER-8002)] ../rtl/sram_top.sv(116): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../rtl/sipo.sv(1): compiling module 'sipo'
[WARN (VERI-1209)] ../rtl/sipo.sv(17): expression size 9 truncated to fit in target size 8
[INFO (VERI-1018)] ../rtl/write_driver.sv(1): compiling module 'write_driver'
[ERROR (VERI-1139)] ../rtl/write_driver.sv(2): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/write_driver.sv(3): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/write_driver.sv(4): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/write_driver.sv(15): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/write_driver.sv(16): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/write_driver.sv(17): synthesis of 'real' values is not supported
[INFO (VERI-1073)] ../rtl/write_driver.sv(1): module 'write_driver' remains a black box due to errors in its contents
[INFO (VERI-1018)] ../rtl/sram_cell.sv(1): compiling module 'sram_cell'
[ERROR (VERI-1139)] ../rtl/sram_cell.sv(2): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_cell.sv(3): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_cell.sv(4): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_cell.sv(5): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_cell.sv(6): synthesis of 'real' values is not supported
[WARN (VERI-2204)] ../rtl/sram_cell.sv(15): synthesis of 'real' datatype is not supported
[WARN (VERI-2204)] ../rtl/sram_cell.sv(16): synthesis of 'real' datatype is not supported
[ERROR (VERI-1139)] ../rtl/sram_cell.sv(17): synthesis of 'real' values is not supported
[INFO (VERI-1073)] ../rtl/sram_cell.sv(1): module 'sram_cell' remains a black box due to errors in its contents
[INFO (VERI-1018)] ../rtl/cell_array.sv(1): compiling module 'cell_array'
[ERROR (VERI-1139)] ../rtl/cell_array.sv(2): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/cell_array.sv(3): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/cell_array.sv(4): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/cell_array.sv(5): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/cell_array.sv(6): synthesis of 'real' values is not supported
[WARN (VERI-2204)] ../rtl/cell_array.sv(15): synthesis of 'real' datatype is not supported
[WARN (VERI-2204)] ../rtl/cell_array.sv(16): synthesis of 'real' datatype is not supported
[ERROR (VERI-1139)] ../rtl/cell_array.sv(17): synthesis of 'real' values is not supported
[INFO (VERI-1073)] ../rtl/cell_array.sv(1): module 'cell_array' remains a black box due to errors in its contents
[INFO (VERI-1018)] ../rtl/decoder.sv(1): compiling module 'decoder'
[ERROR (VERI-1139)] ../rtl/decoder.sv(3): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/decoder.sv(4): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/decoder.sv(13): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/decoder.sv(14): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/decoder.sv(15): synthesis of 'real' values is not supported
[INFO (VERI-1073)] ../rtl/decoder.sv(1): module 'decoder' remains a black box due to errors in its contents
[INFO (VERI-1018)] ../rtl/sense_amp.sv(1): compiling module 'sense_amp'
[ERROR (VERI-1139)] ../rtl/sense_amp.sv(2): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sense_amp.sv(3): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sense_amp.sv(4): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sense_amp.sv(5): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sense_amp.sv(14): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sense_amp.sv(15): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sense_amp.sv(16): synthesis of 'real' values is not supported
[INFO (VERI-1073)] ../rtl/sense_amp.sv(1): module 'sense_amp' remains a black box due to errors in its contents
[INFO (VERI-1018)] ../rtl/sram_top.sv(1): compiling module 'sram_top'
[ERROR (VERI-1139)] ../rtl/sram_top.sv(19): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(20): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(21): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(26): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(28): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(29): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(30): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(31): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(32): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(34): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(36): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(37): synthesis of 'real' values is not supported
[ERROR (VERI-1139)] ../rtl/sram_top.sv(39): synthesis of 'real' values is not supported
[INFO (VERI-1073)] ../rtl/sram_top.sv(1): module 'sram_top' remains a black box due to errors in its contents
[ERROR (VDB-9017)] Module sram_top could not be elaborated
Summary of errors detected:
	[ERROR (VERI-1139)] ../rtl/write_driver.sv(2): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/write_driver.sv(3): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/write_driver.sv(4): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/write_driver.sv(15): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/write_driver.sv(16): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/write_driver.sv(17): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_cell.sv(2): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_cell.sv(3): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_cell.sv(4): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_cell.sv(5): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_cell.sv(6): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_cell.sv(17): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/cell_array.sv(2): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/cell_array.sv(3): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/cell_array.sv(4): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/cell_array.sv(5): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/cell_array.sv(6): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/cell_array.sv(17): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/decoder.sv(3): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/decoder.sv(4): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/decoder.sv(13): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/decoder.sv(14): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/decoder.sv(15): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sense_amp.sv(2): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sense_amp.sv(3): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sense_amp.sv(4): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sense_amp.sv(5): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sense_amp.sv(14): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sense_amp.sv(15): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sense_amp.sv(16): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(19): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(20): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(21): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(26): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(28): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(29): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(30): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(31): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(32): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(34): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(36): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(37): synthesis of 'real' values is not supported
	[ERROR (VERI-1139)] ../rtl/sram_top.sv(39): synthesis of 'real' values is not supported
	[ERROR (VDB-9017)] Module sram_top could not be elaborated
ERROR at line 16 in file jg_fpv.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 44 errors detected in the design file(s).


INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL018): The peak resident set memory use for this session was 0.478 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
