<html><body><samp><pre>
<!@TC:1530533853>
#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-NJ8P8F8

# Mon Jul  2 20:17:33 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NJ8P8F8

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1530533854> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NJ8P8F8

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1530533854> | Running in 64-bit mode 
@N: : <!@TM:1530533854> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1530533854> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v" (library work)
@I::"G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\rgmii2gmii.v" (library work)
@I::"G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v" (library work)
@I::"G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\gw_pll\gw_pll.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v:1532:7:1532:10:@N:CG364:@XP_MSG">gw2a.v(1532)</a><!@TM:1530533854> | Synthesizing module PLL in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\gw_pll\gw_pll.v:13:7:13:13:@N:CG364:@XP_MSG">gw_pll.v(13)</a><!@TM:1530533854> | Synthesizing module GW_PLL in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v:558:7:558:14:@N:CG364:@XP_MSG">gw2a.v(558)</a><!@TM:1530533854> | Synthesizing module IODELAY in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v:386:7:386:11:@N:CG364:@XP_MSG">gw2a.v(386)</a><!@TM:1530533854> | Synthesizing module IDDR in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v:415:7:415:11:@N:CG364:@XP_MSG">gw2a.v(415)</a><!@TM:1530533854> | Synthesizing module ODDR in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:2:7:2:10:@N:CG364:@XP_MSG">ddr_ecp3.v(2)</a><!@TM:1530533854> | Synthesizing module DDR in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:40:10:40:18:@W:CG133:@XP_MSG">ddr_ecp3.v(40)</a><!@TM:1530533854> | Object ireg_pos is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:41:10:41:18:@W:CG133:@XP_MSG">ddr_ecp3.v(41)</a><!@TM:1530533854> | Object ireg_neg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:42:10:42:19:@W:CG133:@XP_MSG">ddr_ecp3.v(42)</a><!@TM:1530533854> | Object din_clk_a is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:43:10:43:19:@W:CG133:@XP_MSG">ddr_ecp3.v(43)</a><!@TM:1530533854> | Object din_clk_b is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:44:6:44:18:@W:CG133:@XP_MSG">ddr_ecp3.v(44)</a><!@TM:1530533854> | Object ireg_ctl_pos is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:45:6:45:18:@W:CG133:@XP_MSG">ddr_ecp3.v(45)</a><!@TM:1530533854> | Object ireg_ctl_neg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:46:6:46:15:@W:CG133:@XP_MSG">ddr_ecp3.v(46)</a><!@TM:1530533854> | Object rx_ctrl_a is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:47:6:47:15:@W:CG133:@XP_MSG">ddr_ecp3.v(47)</a><!@TM:1530533854> | Object rx_ctrl_b is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\rgmii2gmii.v:2:7:2:17:@N:CG364:@XP_MSG">rgmii2gmii.v(2)</a><!@TM:1530533854> | Synthesizing module rgmii2gmii in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v:2:7:2:10:@N:CG364:@XP_MSG">top.v(2)</a><!@TM:1530533854> | Synthesizing module top in library work.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v:47:58:47:64:@N:CG179:@XP_MSG">top.v(47)</a><!@TM:1530533854> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v:48:58:48:64:@N:CG179:@XP_MSG">top.v(48)</a><!@TM:1530533854> | Removing redundant assignment.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\top.v:51:0:51:6:@N:CL189:@XP_MSG">top.v(51)</a><!@TM:1530533854> | Register bit tx_er is always 0.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:19:13:19:17:@N:CL159:@XP_MSG">ddr_ecp3.v(19)</a><!@TM:1530533854> | Input rstn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\src\ddr_ecp3.v:20:13:20:19:@N:CL159:@XP_MSG">ddr_ecp3.v(20)</a><!@TM:1530533854> | Input rx_clk is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul  2 20:17:34 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-NJ8P8F8

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1530533854> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul  2 20:17:34 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jul  2 20:17:34 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1530533853>

@A: : <!@TM:1530533854> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport4_head></a>Linked File:  <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synlog\fpga_project_1_multi_srs_gen.srr:@XP_FILE">fpga_project_1_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1530533853>

@A: : <!@TM:1530533854> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Premap Report
<a name=mapperReport5_head></a>Linked File:  <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synlog\fpga_project_1_premap.srr:@XP_FILE">fpga_project_1_premap.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1530533853>

@A: : <!@TM:1530533855> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport8_head></a>Linked File:  <a href="G:\gowin_test\DBSTAR_RGMII\par\fpga_project_1\impl\synthesize\rev_1\synlog\fpga_project_1_fpga_mapper.srr:@XP_FILE">fpga_project_1_fpga_mapper.srr</a>

</pre></samp></body></html>
