{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603310516109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603310516130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 16:01:55 2020 " "Processing started: Wed Oct 21 16:01:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603310516130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310516130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PFC_FB_ON_OFF_Tester -c PFC_FB_ON_OFF_Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off PFC_FB_ON_OFF_Tester -c PFC_FB_ON_OFF_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310516130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603310517045 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603310517045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pfc_fb_on_off_tester.v 1 1 " "Using design file pfc_fb_on_off_tester.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PFC_FB_ON_OFF_Tester " "Found entity 1: PFC_FB_ON_OFF_Tester" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310527964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603310527964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PFC_FB_ON_OFF_Tester " "Elaborating entity \"PFC_FB_ON_OFF_Tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603310528009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pfc_fb_on_off_tester.v(136) " "Verilog HDL assignment warning at pfc_fb_on_off_tester.v(136): truncated value with size 32 to match size of target (10)" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528060 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pfc_fb_on_off_tester.v(140) " "Verilog HDL assignment warning at pfc_fb_on_off_tester.v(140): truncated value with size 32 to match size of target (10)" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528060 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pfc_fb_on_off_tester.v(150) " "Verilog HDL assignment warning at pfc_fb_on_off_tester.v(150): truncated value with size 32 to match size of target (10)" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528061 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pfc_fb_on_off_tester.v(160) " "Verilog HDL assignment warning at pfc_fb_on_off_tester.v(160): truncated value with size 32 to match size of target (10)" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528061 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 pfc_fb_on_off_tester.v(167) " "Verilog HDL assignment warning at pfc_fb_on_off_tester.v(167): truncated value with size 32 to match size of target (9)" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528062 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR pfc_fb_on_off_tester.v(14) " "Output port \"DRAM_ADDR\" at pfc_fb_on_off_tester.v(14) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA pfc_fb_on_off_tester.v(15) " "Output port \"DRAM_BA\" at pfc_fb_on_off_tester.v(15) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B pfc_fb_on_off_tester.v(44) " "Output port \"VGA_B\" at pfc_fb_on_off_tester.v(44) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G pfc_fb_on_off_tester.v(45) " "Output port \"VGA_G\" at pfc_fb_on_off_tester.v(45) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R pfc_fb_on_off_tester.v(47) " "Output port \"VGA_R\" at pfc_fb_on_off_tester.v(47) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N pfc_fb_on_off_tester.v(16) " "Output port \"DRAM_CAS_N\" at pfc_fb_on_off_tester.v(16) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE pfc_fb_on_off_tester.v(17) " "Output port \"DRAM_CKE\" at pfc_fb_on_off_tester.v(17) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK pfc_fb_on_off_tester.v(18) " "Output port \"DRAM_CLK\" at pfc_fb_on_off_tester.v(18) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N pfc_fb_on_off_tester.v(19) " "Output port \"DRAM_CS_N\" at pfc_fb_on_off_tester.v(19) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM pfc_fb_on_off_tester.v(21) " "Output port \"DRAM_LDQM\" at pfc_fb_on_off_tester.v(21) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N pfc_fb_on_off_tester.v(22) " "Output port \"DRAM_RAS_N\" at pfc_fb_on_off_tester.v(22) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM pfc_fb_on_off_tester.v(23) " "Output port \"DRAM_UDQM\" at pfc_fb_on_off_tester.v(23) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N pfc_fb_on_off_tester.v(24) " "Output port \"DRAM_WE_N\" at pfc_fb_on_off_tester.v(24) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528063 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS pfc_fb_on_off_tester.v(46) " "Output port \"VGA_HS\" at pfc_fb_on_off_tester.v(46) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528064 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS pfc_fb_on_off_tester.v(48) " "Output port \"VGA_VS\" at pfc_fb_on_off_tester.v(48) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528064 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N pfc_fb_on_off_tester.v(51) " "Output port \"GSENSOR_CS_N\" at pfc_fb_on_off_tester.v(51) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528064 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK pfc_fb_on_off_tester.v(53) " "Output port \"GSENSOR_SCLK\" at pfc_fb_on_off_tester.v(53) has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603310528064 "|PFC_FB_ON_OFF_Tester"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binarytobcdconverter.v(57) " "Verilog HDL information at binarytobcdconverter.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "binarytobcdconverter.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603310528322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binarytobcdconverter.v 1 1 " "Using design file binarytobcdconverter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCDConverter " "Found entity 1: BinaryToBCDConverter" {  } { { "binarytobcdconverter.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310528323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603310528323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCDConverter BinaryToBCDConverter:binary_to_BCD " "Elaborating entity \"BinaryToBCDConverter\" for hierarchy \"BinaryToBCDConverter:binary_to_BCD\"" {  } { { "pfc_fb_on_off_tester.v" "binary_to_BCD" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603310528325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 binarytobcdconverter.v(63) " "Verilog HDL assignment warning at binarytobcdconverter.v(63): truncated value with size 32 to match size of target (6)" {  } { { "binarytobcdconverter.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528326 "|PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarytobcdconverter.v(76) " "Verilog HDL assignment warning at binarytobcdconverter.v(76): truncated value with size 32 to match size of target (4)" {  } { { "binarytobcdconverter.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528326 "|PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 binarytobcdconverter.v(81) " "Verilog HDL assignment warning at binarytobcdconverter.v(81): truncated value with size 32 to match size of target (6)" {  } { { "binarytobcdconverter.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/binarytobcdconverter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528328 "|PFC_FB_ON_OFF_Tester|BinaryToBCDConverter:binary_to_BCD"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegment.v 1 1 " "Using design file sevensegment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "sevensegment.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/sevensegment.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310528412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603310528412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SSdriver_ones " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SSdriver_ones\"" {  } { { "pfc_fb_on_off_tester.v" "SSdriver_ones" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603310528414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdivider.v 1 1 " "Using design file clockdivider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "clockdivider.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/clockdivider.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310528504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603310528504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clock_divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clock_divider\"" {  } { { "pfc_fb_on_off_tester.v" "clock_divider" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603310528504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clockdivider.v(50) " "Verilog HDL assignment warning at clockdivider.v(50): truncated value with size 32 to match size of target (27)" {  } { { "clockdivider.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/clockdivider.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603310528507 "|PFC_FB_ON_OFF_Tester|ClockDivider:clock_divider"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sk14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sk14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sk14 " "Found entity 1: altsyncram_sk14" {  } { { "db/altsyncram_sk14.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/altsyncram_sk14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310534582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310534582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310535379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310535379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310535628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310535628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rh " "Found entity 1: cntr_1rh" {  } { { "db/cntr_1rh.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_1rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310535985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310535985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310536116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310536116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_uji.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310536342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310536342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_2rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310536498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310536498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310536653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310536653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310536750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310536750 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603310537446 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603310537691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.21.16:02:22 Progress: Loading sld9946e339/alt_sld_fab_wrapper_hw.tcl " "2020.10.21.16:02:22 Progress: Loading sld9946e339/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310542867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310548880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310549104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310557203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310557371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310557529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310557705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310557723 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310557724 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603310558510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9946e339/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9946e339/alt_sld_fab.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310558826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310558826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310558916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310558916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310558920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310558920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310558995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310558995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310559086 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310559086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310559086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/db/ip/sld9946e339/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603310559164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310559164 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603310561424 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[1\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[1\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[4\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[4\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[6\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[6\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[8\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[8\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[14\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[14\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[15\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[15\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603310561575 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1603310561575 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603310561577 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1603310561577 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[1\]~synth " "Node \"ARDUINO_IO\[1\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[4\]~synth " "Node \"ARDUINO_IO\[4\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[8\]~synth " "Node \"ARDUINO_IO\[8\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[14\]~synth " "Node \"ARDUINO_IO\[14\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[15\]~synth " "Node \"ARDUINO_IO\[15\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[16\]~synth " "Node \"GPIO\[16\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[17\]~synth " "Node \"GPIO\[17\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[22\]~synth " "Node \"GPIO\[22\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310561673 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1603310561673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603310561674 "|PFC_FB_ON_OFF_Tester|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603310561674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603310561810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/PFC_FB_ON_OFF_Tester.map.smsg " "Generated suppressed messages file C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/PFC_FB_ON_OFF_Tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310562731 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 73 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 73 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1603310564045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603310564102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603310564102 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "pfc_fb_on_off_tester.v" "" { Text "C:/Electronic_Design/USMedical/Altera/FPGAProjects/PFC_FB_ON_OFF_Tester/pfc_fb_on_off_tester.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603310564948 "|PFC_FB_ON_OFF_Tester|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603310564948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1320 " "Implemented 1320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603310564950 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603310564950 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603310564950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1110 " "Implemented 1110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603310564950 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603310564950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603310564950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603310564983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 16:02:44 2020 " "Processing ended: Wed Oct 21 16:02:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603310564983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603310564983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603310564983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603310564983 ""}
