// Seed: 3420203253
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_10 = 32'd13,
    parameter id_8  = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  inout tri id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire _id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_5,
      id_2,
      id_2
  );
  output wire id_2;
  output wire id_1;
  assign id_6 = id_10;
  wire id_21;
  wire id_22;
  assign id_18 = -1;
  logic [id_8 : id_10] id_23;
  ;
endmodule
