module RegisterWithLoadEnableAndReset(
  input wire clk,
  input wire rstn,
  input wire [31:0] x,
  input wire [31:0] y,
  input wire le,
  output wire [31:0] out
);
  logic [31:0] a;
  logic [31:0] b;
  always_ff @ (posedge clk or negedge rstn) begin
    if (!rstn) begin
      a <= 32'h0000_0000;
      b <= 32'h0000_0042;
    end else begin
      a <= le ? x + y : a;
      b <= le ? y : b;
    end
  end
  assign out = a + b;
endmodule
