//  very similar to always_comb, except that it documents the designerâ€™s intent to represent latch behavior.
// Consider d-flip flop with en-enable, d-data, rst - active low reset
// In verilog we have to specify reg for output used in sequential circuits. In SV, we can use logic for both reg and wire types.

module d_ff
  (input en, d, rst,
   output logic q);
  
  always_latch
    if (!rst) 
      q <= 1'b0;
    else
      if (en)
        q <= 1'b0;
  
endmodule: d_ff
