Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.04s.

Running simulation in directory: "/home/saul/projects/FIL3601/PvsLVS/opamp1/".

Loading hnlInit.cxt 
Running Artist Hierarchical Netlisting ...
** Info: PDK loadpath is "/opt/pdk/xfab/XKIT/xh018/cadence/v10_0/PDK/IC61/v10_0_3"
Loading XfSktTools.cxt
Loading XfMenu.cxt
Loading XfTechXh018.cxt
Loading XfPcellCore.cxt
function ansiSpicePrintProperties_subcircuit redefined
Loading XfSkillExt.cxt
Initializing library.
Finished Initializing Library .
    Generic PcellKit: 'production' loaded.
    Generic Pcell Skill Tools: 'production' loaded.
Loading Circuit Prospector Setup (XfCircuitProspSetup.il)
End netlisting Sep  3 16:39:04 2025

Running simin

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Sep  3 16:39:04 2025

auCdl netlisting completed
End simulation:      Sep  3 16:39:04 2025
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.