@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'varela' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-573.3.1.el6.x86_64) on Mon Dec 21 20:19:45 CET 2015
            in directory '/home/varela/Desktop/forLoop'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/varela/Desktop/forLoop/forLoop_project'.
@I [HLS-10] Adding design file 'forloop_hls.cpp' to the project
@I [HLS-10] Adding design file 'forloop_hls.hpp' to the project
@I [HLS-10] Adding test bench file 'forloop_tb.cpp' to the project
@I [HLS-10] Opening solution '/home/varela/Desktop/forLoop/forLoop_project/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'forloop_hls.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 6.43 seconds; current memory usage: 0.178 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'forloop' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'forloop' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.178 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'forloop' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 0.178 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'forloop' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'forloop/numiterations' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'forloop/inc' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'forloop/instream_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on port 'forloop/outstream_V' to 'axis' (register).
@I [RTGEN-500] Setting interface mode on function 'forloop' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'forloop_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'forloop'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 0.178 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'forloop'.
@I [WVHDL-304] Generating RTL VHDL for 'forloop'.
@I [WVLOG-307] Generating RTL Verilog for 'forloop'.
@I [HLS-112] Total elapsed time: 46.668 seconds; peak memory usage: 0.178 MB.
@I [LIC-101] Checked in feature [HLS]
