INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laith/Desktop/Compe_470L/lab_5/lab_5.srcs/sources_1/new/UART_Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laith/Desktop/Compe_470L/lab_5/lab_5.srcs/sources_1/new/UART_Transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laith/Desktop/Compe_470L/lab_5/lab_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/laith/Desktop/Compe_470L/lab_5/lab_5.srcs/sources_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
