# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RISC_V_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:41 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_instr_mem.v 
# -- Compiling module rv32i_instr_mem
# 
# Top level modules:
# 	rv32i_instr_mem
# End time: 00:33:41 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:41 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/ip_verilog/rv32i_data_mem.v 
# -- Compiling module rv32i_data_mem
# 
# Top level modules:
# 	rv32i_data_mem
# End time: 00:33:41 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:41 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_ctrl.v 
# -- Compiling module rv32i_ctrl
# 
# Top level modules:
# 	rv32i_ctrl
# End time: 00:33:41 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:41 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_b_mux.v 
# -- Compiling module rv32i_src_b_mux
# 
# Top level modules:
# 	rv32i_src_b_mux
# End time: 00:33:41 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:41 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_src_a_mux.v 
# -- Compiling module rv32i_src_a_mux
# 
# Top level modules:
# 	rv32i_src_a_mux
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_regfile.v 
# -- Compiling module rv32i_regfile
# 
# Top level modules:
# 	rv32i_regfile
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_PC_mux.v 
# -- Compiling module rv32i_PC_mux
# 
# Top level modules:
# 	rv32i_PC_mux
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_opcode_decode.v 
# -- Compiling module rv32i_opcode_decode
# 
# Top level modules:
# 	rv32i_opcode_decode
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div.v 
# -- Compiling module rv32i_mul_div
# 
# Top level modules:
# 	rv32i_mul_div
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_imm_gen.v 
# -- Compiling module rv32i_imm_gen
# 
# Top level modules:
# 	rv32i_imm_gen
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_alu.v 
# -- Compiling module rv32i_alu
# 
# Top level modules:
# 	rv32i_alu
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_mul_div_ctrl.v 
# -- Compiling module rv32i_mul_div_ctrl
# 
# Top level modules:
# 	rv32i_mul_div_ctrl
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_pipeline.v 
# -- Compiling module rv32i_pipeline
# 
# Top level modules:
# 	rv32i_pipeline
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_all_opcode_decode.v 
# -- Compiling module rv32i_all_opcode_decode
# 
# Top level modules:
# 	rv32i_all_opcode_decode
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_csr_file.v 
# -- Compiling module rv32i_csr_file
# 
# Top level modules:
# 	rv32i_csr_file
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog {E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:33:42 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog" E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v 
# -- Compiling module tb_rv32i_core
# 
# Top level modules:
# 	tb_rv32i_core
# End time: 00:33:42 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_rv32i_core
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_rv32i_core 
# Start time: 00:33:43 on May 01,2019
# Loading work.tb_rv32i_core
# Loading work.rv32i_core
# Loading work.rv32i_instr_mem
# Loading altera_mf_ver.altsyncram
# Loading work.rv32i_data_mem
# Loading work.rv32i_pipeline
# Loading work.rv32i_ctrl
# Loading work.rv32i_all_opcode_decode
# Loading work.rv32i_opcode_decode
# Loading work.rv32i_mul_div_ctrl
# Loading work.rv32i_PC_mux
# Loading work.rv32i_regfile
# Loading work.rv32i_imm_gen
# Loading work.rv32i_src_a_mux
# Loading work.rv32i_src_b_mux
# Loading work.rv32i_alu
# Loading work.rv32i_mul_div
# Loading work.rv32i_csr_file
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v(26): [PCDPC] - Port size (24) does not match connection size (32) for port 'ext_interrupts'. The port definition is at: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./ip_verilog/instr_mem.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT/rv32i_instr_mem_inst0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./ip_verilog/instr_mem.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./ip_verilog/instr_mem.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT/rv32i_instr_mem_inst0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_rv32i_core.DUT.rv32i_data_mem_inst0.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v(65)
#    Time: 1800 ns  Iteration: 0  Instance: /tb_rv32i_core
# Break in Module tb_rv32i_core at E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v line 65
do sim_wave.do
do sim_run.tcl
# ** Warning: (vsim-3015) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v(26): [PCDPC] - Port size (24) does not match connection size (32) for port 'ext_interrupts'. The port definition is at: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./ip_verilog/instr_mem.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT/rv32i_instr_mem_inst0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./ip_verilog/instr_mem.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./ip_verilog/instr_mem.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT/rv32i_instr_mem_inst0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_rv32i_core.DUT.rv32i_data_mem_inst0.altsyncram_component.m_default.altsyncram_inst
run
do sim_run.tcl
do sim_run.tcl
# ** Warning: (vsim-3015) E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/tb_rv32i_core.v(26): [PCDPC] - Port size (24) does not match connection size (32) for port 'ext_interrupts'. The port definition is at: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT File: E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V/verilog/rv32i_core.v
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./ip_verilog/instr_mem.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT/rv32i_instr_mem_inst0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./ip_verilog/instr_mem.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./ip_verilog/instr_mem.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb_rv32i_core/DUT/rv32i_instr_mem_inst0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_rv32i_core.DUT.rv32i_data_mem_inst0.altsyncram_component.m_default.altsyncram_inst
run
# End time: 00:37:23 on May 01,2019, Elapsed time: 0:03:40
# Errors: 0, Warnings: 9
