--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_RTEX.twx cnc2_RTEX.ncd -o cnc2_RTEX.twr cnc2_RTEX.pcf -ucf cnc2_RTEX.ucf

Design file:              cnc2_RTEX.ncd
Physical constraint file: cnc2_RTEX.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216256572 paths analyzed, 11038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.645ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (SLICE_X11Y6.A6), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.585ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.686 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y54.B3      net (fanout=245)      3.022   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y54.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X23Y6.C4       net (fanout=162)      4.799   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y6.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X11Y6.A6       net (fanout=16)       1.507   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.585ns (2.699ns logic, 12.886ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.581ns (Levels of Logic = 9)
  Clock Path Skew:      -0.025ns (0.686 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y54.B3      net (fanout=245)      3.022   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y54.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X23Y6.C4       net (fanout=162)      4.799   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y6.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X11Y6.A6       net (fanout=16)       1.507   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.581ns (2.695ns logic, 12.886ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.559ns (Levels of Logic = 8)
  Clock Path Skew:      -0.025ns (0.686 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y55.B3      net (fanout=245)      3.075   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y55.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X23Y6.C4       net (fanout=162)      4.799   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y6.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X11Y6.A6       net (fanout=16)       1.507   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X11Y6.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<120>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_113
    -------------------------------------------------  ---------------------------
    Total                                     15.559ns (2.623ns logic, 12.936ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (SLICE_X13Y5.B3), 374724 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.551ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.660 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y54.B3      net (fanout=245)      3.022   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y54.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X23Y6.C4       net (fanout=162)      4.799   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y6.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X13Y5.B3       net (fanout=16)       1.473   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X13Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    -------------------------------------------------  ---------------------------
    Total                                     15.551ns (2.699ns logic, 12.852ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.547ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.660 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y54.B3      net (fanout=245)      3.022   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y54.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X23Y6.C4       net (fanout=162)      4.799   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y6.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X13Y5.B3       net (fanout=16)       1.473   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X13Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    -------------------------------------------------  ---------------------------
    Total                                     15.547ns (2.695ns logic, 12.852ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.525ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.660 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y55.B3      net (fanout=245)      3.075   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y55.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X23Y6.C4       net (fanout=162)      4.799   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X23Y6.C        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<329>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn141
    SLICE_X13Y5.B3       net (fanout=16)       1.473   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<17>
    SLICE_X13Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<92>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT91
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_89
    -------------------------------------------------  ---------------------------
    Total                                     15.525ns (2.623ns logic, 12.902ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (SLICE_X9Y6.D3), 375196 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.573ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y54.B3      net (fanout=245)      3.022   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y54.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X4Y14.A3       net (fanout=162)      4.893   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X4Y14.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X9Y6.D3        net (fanout=16)       1.457   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X9Y6.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<265>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    -------------------------------------------------  ---------------------------
    Total                                     15.573ns (2.643ns logic, 12.930ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.569ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y54.B3      net (fanout=245)      3.022   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y54.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.291   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi6
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X4Y14.A3       net (fanout=162)      4.893   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X4Y14.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X9Y6.D3        net (fanout=16)       1.457   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X9Y6.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<265>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    -------------------------------------------------  ---------------------------
    Total                                     15.569ns (2.639ns logic, 12.930ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.547ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.687 - 0.711)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X8Y45.A2       net (fanout=10)       1.777   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X8Y45.A        Tilo                  0.203   DDA_Partition_1/Controller/m_DistributorEnable2
                                                       DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X9Y35.D5       net (fanout=1)        0.947   DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X9Y35.D        Tilo                  0.259   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X12Y55.B3      net (fanout=245)      3.075   DDA_Partition_1/m_DistributorEnable
    SLICE_X12Y55.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y56.BMUX    Tcinb                 0.292   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y55.C2      net (fanout=1)        0.667   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<13>
    SLICE_X14Y55.COUT    Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.CIN     net (fanout=1)        0.082   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y56.BMUX    Tcinb                 0.222   DDA_Partition_1/_n0170_inv
                                                       DDA_Partition_1/_n0170_inv_cy1
    SLICE_X4Y14.A3       net (fanout=162)      4.893   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X4Y14.A        Tilo                  0.203   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<339>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_State<3>1
    SLICE_X9Y6.D3        net (fanout=16)       1.457   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<1>
    SLICE_X9Y6.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<265>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[4][23]_m_DataIn[23]_mux_12_OUT121
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_265
    -------------------------------------------------  ---------------------------
    Total                                     15.547ns (2.567ns logic, 12.980ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (SLICE_X4Y19.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 to RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AMUX     Tshcko                0.244   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<13>
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5
    SLICE_X4Y19.CI       net (fanout=1)        0.013   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<5>
    SLICE_X4Y19.CLK      Tdh         (-Th)    -0.050   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.294ns logic, 0.013ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (SLICE_X4Y19.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_0 (FF)
  Destination:          RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.111 - 0.106)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_0 to RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.198   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q<12>
                                                       RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_0
    SLICE_X4Y19.BI       net (fanout=1)        0.123   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q<0>
    SLICE_X4Y19.CLK      Tdh         (-Th)    -0.029   RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_2/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.227ns logic, 0.123ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X16Y58.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3 to DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y59.DQ      Tcko                  0.234   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress_3
    SLICE_X16Y58.D4      net (fanout=50)       0.256   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TailAddress<3>
    SLICE_X16Y58.CLK     Tah         (-Th)     0.128   DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMD_O
                                                       DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.106ns logic, 0.256ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMA/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13_RAMB/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.645|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 216256572 paths, 0 nets, and 13397 connections

Design statistics:
   Minimum period:  15.645ns{1}   (Maximum frequency:  63.918MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:35:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



