#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  2 21:31:58 2020
# Process ID: 14576
# Current directory: E:/A_A/Internship_NovelMedical
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9436 E:\A_A\Internship_NovelMedical\Internship_NovelMedical.xpr
# Log file: E:/A_A/Internship_NovelMedical/vivado.log
# Journal file: E:/A_A/Internship_NovelMedical\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/A_A/Internship_NovelMedical/Internship_NovelMedical.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 767.098 ; gain = 148.367
create_bd_design "system"
Wrote  : <E:\A_A\Internship_NovelMedical\Internship_NovelMedical.srcs\sources_1\bd\system\system.bd> 
create_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 895.332 ; gain = 107.199
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 925.836 ; gain = 15.684
endgroup
set_property  ip_repo_paths  E:/A_A/AD_9637/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/A_A/AD_9637/ip_repo'.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 956.359 ; gain = 5.469
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {160.000000} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AD_9637_SPI:1.0 AD_9637_SPI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AD_9637_SPI_0/AD_9637_SPI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AD_9637_SPI_0/AD_9637_SPI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </AD_9637_SPI_0/AD_9637_SPI/AD_9637_SPI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AD_9637_IF:1.0 AD_9637_IF_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AD_9637_IF_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AD_9637_IF_0/S00_AXI]
Slave segment </AD_9637_IF_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/AD_9637_IF_0/clk_160M
/AD_9637_IF_0/adc0_data_in_p
/AD_9637_IF_0/adc0_data_in_n
/AD_9637_IF_0/adc1_data_in_p
/AD_9637_IF_0/adc1_data_in_n
/AD_9637_IF_0/adc0_fco_in_p
/AD_9637_IF_0/adc0_fco_in_n
/AD_9637_IF_0/adc1_fco_in_p
/AD_9637_IF_0/adc1_fco_in_n
/AD_9637_IF_0/adc0_dco_in_p
/AD_9637_IF_0/adc0_dco_in_n
/AD_9637_IF_0/adc1_dco_in_p
/AD_9637_IF_0/adc1_dco_in_n

validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1186.551 ; gain = 27.293
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins AD_9637_IF_0/clk_160M]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /AD_9637_IF_0/clk_160M(undef)
startgroup
make_bd_pins_external  [get_bd_pins AD_9637_IF_0/adc0_fco_in_n] [get_bd_pins AD_9637_IF_0/adc1_fco_in_p] [get_bd_pins AD_9637_IF_0/adc1_fco_in_n] [get_bd_pins AD_9637_IF_0/adc0_dco_in_p] [get_bd_pins AD_9637_IF_0/adc0_dco_in_n] [get_bd_pins AD_9637_IF_0/adc1_dco_in_p] [get_bd_pins AD_9637_IF_0/adc0_data_in_p] [get_bd_pins AD_9637_IF_0/adc0_fco_in_p] [get_bd_pins AD_9637_IF_0/adc0_data_in_n] [get_bd_pins AD_9637_IF_0/adc1_data_in_p] [get_bd_pins AD_9637_IF_0/adc1_data_in_n] [get_bd_pins AD_9637_IF_0/adc1_dco_in_n]
endgroup
set_property name adc0_data_in_p [get_bd_ports adc0_data_in_p_0]
set_property name adc0_data_in_n [get_bd_ports adc0_data_in_n_0]
set_property name adc1_data_in_p [get_bd_ports adc1_data_in_p_0]
set_property name adc1_data_in_n [get_bd_ports adc1_data_in_n_0]
set_property name adc0_fco_in_p [get_bd_ports adc0_fco_in_p_0]
set_property name adc0_fco_in_n [get_bd_ports adc0_fco_in_n_0]
set_property name adc1_fco_in_p [get_bd_ports adc1_fco_in_p_0]
set_property name adc1_fco_in_n [get_bd_ports adc1_fco_in_n_0]
set_property name adc0_dco_in_p [get_bd_ports adc0_dco_in_p_0]
set_property name adc0_dco_in_n [get_bd_ports adc0_dco_in_n_0]
set_property name adc1_dco_in_p [get_bd_ports adc1_dco_in_p_0]
set_property name adc1_dco_in_n [get_bd_ports adc1_dco_in_n_0]
startgroup
make_bd_pins_external  [get_bd_pins AD_9637_IF_0/clk_to_adc0_p] [get_bd_pins AD_9637_IF_0/clk_to_adc0_n] [get_bd_pins AD_9637_IF_0/clk_to_adc1_p] [get_bd_pins AD_9637_IF_0/clk_to_adc1_n] [get_bd_pins AD_9637_IF_0/led_data_show]
endgroup
set_property name clk_to_adc0_p [get_bd_ports clk_to_adc0_p_0]
set_property name clk_to_adc0_n [get_bd_ports clk_to_adc0_n_0]
set_property name clk_to_adc1_p [get_bd_ports clk_to_adc1_p_0]
set_property name clk_to_adc1_n [get_bd_ports clk_to_adc1_n_0]
set_property name led_data_show [get_bd_ports led_data_show_0]
startgroup
make_bd_pins_external  [get_bd_pins AD_9637_SPI_0/AD_PD_out] [get_bd_pins AD_9637_SPI_0/done] [get_bd_pins AD_9637_SPI_0/spi_cs1] [get_bd_pins AD_9637_SPI_0/spi_cs0] [get_bd_pins AD_9637_SPI_0/spi_sdio] [get_bd_pins AD_9637_SPI_0/spi_sclk] [get_bd_pins AD_9637_SPI_0/AD_SYNC_out]
endgroup
set_property name spi_cs0 [get_bd_ports spi_cs0_0]
set_property name spi_cs1 [get_bd_ports spi_cs1_0]
set_property name spi_sclk [get_bd_ports spi_sclk_0]
set_property name spi_sdio [get_bd_ports spi_sdio_0]
set_property name done [get_bd_ports done_0]
set_property name AD_PD_out [get_bd_ports AD_PD_out_0]
set_property name AD_SYNC_out [get_bd_ports AD_SYNC_out_0]
save_bd_design
Wrote  : <E:\A_A\Internship_NovelMedical\Internship_NovelMedical.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
delete_bd_objs [get_bd_nets AD_9637_SPI_0_done]
set_property location {1172 540} [get_bd_ports done]
set_property location {1152 540} [get_bd_ports done]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {3 930 801} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins AD_9637_SPI_0/done] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports done] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
save_bd_design
Wrote  : <E:\A_A\Internship_NovelMedical\Internship_NovelMedical.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property synth_checkpoint_mode None [get_files  E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd]
Wrote  : <E:\A_A\Internship_NovelMedical\Internship_NovelMedical.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD_9637_SPI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD_9637_IF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1397.516 ; gain = 157.488
export_ip_user_files -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -directory E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/sim_scripts -ip_user_files_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files -ipstatic_source_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/modelsim} {questa=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/questa} {riviera=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/riviera} {activehdl=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {5 1623 324} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins AD_9637_IF_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_bd_cells axis_data_fifo_0]
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/S_AXI_HP0_ACLK
/axis_data_fifo_0/s_axis_aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
regenerate_bd_layout
connect_bd_net [get_bd_pins AD_9637_IF_0/M_AXIS_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
set_property location {4 1415 -49} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins AD_9637_IF_0/M_AXIS_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]'
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins AD_9637_IF_0/M_AXIS_aresetn] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
set_property -dict [list CONFIG.IS_ACLK_ASYNC {1} CONFIG.SYNCHRONIZATION_STAGES {2}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {4.5 1828 54} [get_bd_cells axi_dma_0]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
set_property location {4.5 1720 328} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment </axi_dma_0/S_AXI_LITE/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4040_0000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into address space </axi_dma_0/Data_S2MM> at <0x0000_0000 [ 512M ]>
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.277 ; gain = 23.691
generate_target all [get_files  E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\A_A\Internship_NovelMedical\Internship_NovelMedical.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD_9637_SPI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_200M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AD_9637_IF_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
Exporting to file E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1520.023 ; gain = 73.746
export_ip_user_files -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -directory E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/sim_scripts -ip_user_files_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files -ipstatic_source_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/modelsim} {questa=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/questa} {riviera=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/riviera} {activehdl=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hdl/system_wrapper.v
regenerate_bd_layout
set_property location {3 926 763} [get_bd_cells axi_mem_intercon]
regenerate_bd_layout
set_property location {4 1191 524} [get_bd_cells axi_dma_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {2 548 540} [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
save_bd_design
Wrote  : <E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
file mkdir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1
file mkdir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1/new
close [ open E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1/new/system_contraint.xdc w ]
add_files -fileset constrs_1 E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1/new/system_contraint.xdc
launch_runs impl_1 -jobs 4
[Fri Oct  2 22:17:59 2020] Launched synth_1...
Run output will be captured here: E:/A_A/Internship_NovelMedical/Internship_NovelMedical.runs/synth_1/runme.log
[Fri Oct  2 22:17:59 2020] Launched impl_1...
Run output will be captured here: E:/A_A/Internship_NovelMedical/Internship_NovelMedical.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.914 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2417.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2417.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 2536.332 ; gain = 988.887
open_report: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2612.285 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
reset_run impl_1
close_design
launch_runs impl_1 -jobs 4
[Fri Oct  2 22:38:12 2020] Launched synth_1...
Run output will be captured here: E:/A_A/Internship_NovelMedical/Internship_NovelMedical.runs/synth_1/runme.log
[Fri Oct  2 22:38:12 2020] Launched impl_1...
Run output will be captured here: E:/A_A/Internship_NovelMedical/Internship_NovelMedical.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.246 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2745.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2745.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2745.246 ; gain = 0.000
open_report: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2745.246 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct  2 22:57:32 2020] Launched impl_1...
Run output will be captured here: E:/A_A/Internship_NovelMedical/Internship_NovelMedical.runs/impl_1/runme.log
file mkdir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk
file copy -force E:/A_A/Internship_NovelMedical/Internship_NovelMedical.runs/impl_1/system_wrapper.sysdef E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk/system_wrapper.hdf

launch_sdk -workspace E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk -hwspec E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk -hwspec E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 23:18:17 2020...
