{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733367753199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733367753201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 11:02:33 2024 " "Processing started: Thu Dec  5 11:02:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733367753201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367753201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off water_detection -c water_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off water_detection -c water_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367753201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733367753879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733367753880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/water_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file components/water_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 water_detection " "Found entity 1: water_detection" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/select_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file components/select_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_disp " "Found entity 1: select_disp" {  } { { "components/select_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/select_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file components/segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "components/segment7.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file components/led_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix " "Found entity 1: led_matrix" {  } { { "components/led_matrix.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "led_disp.v(45) " "Verilog HDL information at led_disp.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733367765824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file components/led_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_disp " "Found entity 1: led_disp" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/kv_map.v 1 1 " "Found 1 design units, including 1 entities, in source file components/kv_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 kv_map " "Found entity 1: kv_map" {  } { { "components/kv_map.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/kv_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/key_input.v 1 1 " "Found 1 design units, including 1 entities, in source file components/key_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_input " "Found entity 1: key_input" {  } { { "components/key_input.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/key_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/div_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file components/div_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk " "Found entity 1: div_clk" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/digi_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file components/digi_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 digi_screen " "Found entity 1: digi_screen" {  } { { "components/digi_screen.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/digi_screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765843 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debounce.v(16) " "Verilog HDL information at debounce.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "components/debounce.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/debounce.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733367765847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file components/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "components/debounce.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file components/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file components/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "components/beep.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733367765857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367765857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "water_detection " "Elaborating entity \"water_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733367765926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_input key_input:key_input1 " "Elaborating entity \"key_input\" for hierarchy \"key_input:key_input1\"" {  } { { "components/water_detection.v" "key_input1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kv_map kv_map:kv_map1 " "Elaborating entity \"kv_map\" for hierarchy \"kv_map:kv_map1\"" {  } { { "components/water_detection.v" "kv_map1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:led_disp1 " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:led_disp1\"" {  } { { "components/water_detection.v" "led_disp1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765935 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number led_disp.v(48) " "Verilog HDL Always Construct warning at led_disp.v(48): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733367765936 "|water_detection|led_disp:led_disp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number led_disp.v(52) " "Verilog HDL Always Construct warning at led_disp.v(52): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733367765936 "|water_detection|led_disp:led_disp1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number led_disp.v(56) " "Verilog HDL Always Construct warning at led_disp.v(56): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "components/led_disp.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1733367765937 "|water_detection|led_disp:led_disp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_disp led_disp:led_disp1\|select_disp:slct " "Elaborating entity \"select_disp\" for hierarchy \"led_disp:led_disp1\|select_disp:slct\"" {  } { { "components/led_disp.v" "slct" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 led_disp:led_disp1\|segment7:decoder " "Elaborating entity \"segment7\" for hierarchy \"led_disp:led_disp1\|segment7:decoder\"" {  } { { "components/led_disp.v" "decoder" { Text "E:/Quartus/DigitalExperiment/detection/components/led_disp.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller1 " "Elaborating entity \"controller\" for hierarchy \"controller:controller1\"" {  } { { "components/water_detection.v" "controller1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 controller.v(28) " "Verilog HDL assignment warning at controller.v(28): truncated value with size 32 to match size of target (7)" {  } { { "components/controller.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/controller.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765943 "|water_detection|controller:controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce controller:controller1\|debounce:dbs " "Elaborating entity \"debounce\" for hierarchy \"controller:controller1\|debounce:dbs\"" {  } { { "components/controller.v" "dbs" { Text "E:/Quartus/DigitalExperiment/detection/components/controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_matrix led_matrix:led_matrix1 " "Elaborating entity \"led_matrix\" for hierarchy \"led_matrix:led_matrix1\"" {  } { { "components/water_detection.v" "led_matrix1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 led_matrix.v(72) " "Verilog HDL assignment warning at led_matrix.v(72): truncated value with size 32 to match size of target (2)" {  } { { "components/led_matrix.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765966 "|water_detection|led_matrix:led_matrix1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk led_matrix:led_matrix1\|div_clk:div_clk_low " "Elaborating entity \"div_clk\" for hierarchy \"led_matrix:led_matrix1\|div_clk:div_clk_low\"" {  } { { "components/led_matrix.v" "div_clk_low" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765969 "|water_detection|led_matrix:led_matrix1|div_clk:div_clk_low"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk led_matrix:led_matrix1\|div_clk:div_clk_mid " "Elaborating entity \"div_clk\" for hierarchy \"led_matrix:led_matrix1\|div_clk:div_clk_mid\"" {  } { { "components/led_matrix.v" "div_clk_mid" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765972 "|water_detection|led_matrix:led_matrix1|div_clk:div_clk_mid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk led_matrix:led_matrix1\|div_clk:div_clk_high " "Elaborating entity \"div_clk\" for hierarchy \"led_matrix:led_matrix1\|div_clk:div_clk_high\"" {  } { { "components/led_matrix.v" "div_clk_high" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765973 "|water_detection|led_matrix:led_matrix1|div_clk:div_clk_high"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digi_screen led_matrix:led_matrix1\|digi_screen:digi_screen_red " "Elaborating entity \"digi_screen\" for hierarchy \"led_matrix:led_matrix1\|digi_screen:digi_screen_red\"" {  } { { "components/led_matrix.v" "digi_screen_red" { Text "E:/Quartus/DigitalExperiment/detection/components/led_matrix.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep1 " "Elaborating entity \"beep\" for hierarchy \"beep:beep1\"" {  } { { "components/water_detection.v" "beep1" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep1 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep1\"" {  } { { "components/beep.v" "div_clk_beep1" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765982 "|water_detection|beep:beep1|div_clk:div_clk_beep1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep2 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep2\"" {  } { { "components/beep.v" "div_clk_beep2" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765984 "|water_detection|beep:beep1|div_clk:div_clk_beep2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep3 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep3\"" {  } { { "components/beep.v" "div_clk_beep3" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765986 "|water_detection|beep:beep1|div_clk:div_clk_beep3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep4 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep4\"" {  } { { "components/beep.v" "div_clk_beep4" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765988 "|water_detection|beep:beep1|div_clk:div_clk_beep4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep5 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep5\"" {  } { { "components/beep.v" "div_clk_beep5" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765990 "|water_detection|beep:beep1|div_clk:div_clk_beep5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk beep:beep1\|div_clk:div_clk_beep6 " "Elaborating entity \"div_clk\" for hierarchy \"beep:beep1\|div_clk:div_clk_beep6\"" {  } { { "components/beep.v" "div_clk_beep6" { Text "E:/Quartus/DigitalExperiment/detection/components/beep.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733367765991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 div_clk.v(23) " "Verilog HDL assignment warning at div_clk.v(23): truncated value with size 32 to match size of target (10)" {  } { { "components/div_clk.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/div_clk.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733367765993 "|water_detection|beep:beep1|div_clk:div_clk_beep6"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "select\[3\] VCC " "Pin \"select\[3\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367767268 "|water_detection|select[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[4\] VCC " "Pin \"select\[4\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367767268 "|water_detection|select[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[5\] VCC " "Pin \"select\[5\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367767268 "|water_detection|select[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[6\] VCC " "Pin \"select\[6\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367767268 "|water_detection|select[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "select\[7\] VCC " "Pin \"select\[7\]\" is stuck at VCC" {  } { { "components/water_detection.v" "" { Text "E:/Quartus/DigitalExperiment/detection/components/water_detection.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733367767268 "|water_detection|select[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733367767268 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733367767593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "576 " "Implemented 576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733367767616 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733367767616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "524 " "Implemented 524 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733367767616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733367767616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus/DigitalExperiment/detection/output_files/water_detection.map.smsg " "Generated suppressed messages file E:/Quartus/DigitalExperiment/detection/output_files/water_detection.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367767707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733367767760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 11:02:47 2024 " "Processing ended: Thu Dec  5 11:02:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733367767760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733367767760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733367767760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733367767760 ""}
