
Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af18  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  0800b0e8  0800b0e8  0000c0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b374  0800b374  0000d090  2**0
                  CONTENTS
  4 .ARM          00000008  0800b374  0800b374  0000c374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b37c  0800b37c  0000d090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b37c  0800b37c  0000c37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b380  0800b380  0000c380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800b384  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b38  20000090  0800b414  0000d090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bc8  0800b414  0000dbc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002138b  00000000  00000000  0000d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f75  00000000  00000000  0002e44b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  000333c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ea  00000000  00000000  00034b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d92d  00000000  00000000  00035e52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c5f4  00000000  00000000  0006377f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f948d  00000000  00000000  0007fd73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  00179200  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006864  00000000  00000000  00179288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0017faec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b0d0 	.word	0x0800b0d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	0800b0d0 	.word	0x0800b0d0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <board_get_unique_id>:
#include <stddef.h>
#include <stdint.h>

// Minimal stub for board_get_unique_id required by tinyusb board API.
// Returns 0 bytes (no unique id available).
size_t board_get_unique_id(uint8_t id[], size_t max_len) {
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	6039      	str	r1, [r7, #0]
    (void)id;
    (void)max_len;
    return 0;
 80005ba:	2300      	movs	r3, #0
}
 80005bc:	4618      	mov	r0, r3
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr

080005c8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005cc:	f3bf 8f4f 	dsb	sy
}
 80005d0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005d2:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <__NVIC_SystemReset+0x24>)
 80005d4:	68db      	ldr	r3, [r3, #12]
 80005d6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005da:	4904      	ldr	r1, [pc, #16]	@ (80005ec <__NVIC_SystemReset+0x24>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005dc:	4b04      	ldr	r3, [pc, #16]	@ (80005f0 <__NVIC_SystemReset+0x28>)
 80005de:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005e0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80005e2:	f3bf 8f4f 	dsb	sy
}
 80005e6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <__NVIC_SystemReset+0x20>
 80005ec:	e000ed00 	.word	0xe000ed00
 80005f0:	05fa0004 	.word	0x05fa0004

080005f4 <dfuJumpToBootloader>:

/**
 * @brief Jump to the STM32 system bootloader
 */
void dfuJumpToBootloader(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
  uint32_t i = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	60fb      	str	r3, [r7, #12]
  void (*SysMemBootJump)(void);

  // Bootloader address
  volatile uint32_t BootAddr = BOOTLOADER_START_ADDR;
 80005fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000668 <dfuJumpToBootloader+0x74>)
 8000600:	603b      	str	r3, [r7, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000602:	b672      	cpsid	i
}
 8000604:	bf00      	nop

  // Disable all interrupts
  __disable_irq();

  // Disable Systick timer
  SysTick->CTRL = 0;
 8000606:	4b19      	ldr	r3, [pc, #100]	@ (800066c <dfuJumpToBootloader+0x78>)
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
  SysTick->LOAD = 0;
 800060c:	4b17      	ldr	r3, [pc, #92]	@ (800066c <dfuJumpToBootloader+0x78>)
 800060e:	2200      	movs	r2, #0
 8000610:	605a      	str	r2, [r3, #4]
  SysTick->VAL = 0;
 8000612:	4b16      	ldr	r3, [pc, #88]	@ (800066c <dfuJumpToBootloader+0x78>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]

  // Clear Interrupt Enable Register & Interrupt Pending Register
  for (i = 0; i < 5; i++)
 8000618:	2300      	movs	r3, #0
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	e010      	b.n	8000640 <dfuJumpToBootloader+0x4c>
  {
    NVIC->ICER[i] = 0xFFFFFFFF;
 800061e:	4a14      	ldr	r2, [pc, #80]	@ (8000670 <dfuJumpToBootloader+0x7c>)
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	3320      	adds	r3, #32
 8000624:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000628:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    NVIC->ICPR[i] = 0xFFFFFFFF;
 800062c:	4a10      	ldr	r2, [pc, #64]	@ (8000670 <dfuJumpToBootloader+0x7c>)
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	3360      	adds	r3, #96	@ 0x60
 8000632:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000636:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < 5; i++)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	3301      	adds	r3, #1
 800063e:	60fb      	str	r3, [r7, #12]
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	2b04      	cmp	r3, #4
 8000644:	d9eb      	bls.n	800061e <dfuJumpToBootloader+0x2a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000646:	b662      	cpsie	i
}
 8000648:	bf00      	nop

  // Re-enable all interrupts
  __enable_irq();

  // Set up the jump to bootloader address + 4
  SysMemBootJump = (void (*)(void)) (*((uint32_t *)(BootAddr + 4)));
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	3304      	adds	r3, #4
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	60bb      	str	r3, [r7, #8]

  // Set the main stack pointer to the bootloader stack
  __set_MSP(*(uint32_t *)BootAddr);
 8000652:	683b      	ldr	r3, [r7, #0]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f383 8808 	msr	MSP, r3
}
 800065e:	bf00      	nop

  // Call the function to jump to bootloader location
  SysMemBootJump();
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	4798      	blx	r3

  // Should never reach here
  while (1);
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <dfuJumpToBootloader+0x70>
 8000668:	1fff0000 	.word	0x1fff0000
 800066c:	e000e010 	.word	0xe000e010
 8000670:	e000e100 	.word	0xe000e100

08000674 <dfuCheckAndJumpBootloader>:
/**
 * @brief Check if bootloader entry was requested and jump if needed
 * @retval true if jumping to bootloader, false otherwise
 */
bool dfuCheckAndJumpBootloader(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
  volatile uint32_t *magic_ptr = (volatile uint32_t *)DFU_MAGIC_ADDR;
 800067a:	4b13      	ldr	r3, [pc, #76]	@ (80006c8 <dfuCheckAndJumpBootloader+0x54>)
 800067c:	607b      	str	r3, [r7, #4]

  // Check if magic value is set
  if (*magic_ptr == DFU_MAGIC_VALUE)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a12      	ldr	r2, [pc, #72]	@ (80006cc <dfuCheckAndJumpBootloader+0x58>)
 8000684:	4293      	cmp	r3, r2
 8000686:	bf0c      	ite	eq
 8000688:	2301      	moveq	r3, #1
 800068a:	2300      	movne	r3, #0
 800068c:	b2db      	uxtb	r3, r3
 800068e:	2b00      	cmp	r3, #0
 8000690:	d015      	beq.n	80006be <dfuCheckAndJumpBootloader+0x4a>
  {
    // Clear the magic value
    *magic_ptr = 0;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]

    // Small delay to ensure clear
    for (volatile uint32_t i = 0; i < 100000; i++);
 8000698:	2300      	movs	r3, #0
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	e002      	b.n	80006a4 <dfuCheckAndJumpBootloader+0x30>
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	3301      	adds	r3, #1
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	4a0a      	ldr	r2, [pc, #40]	@ (80006d0 <dfuCheckAndJumpBootloader+0x5c>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	bf94      	ite	ls
 80006ac:	2301      	movls	r3, #1
 80006ae:	2300      	movhi	r3, #0
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d1f3      	bne.n	800069e <dfuCheckAndJumpBootloader+0x2a>

    // Jump to bootloader (never returns)
    dfuJumpToBootloader();
 80006b6:	f7ff ff9d 	bl	80005f4 <dfuJumpToBootloader>

    // Should never reach here
    return true;
 80006ba:	2301      	movs	r3, #1
 80006bc:	e000      	b.n	80006c0 <dfuCheckAndJumpBootloader+0x4c>
  }

  return false;
 80006be:	2300      	movs	r3, #0
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	2001ff00 	.word	0x2001ff00
 80006cc:	deadbeef 	.word	0xdeadbeef
 80006d0:	0001869f 	.word	0x0001869f

080006d4 <dfuRequestBootloaderEntry>:

/**
 * @brief Request bootloader entry on next reset
 */
void dfuRequestBootloaderEntry(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
  volatile uint32_t *magic_ptr = (volatile uint32_t *)DFU_MAGIC_ADDR;
 80006da:	4b03      	ldr	r3, [pc, #12]	@ (80006e8 <dfuRequestBootloaderEntry+0x14>)
 80006dc:	607b      	str	r3, [r7, #4]

  // Set magic value in RAM
  *magic_ptr = DFU_MAGIC_VALUE;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a02      	ldr	r2, [pc, #8]	@ (80006ec <dfuRequestBootloaderEntry+0x18>)
 80006e2:	601a      	str	r2, [r3, #0]

  // Perform system reset
  NVIC_SystemReset();
 80006e4:	f7ff ff70 	bl	80005c8 <__NVIC_SystemReset>
 80006e8:	2001ff00 	.word	0x2001ff00
 80006ec:	deadbeef 	.word	0xdeadbeef

080006f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

  dfuCheckAndJumpBootloader();
 80006f6:	f7ff ffbd 	bl	8000674 <dfuCheckAndJumpBootloader>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006fa:	f000 fecb 	bl	8001494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fe:	f000 f841 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000702:	f000 f9ed 	bl	8000ae0 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 8000706:	f000 f8bf 	bl	8000888 <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 800070a:	f000 f919 	bl	8000940 <_ZL12MX_I2C2_Initv>
  MX_SPI1_Init();
 800070e:	f000 f94b 	bl	80009a8 <_ZL12MX_SPI1_Initv>
  MX_UART4_Init();
 8000712:	f000 f985 	bl	8000a20 <_ZL13MX_UART4_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8000716:	f000 f9b1 	bl	8000a7c <_ZL22MX_USB_OTG_FS_PCD_Initv>
 800071a:	2300      	movs	r3, #0
 800071c:	71fb      	strb	r3, [r7, #7]
// Init device stack on roothub port
#if TUSB_VERSION_NUMBER > 2000  // 0.20.0
TU_ATTR_DEPRECATED("Please use tusb_init(rhport, rh_init) instead")
#endif
TU_ATTR_ALWAYS_INLINE static inline bool tud_init (uint8_t rhport) {
  const tusb_rhport_init_t rh_init = {
 800071e:	2301      	movs	r3, #1
 8000720:	713b      	strb	r3, [r7, #4]
 8000722:	2300      	movs	r3, #0
 8000724:	717b      	strb	r3, [r7, #5]
    .role = TUSB_ROLE_DEVICE,
    .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
  };
  return tud_rhport_init(rhport, &rh_init);
 8000726:	1d3a      	adds	r2, r7, #4
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	4611      	mov	r1, r2
 800072c:	4618      	mov	r0, r3
 800072e:	f005 fbe3 	bl	8005ef8 <tud_rhport_init>
 8000732:	bf00      	nop
  /* USER CODE BEGIN 2 */

  tud_init(BOARD_TUD_RHPORT);

  uint32_t currentTick;
  uint32_t lastSendTick = 0;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]
  const uint32_t sendIntervalMs = 5000;
 8000738:	f241 3388 	movw	r3, #5000	@ 0x1388
 800073c:	613b      	str	r3, [r7, #16]
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 800073e:	2100      	movs	r1, #0
 8000740:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000744:	f005 fd2a 	bl	800619c <tud_task_ext>
}
 8000748:	bf00      	nop

    /* USER CODE BEGIN 3 */

    tud_task();

    currentTick = HAL_GetTick(); // Get the current system tick (ms)
 800074a:	f000 ff09 	bl	8001560 <HAL_GetTick>
 800074e:	60f8      	str	r0, [r7, #12]

    // Check if it's time to send data
    if (currentTick - lastSendTick >= sendIntervalMs)
 8000750:	68fa      	ldr	r2, [r7, #12]
 8000752:	697b      	ldr	r3, [r7, #20]
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	f241 3287 	movw	r2, #4999	@ 0x1387
 800075a:	4293      	cmp	r3, r2
 800075c:	d9ef      	bls.n	800073e <main+0x4e>
    {
      lastSendTick = currentTick;
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	617b      	str	r3, [r7, #20]

      int len = snprintf(usb_tx_buffer, MAX_TICK_MSG_LEN, "Tick: %lu ms\r\n", currentTick);
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	4a05      	ldr	r2, [pc, #20]	@ (800077c <main+0x8c>)
 8000766:	2128      	movs	r1, #40	@ 0x28
 8000768:	4805      	ldr	r0, [pc, #20]	@ (8000780 <main+0x90>)
 800076a:	f009 fffd 	bl	800a768 <sniprintf>
 800076e:	60b8      	str	r0, [r7, #8]
      cdcSendMessage(usb_tx_buffer, len);
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	4619      	mov	r1, r3
 8000774:	4802      	ldr	r0, [pc, #8]	@ (8000780 <main+0x90>)
 8000776:	f000 fd0d 	bl	8001194 <_Z14cdcSendMessagePKcj>
    }
  }
 800077a:	e7e0      	b.n	800073e <main+0x4e>
 800077c:	0800b0e8 	.word	0x0800b0e8
 8000780:	200000ac 	.word	0x200000ac

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b094      	sub	sp, #80	@ 0x50
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	2234      	movs	r2, #52	@ 0x34
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f00a f81c 	bl	800a7d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000798:	f107 0308 	add.w	r3, r7, #8
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	4b34      	ldr	r3, [pc, #208]	@ (8000880 <SystemClock_Config+0xfc>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b0:	4a33      	ldr	r2, [pc, #204]	@ (8000880 <SystemClock_Config+0xfc>)
 80007b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007b8:	4b31      	ldr	r3, [pc, #196]	@ (8000880 <SystemClock_Config+0xfc>)
 80007ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c4:	2300      	movs	r3, #0
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000884 <SystemClock_Config+0x100>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a2d      	ldr	r2, [pc, #180]	@ (8000884 <SystemClock_Config+0x100>)
 80007ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007d2:	6013      	str	r3, [r2, #0]
 80007d4:	4b2b      	ldr	r3, [pc, #172]	@ (8000884 <SystemClock_Config+0x100>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e0:	2301      	movs	r3, #1
 80007e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007e8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ea:	2302      	movs	r3, #2
 80007ec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007f4:	2304      	movs	r3, #4
 80007f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007f8:	23b4      	movs	r3, #180	@ 0xb4
 80007fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000800:	2309      	movs	r3, #9
 8000802:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000804:	2302      	movs	r3, #2
 8000806:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000808:	f107 031c 	add.w	r3, r7, #28
 800080c:	4618      	mov	r0, r3
 800080e:	f002 fd4b 	bl	80032a8 <HAL_RCC_OscConfig>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	bf14      	ite	ne
 8000818:	2301      	movne	r3, #1
 800081a:	2300      	moveq	r3, #0
 800081c:	b2db      	uxtb	r3, r3
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000822:	f000 fa57 	bl	8000cd4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000826:	f001 fe7b 	bl	8002520 <HAL_PWREx_EnableOverDrive>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	bf14      	ite	ne
 8000830:	2301      	movne	r3, #1
 8000832:	2300      	moveq	r3, #0
 8000834:	b2db      	uxtb	r3, r3
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800083a:	f000 fa4b 	bl	8000cd4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083e:	230f      	movs	r3, #15
 8000840:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000842:	2302      	movs	r3, #2
 8000844:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800084a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800084e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000850:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000854:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000856:	f107 0308 	add.w	r3, r7, #8
 800085a:	2105      	movs	r1, #5
 800085c:	4618      	mov	r0, r3
 800085e:	f001 feaf 	bl	80025c0 <HAL_RCC_ClockConfig>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	bf14      	ite	ne
 8000868:	2301      	movne	r3, #1
 800086a:	2300      	moveq	r3, #0
 800086c:	b2db      	uxtb	r3, r3
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000872:	f000 fa2f 	bl	8000cd4 <Error_Handler>
  }
}
 8000876:	bf00      	nop
 8000878:	3750      	adds	r7, #80	@ 0x50
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40023800 	.word	0x40023800
 8000884:	40007000 	.word	0x40007000

08000888 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088e:	463b      	mov	r3, r7
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
 8000898:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800089a:	4b26      	ldr	r3, [pc, #152]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 800089c:	4a26      	ldr	r2, [pc, #152]	@ (8000938 <_ZL12MX_ADC1_Initv+0xb0>)
 800089e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008a0:	4b24      	ldr	r3, [pc, #144]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80008a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008a8:	4b22      	ldr	r3, [pc, #136]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80008ae:	4b21      	ldr	r3, [pc, #132]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008b4:	4b1f      	ldr	r3, [pc, #124]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008ba:	4b1e      	ldr	r3, [pc, #120]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008bc:	2200      	movs	r2, #0
 80008be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008ca:	4a1c      	ldr	r2, [pc, #112]	@ (800093c <_ZL12MX_ADC1_Initv+0xb4>)
 80008cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008ce:	4b19      	ldr	r3, [pc, #100]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80008d4:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008da:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008dc:	2200      	movs	r2, #0
 80008de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008e8:	4812      	ldr	r0, [pc, #72]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 80008ea:	f000 fe69 	bl	80015c0 <HAL_ADC_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	bf14      	ite	ne
 80008f4:	2301      	movne	r3, #1
 80008f6:	2300      	moveq	r3, #0
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 80008fe:	f000 f9e9 	bl	8000cd4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000902:	2303      	movs	r3, #3
 8000904:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000906:	2301      	movs	r3, #1
 8000908:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800090a:	2300      	movs	r3, #0
 800090c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800090e:	463b      	mov	r3, r7
 8000910:	4619      	mov	r1, r3
 8000912:	4808      	ldr	r0, [pc, #32]	@ (8000934 <_ZL12MX_ADC1_Initv+0xac>)
 8000914:	f000 fe98 	bl	8001648 <HAL_ADC_ConfigChannel>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	bf14      	ite	ne
 800091e:	2301      	movne	r3, #1
 8000920:	2300      	moveq	r3, #0
 8000922:	b2db      	uxtb	r3, r3
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8000928:	f000 f9d4 	bl	8000cd4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800092c:	bf00      	nop
 800092e:	3710      	adds	r7, #16
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}
 8000934:	200000d4 	.word	0x200000d4
 8000938:	40012000 	.word	0x40012000
 800093c:	0f000001 	.word	0x0f000001

08000940 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000944:	4b15      	ldr	r3, [pc, #84]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 8000946:	4a16      	ldr	r2, [pc, #88]	@ (80009a0 <_ZL12MX_I2C2_Initv+0x60>)
 8000948:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800094a:	4b14      	ldr	r3, [pc, #80]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 800094c:	4a15      	ldr	r2, [pc, #84]	@ (80009a4 <_ZL12MX_I2C2_Initv+0x64>)
 800094e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000950:	4b12      	ldr	r3, [pc, #72]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000956:	4b11      	ldr	r3, [pc, #68]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 8000958:	2200      	movs	r2, #0
 800095a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800095c:	4b0f      	ldr	r3, [pc, #60]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 800095e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000962:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000964:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 8000966:	2200      	movs	r2, #0
 8000968:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800096a:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 800096c:	2200      	movs	r2, #0
 800096e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000970:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 8000972:	2200      	movs	r2, #0
 8000974:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000976:	4b09      	ldr	r3, [pc, #36]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 8000978:	2200      	movs	r2, #0
 800097a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800097c:	4807      	ldr	r0, [pc, #28]	@ (800099c <_ZL12MX_I2C2_Initv+0x5c>)
 800097e:	f001 fb51 	bl	8002024 <HAL_I2C_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	bf14      	ite	ne
 8000988:	2301      	movne	r3, #1
 800098a:	2300      	moveq	r3, #0
 800098c:	b2db      	uxtb	r3, r3
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 8000992:	f000 f99f 	bl	8000cd4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	2000011c 	.word	0x2000011c
 80009a0:	40005800 	.word	0x40005800
 80009a4:	000186a0 	.word	0x000186a0

080009a8 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009ae:	4a1b      	ldr	r2, [pc, #108]	@ (8000a1c <_ZL12MX_SPI1_Initv+0x74>)
 80009b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009b2:	4b19      	ldr	r3, [pc, #100]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009ba:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009c0:	4b15      	ldr	r3, [pc, #84]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009c6:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009cc:	4b12      	ldr	r3, [pc, #72]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009da:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009dc:	2200      	movs	r2, #0
 80009de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009f2:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009f4:	220a      	movs	r2, #10
 80009f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009f8:	4807      	ldr	r0, [pc, #28]	@ (8000a18 <_ZL12MX_SPI1_Initv+0x70>)
 80009fa:	f002 fef3 	bl	80037e4 <HAL_SPI_Init>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	bf14      	ite	ne
 8000a04:	2301      	movne	r3, #1
 8000a06:	2300      	moveq	r3, #0
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 8000a0e:	f000 f961 	bl	8000cd4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000170 	.word	0x20000170
 8000a1c:	40013000 	.word	0x40013000

08000a20 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a26:	4a14      	ldr	r2, [pc, #80]	@ (8000a78 <_ZL13MX_UART4_Initv+0x58>)
 8000a28:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000a2a:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a30:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000a38:	4b0e      	ldr	r3, [pc, #56]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000a44:	4b0b      	ldr	r3, [pc, #44]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a46:	220c      	movs	r2, #12
 8000a48:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000a56:	4807      	ldr	r0, [pc, #28]	@ (8000a74 <_ZL13MX_UART4_Initv+0x54>)
 8000a58:	f002 ff4d 	bl	80038f6 <HAL_UART_Init>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	bf14      	ite	ne
 8000a62:	2301      	movne	r3, #1
 8000a64:	2300      	moveq	r3, #0
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 8000a6c:	f000 f932 	bl	8000cd4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	200001c8 	.word	0x200001c8
 8000a78:	40004c00 	.word	0x40004c00

08000a7c <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a80:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000a82:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a86:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000a88:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000a8a:	2206      	movs	r2, #6
 8000a8c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a8e:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000a90:	2202      	movs	r2, #2
 8000a92:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000aac:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ab8:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000abe:	4807      	ldr	r0, [pc, #28]	@ (8000adc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000ac0:	f001 fbf4 	bl	80022ac <HAL_PCD_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	bf14      	ite	ne
 8000aca:	2301      	movne	r3, #1
 8000acc:	2300      	moveq	r3, #0
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 8000ad4:	f000 f8fe 	bl	8000cd4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ad8:	bf00      	nop
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20000210 	.word	0x20000210

08000ae0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	@ 0x28
 8000ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae6:	f107 0314 	add.w	r3, r7, #20
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
 8000af2:	60da      	str	r2, [r3, #12]
 8000af4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	4b5d      	ldr	r3, [pc, #372]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	4a5c      	ldr	r2, [pc, #368]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b00:	f043 0304 	orr.w	r3, r3, #4
 8000b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b06:	4b5a      	ldr	r3, [pc, #360]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	f003 0304 	and.w	r3, r3, #4
 8000b0e:	613b      	str	r3, [r7, #16]
 8000b10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	4b56      	ldr	r3, [pc, #344]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a55      	ldr	r2, [pc, #340]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b53      	ldr	r3, [pc, #332]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60bb      	str	r3, [r7, #8]
 8000b32:	4b4f      	ldr	r3, [pc, #316]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a4e      	ldr	r2, [pc, #312]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3e:	4b4c      	ldr	r3, [pc, #304]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	60bb      	str	r3, [r7, #8]
 8000b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	607b      	str	r3, [r7, #4]
 8000b4e:	4b48      	ldr	r3, [pc, #288]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	4a47      	ldr	r2, [pc, #284]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b54:	f043 0302 	orr.w	r3, r3, #2
 8000b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5a:	4b45      	ldr	r3, [pc, #276]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	f003 0302 	and.w	r3, r3, #2
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	603b      	str	r3, [r7, #0]
 8000b6a:	4b41      	ldr	r3, [pc, #260]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	4a40      	ldr	r2, [pc, #256]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b70:	f043 0308 	orr.w	r3, r3, #8
 8000b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b76:	4b3e      	ldr	r3, [pc, #248]	@ (8000c70 <_ZL12MX_GPIO_Initv+0x190>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	f003 0308 	and.w	r3, r3, #8
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 8000b82:	2200      	movs	r2, #0
 8000b84:	f246 018e 	movw	r1, #24718	@ 0x608e
 8000b88:	483a      	ldr	r0, [pc, #232]	@ (8000c74 <_ZL12MX_GPIO_Initv+0x194>)
 8000b8a:	f001 fa31 	bl	8001ff0 <HAL_GPIO_WritePin>
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 8000b94:	4838      	ldr	r0, [pc, #224]	@ (8000c78 <_ZL12MX_GPIO_Initv+0x198>)
 8000b96:	f001 fa2b 	bl	8001ff0 <HAL_GPIO_WritePin>
                          |FLASH_WP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI_CS1_Pin LORA_DIO0_Pin PYRO3_TRIGGER_Pin PRYO2_TRIGGER_Pin
                           PRYO1_TRIGGER_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 8000b9a:	f246 038e 	movw	r3, #24718	@ 0x608e
 8000b9e:	617b      	str	r3, [r7, #20]
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bac:	f107 0314 	add.w	r3, r7, #20
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4830      	ldr	r0, [pc, #192]	@ (8000c74 <_ZL12MX_GPIO_Initv+0x194>)
 8000bb4:	f001 f888 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8000bb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bbe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4829      	ldr	r0, [pc, #164]	@ (8000c74 <_ZL12MX_GPIO_Initv+0x194>)
 8000bd0:	f001 f87a 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO3_Pin SERVO2_Pin SERVO1_Pin */
  GPIO_InitStruct.Pin = SERVO3_Pin|SERVO2_Pin|SERVO1_Pin;
 8000bd4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000bd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000be6:	2301      	movs	r3, #1
 8000be8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bea:	f107 0314 	add.w	r3, r7, #20
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4822      	ldr	r0, [pc, #136]	@ (8000c7c <_ZL12MX_GPIO_Initv+0x19c>)
 8000bf2:	f001 f869 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 8000bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bfc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 0314 	add.w	r3, r7, #20
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	481b      	ldr	r0, [pc, #108]	@ (8000c7c <_ZL12MX_GPIO_Initv+0x19c>)
 8000c0e:	f001 f85b 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT2_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin;
 8000c12:	2304      	movs	r3, #4
 8000c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c16:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT2_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 0314 	add.w	r3, r7, #20
 8000c24:	4619      	mov	r1, r3
 8000c26:	4816      	ldr	r0, [pc, #88]	@ (8000c80 <_ZL12MX_GPIO_Initv+0x1a0>)
 8000c28:	f001 f84e 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin BARO_CS_Pin FLASH_CS_Pin FLASH_RESET_Pin
                           FLASH_WP_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 8000c2c:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 8000c30:	617b      	str	r3, [r7, #20]
                          |FLASH_WP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c32:	2301      	movs	r3, #1
 8000c34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4619      	mov	r1, r3
 8000c44:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <_ZL12MX_GPIO_Initv+0x198>)
 8000c46:	f001 f83f 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_INT_Pin */
  GPIO_InitStruct.Pin = GPS_INT_Pin;
 8000c4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c50:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 0314 	add.w	r3, r7, #20
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4805      	ldr	r0, [pc, #20]	@ (8000c78 <_ZL12MX_GPIO_Initv+0x198>)
 8000c62:	f001 f831 	bl	8001cc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c66:	bf00      	nop
 8000c68:	3728      	adds	r7, #40	@ 0x28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020800 	.word	0x40020800
 8000c78:	40020400 	.word	0x40020400
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	40020c00 	.word	0x40020c00

08000c84 <tud_dfu_runtime_reboot_to_dfu_cb>:

/* USER CODE BEGIN 4 */


void tud_dfu_runtime_reboot_to_dfu_cb(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
  const char* reboot_msg = "Rebooting into DFU mode...\r\n";
 8000c8a:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <tud_dfu_runtime_reboot_to_dfu_cb+0x4c>)
 8000c8c:	603b      	str	r3, [r7, #0]
  cdcSendMessage(reboot_msg, strlen(reboot_msg));
 8000c8e:	6838      	ldr	r0, [r7, #0]
 8000c90:	f7ff fabe 	bl	8000210 <strlen>
 8000c94:	4603      	mov	r3, r0
 8000c96:	4619      	mov	r1, r3
 8000c98:	6838      	ldr	r0, [r7, #0]
 8000c9a:	f000 fa7b 	bl	8001194 <_Z14cdcSendMessagePKcj>

  // Ensure message is sent
  for (int i = 0; i < 10; i++) {
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	e00b      	b.n	8000cbc <tud_dfu_runtime_reboot_to_dfu_cb+0x38>
  tud_task_ext(UINT32_MAX, false);
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000caa:	f005 fa77 	bl	800619c <tud_task_ext>
}
 8000cae:	bf00      	nop
    tud_task();
    HAL_Delay(5);
 8000cb0:	2005      	movs	r0, #5
 8000cb2:	f000 fc61 	bl	8001578 <HAL_Delay>
  for (int i = 0; i < 10; i++) {
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2b09      	cmp	r3, #9
 8000cc0:	ddf0      	ble.n	8000ca4 <tud_dfu_runtime_reboot_to_dfu_cb+0x20>
  }

  // Request bootloader entry (never returns)
  dfuRequestBootloaderEntry();
 8000cc2:	f7ff fd07 	bl	80006d4 <dfuRequestBootloaderEntry>

}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	0800b0f8 	.word	0x0800b0f8

08000cd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd8:	b672      	cpsid	i
}
 8000cda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <Error_Handler+0x8>

08000ce0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	607b      	str	r3, [r7, #4]
 8000cea:	4b10      	ldr	r3, [pc, #64]	@ (8000d2c <HAL_MspInit+0x4c>)
 8000cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cee:	4a0f      	ldr	r2, [pc, #60]	@ (8000d2c <HAL_MspInit+0x4c>)
 8000cf0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8000d2c <HAL_MspInit+0x4c>)
 8000cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	603b      	str	r3, [r7, #0]
 8000d06:	4b09      	ldr	r3, [pc, #36]	@ (8000d2c <HAL_MspInit+0x4c>)
 8000d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d0a:	4a08      	ldr	r2, [pc, #32]	@ (8000d2c <HAL_MspInit+0x4c>)
 8000d0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d10:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d12:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <HAL_MspInit+0x4c>)
 8000d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d1a:	603b      	str	r3, [r7, #0]
 8000d1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800

08000d30 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	@ 0x28
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	609a      	str	r2, [r3, #8]
 8000d44:	60da      	str	r2, [r3, #12]
 8000d46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a17      	ldr	r2, [pc, #92]	@ (8000dac <HAL_ADC_MspInit+0x7c>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d127      	bne.n	8000da2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <HAL_ADC_MspInit+0x80>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d5a:	4a15      	ldr	r2, [pc, #84]	@ (8000db0 <HAL_ADC_MspInit+0x80>)
 8000d5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d62:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <HAL_ADC_MspInit+0x80>)
 8000d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d6a:	613b      	str	r3, [r7, #16]
 8000d6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <HAL_ADC_MspInit+0x80>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	4a0e      	ldr	r2, [pc, #56]	@ (8000db0 <HAL_ADC_MspInit+0x80>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <HAL_ADC_MspInit+0x80>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = PYRO2_CONT_Pin|PYRO1_CONT_Pin|PYRO_ARMED_Pin|PYRO3_CONT_Pin;
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <HAL_ADC_MspInit+0x84>)
 8000d9e:	f000 ff93 	bl	8001cc8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000da2:	bf00      	nop
 8000da4:	3728      	adds	r7, #40	@ 0x28
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40012000 	.word	0x40012000
 8000db0:	40023800 	.word	0x40023800
 8000db4:	40020000 	.word	0x40020000

08000db8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08a      	sub	sp, #40	@ 0x28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a29      	ldr	r2, [pc, #164]	@ (8000e7c <HAL_I2C_MspInit+0xc4>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d14b      	bne.n	8000e72 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]
 8000dde:	4b28      	ldr	r3, [pc, #160]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	4a27      	ldr	r2, [pc, #156]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dea:	4b25      	ldr	r3, [pc, #148]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	4b21      	ldr	r3, [pc, #132]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a20      	ldr	r2, [pc, #128]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000e00:	f043 0304 	orr.w	r3, r3, #4
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e06:	4b1e      	ldr	r3, [pc, #120]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	f003 0304 	and.w	r3, r3, #4
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e18:	2312      	movs	r3, #18
 8000e1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e20:	2303      	movs	r3, #3
 8000e22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e24:	2304      	movs	r3, #4
 8000e26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	4815      	ldr	r0, [pc, #84]	@ (8000e84 <HAL_I2C_MspInit+0xcc>)
 8000e30:	f000 ff4a 	bl	8001cc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e3a:	2312      	movs	r3, #18
 8000e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e42:	2303      	movs	r3, #3
 8000e44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e46:	2304      	movs	r3, #4
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	480d      	ldr	r0, [pc, #52]	@ (8000e88 <HAL_I2C_MspInit+0xd0>)
 8000e52:	f000 ff39 	bl	8001cc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	60bb      	str	r3, [r7, #8]
 8000e5a:	4b09      	ldr	r3, [pc, #36]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5e:	4a08      	ldr	r2, [pc, #32]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000e60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e66:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <HAL_I2C_MspInit+0xc8>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000e72:	bf00      	nop
 8000e74:	3728      	adds	r7, #40	@ 0x28
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40005800 	.word	0x40005800
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40020400 	.word	0x40020400
 8000e88:	40020800 	.word	0x40020800

08000e8c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	@ 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a19      	ldr	r2, [pc, #100]	@ (8000f10 <HAL_SPI_MspInit+0x84>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d12b      	bne.n	8000f06 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <HAL_SPI_MspInit+0x88>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb6:	4a17      	ldr	r2, [pc, #92]	@ (8000f14 <HAL_SPI_MspInit+0x88>)
 8000eb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ebe:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <HAL_SPI_MspInit+0x88>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <HAL_SPI_MspInit+0x88>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	4a10      	ldr	r2, [pc, #64]	@ (8000f14 <HAL_SPI_MspInit+0x88>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eda:	4b0e      	ldr	r3, [pc, #56]	@ (8000f14 <HAL_SPI_MspInit+0x88>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ee6:	23e0      	movs	r3, #224	@ 0xe0
 8000ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eea:	2302      	movs	r3, #2
 8000eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ef6:	2305      	movs	r3, #5
 8000ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	4619      	mov	r1, r3
 8000f00:	4805      	ldr	r0, [pc, #20]	@ (8000f18 <HAL_SPI_MspInit+0x8c>)
 8000f02:	f000 fee1 	bl	8001cc8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f06:	bf00      	nop
 8000f08:	3728      	adds	r7, #40	@ 0x28
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40013000 	.word	0x40013000
 8000f14:	40023800 	.word	0x40023800
 8000f18:	40020000 	.word	0x40020000

08000f1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08a      	sub	sp, #40	@ 0x28
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a19      	ldr	r2, [pc, #100]	@ (8000fa0 <HAL_UART_MspInit+0x84>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d12c      	bne.n	8000f98 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <HAL_UART_MspInit+0x88>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f46:	4a17      	ldr	r2, [pc, #92]	@ (8000fa4 <HAL_UART_MspInit+0x88>)
 8000f48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4e:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <HAL_UART_MspInit+0x88>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f52:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_UART_MspInit+0x88>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	4a10      	ldr	r2, [pc, #64]	@ (8000fa4 <HAL_UART_MspInit+0x88>)
 8000f64:	f043 0304 	orr.w	r3, r3, #4
 8000f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_UART_MspInit+0x88>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	f003 0304 	and.w	r3, r3, #4
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f76:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f84:	2303      	movs	r3, #3
 8000f86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000f88:	2308      	movs	r3, #8
 8000f8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	4619      	mov	r1, r3
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <HAL_UART_MspInit+0x8c>)
 8000f94:	f000 fe98 	bl	8001cc8 <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8000f98:	bf00      	nop
 8000f9a:	3728      	adds	r7, #40	@ 0x28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40004c00 	.word	0x40004c00
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020800 	.word	0x40020800

08000fac <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b0a0      	sub	sp, #128	@ 0x80
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fc4:	f107 0310 	add.w	r3, r7, #16
 8000fc8:	225c      	movs	r2, #92	@ 0x5c
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f009 fbff 	bl	800a7d0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fda:	d154      	bne.n	8001086 <HAL_PCD_MspInit+0xda>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000fdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fe0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 8000fe6:	2360      	movs	r3, #96	@ 0x60
 8000fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000fea:	2302      	movs	r3, #2
 8000fec:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8000fee:	2304      	movs	r3, #4
 8000ff0:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8000ff6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ffa:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ffc:	f107 0310 	add.w	r3, r7, #16
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fbf7 	bl	80027f4 <HAL_RCCEx_PeriphCLKConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 800100c:	f7ff fe62 	bl	8000cd4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001010:	2300      	movs	r3, #0
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 8001016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001018:	4a1d      	ldr	r2, [pc, #116]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001020:	4b1b      	ldr	r3, [pc, #108]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 8001022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800102c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001030:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103a:	2303      	movs	r3, #3
 800103c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800103e:	230a      	movs	r3, #10
 8001040:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001046:	4619      	mov	r1, r3
 8001048:	4812      	ldr	r0, [pc, #72]	@ (8001094 <HAL_PCD_MspInit+0xe8>)
 800104a:	f000 fe3d 	bl	8001cc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 8001050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001052:	4a0f      	ldr	r2, [pc, #60]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 8001054:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001058:	6353      	str	r3, [r2, #52]	@ 0x34
 800105a:	2300      	movs	r3, #0
 800105c:	60bb      	str	r3, [r7, #8]
 800105e:	4b0c      	ldr	r3, [pc, #48]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001062:	4a0b      	ldr	r2, [pc, #44]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 8001064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001068:	6453      	str	r3, [r2, #68]	@ 0x44
 800106a:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <HAL_PCD_MspInit+0xe4>)
 800106c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	2043      	movs	r0, #67	@ 0x43
 800107c:	f000 fded 	bl	8001c5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001080:	2043      	movs	r0, #67	@ 0x43
 8001082:	f000 fe06 	bl	8001c92 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001086:	bf00      	nop
 8001088:	3780      	adds	r7, #128	@ 0x80
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <NMI_Handler+0x4>

080010a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <HardFault_Handler+0x4>

080010a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <MemManage_Handler+0x4>

080010b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <BusFault_Handler+0x4>

080010b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <UsageFault_Handler+0x4>

080010c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ee:	f000 fa23 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  tud_int_handler(0);
 80010fa:	2000      	movs	r0, #0
 80010fc:	f008 fb5a 	bl	80097b4 <dcd_int_handler>

  return;
 8001100:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001102:	bd80      	pop	{r7, pc}

08001104 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800110c:	4a14      	ldr	r2, [pc, #80]	@ (8001160 <_sbrk+0x5c>)
 800110e:	4b15      	ldr	r3, [pc, #84]	@ (8001164 <_sbrk+0x60>)
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001118:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <_sbrk+0x64>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d102      	bne.n	8001126 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001120:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <_sbrk+0x64>)
 8001122:	4a12      	ldr	r2, [pc, #72]	@ (800116c <_sbrk+0x68>)
 8001124:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001126:	4b10      	ldr	r3, [pc, #64]	@ (8001168 <_sbrk+0x64>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4413      	add	r3, r2
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	429a      	cmp	r2, r3
 8001132:	d207      	bcs.n	8001144 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001134:	f009 fb54 	bl	800a7e0 <__errno>
 8001138:	4603      	mov	r3, r0
 800113a:	220c      	movs	r2, #12
 800113c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001142:	e009      	b.n	8001158 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <_sbrk+0x64>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800114a:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <_sbrk+0x64>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	4a05      	ldr	r2, [pc, #20]	@ (8001168 <_sbrk+0x64>)
 8001154:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001156:	68fb      	ldr	r3, [r7, #12]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20020000 	.word	0x20020000
 8001164:	00000400 	.word	0x00000400
 8001168:	200006f4 	.word	0x200006f4
 800116c:	20000bc8 	.word	0x20000bc8

08001170 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001174:	4b06      	ldr	r3, [pc, #24]	@ (8001190 <SystemInit+0x20>)
 8001176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800117a:	4a05      	ldr	r2, [pc, #20]	@ (8001190 <SystemInit+0x20>)
 800117c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001180:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <_Z14cdcSendMessagePKcj>:
 * * @param str Pointer to the character array (string) to send.
 * @param len Length of the string (in bytes).
 * @retval The number of bytes successfully written to the USB buffer.
 */
size_t cdcSendMessage(const char* str, size_t len)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 800119e:	2000      	movs	r0, #0
 80011a0:	f003 f9c6 	bl	8004530 <tud_cdc_n_connected>
 80011a4:	4603      	mov	r3, r0
 80011a6:	bf00      	nop
  // 1. Check if the USB CDC interface is connected to the host
  if (!tud_cdc_connected())
 80011a8:	f083 0301 	eor.w	r3, r3, #1
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <_Z14cdcSendMessagePKcj+0x22>
  {
    return 0; // Not connected, nothing sent
 80011b2:	2300      	movs	r3, #0
 80011b4:	e01f      	b.n	80011f6 <_Z14cdcSendMessagePKcj+0x62>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_available(void) {
  return tud_cdc_n_write_available(0);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f003 fa40 	bl	800463c <tud_cdc_n_write_available>
 80011bc:	4602      	mov	r2, r0
 80011be:	bf00      	nop
  }

  // 2. Check if the USB transmit buffer has enough space for the whole string
  if (tud_cdc_write_available() < len)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	4293      	cmp	r3, r2
 80011c4:	bf8c      	ite	hi
 80011c6:	2301      	movhi	r3, #1
 80011c8:	2300      	movls	r3, #0
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <_Z14cdcSendMessagePKcj+0x40>
  {
    // Not enough space, we can either:
    // a) Return 0 (what we do here, for simplicity)
    // b) Write only what fits (more complex, but better for high throughput)
    return 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	e010      	b.n	80011f6 <_Z14cdcSendMessagePKcj+0x62>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	60fb      	str	r3, [r7, #12]
  return tud_cdc_n_write(0, buffer, bufsize);
 80011dc:	68fa      	ldr	r2, [r7, #12]
 80011de:	6939      	ldr	r1, [r7, #16]
 80011e0:	2000      	movs	r0, #0
 80011e2:	f003 f9eb 	bl	80045bc <tud_cdc_n_write>
 80011e6:	4603      	mov	r3, r0
 80011e8:	bf00      	nop
  }

  // 3. Write the string to the USB buffer
  size_t written_len = tud_cdc_write(str, len);
 80011ea:	617b      	str	r3, [r7, #20]
  return tud_cdc_n_write_flush(0);
 80011ec:	2000      	movs	r0, #0
 80011ee:	f003 fa07 	bl	8004600 <tud_cdc_n_write_flush>
 80011f2:	bf00      	nop
  // 4. Flush the buffer to ensure the data is sent immediately
  // NOTE: For better performance, you might only flush periodically,
  // but for simple messages, flushing immediately is often best.
  tud_cdc_write_flush();

  return written_len;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	4618      	mov	r0, r3
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
	...

08001200 <board_usb_get_serial>:
  board_led_write(false);
}

// Get USB Serial number string from unique ID if available. Return number of character.
// Input is string descriptor from index 1 (index 0 is type + len)
static inline size_t board_usb_get_serial(uint16_t desc_str1[], size_t max_chars) {
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b08f      	sub	sp, #60	@ 0x3c
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  uint8_t uid[16] TU_ATTR_ALIGNED(4);
  size_t uid_len;

  // TODO work with make, but not working with esp32s3 cmake
  uid_len = board_get_unique_id(uid, sizeof(uid));
 800120a:	f107 0318 	add.w	r3, r7, #24
 800120e:	2110      	movs	r1, #16
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff f9cd 	bl	80005b0 <board_get_unique_id>
 8001216:	6378      	str	r0, [r7, #52]	@ 0x34

  if ( uid_len > max_chars / 2u ) {
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	085b      	lsrs	r3, r3, #1
 800121c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800121e:	429a      	cmp	r2, r3
 8001220:	d902      	bls.n	8001228 <board_usb_get_serial+0x28>
    uid_len = max_chars / 2u;
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	085b      	lsrs	r3, r3, #1
 8001226:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  for ( size_t i = 0; i < uid_len; i++ ) {
 8001228:	2300      	movs	r3, #0
 800122a:	633b      	str	r3, [r7, #48]	@ 0x30
 800122c:	e030      	b.n	8001290 <board_usb_get_serial+0x90>
    for ( size_t j = 0; j < 2; j++ ) {
 800122e:	2300      	movs	r3, #0
 8001230:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001232:	e027      	b.n	8001284 <board_usb_get_serial+0x84>
      const unsigned char nibble_to_hex[16] = {
 8001234:	4b1b      	ldr	r3, [pc, #108]	@ (80012a4 <board_usb_get_serial+0xa4>)
 8001236:	f107 0408 	add.w	r4, r7, #8
 800123a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800123c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
          '0', '1', '2', '3', '4', '5', '6', '7',
          '8', '9', 'A', 'B', 'C', 'D', 'E', 'F'
      };
      const uint8_t nibble = (uint8_t) ((uid[i] >> (j * 4u)) & 0xfu);
 8001240:	f107 0218 	add.w	r2, r7, #24
 8001244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001246:	4413      	add	r3, r2
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	fa42 f303 	asr.w	r3, r2, r3
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 030f 	and.w	r3, r3, #15
 800125a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      desc_str1[i * 2 + (1 - j)] = nibble_to_hex[nibble]; // UTF-16-LE
 800125e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001262:	3338      	adds	r3, #56	@ 0x38
 8001264:	443b      	add	r3, r7
 8001266:	f813 1c30 	ldrb.w	r1, [r3, #-48]
 800126a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800126c:	005a      	lsls	r2, r3, #1
 800126e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	3301      	adds	r3, #1
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	4413      	add	r3, r2
 800127a:	460a      	mov	r2, r1
 800127c:	801a      	strh	r2, [r3, #0]
    for ( size_t j = 0; j < 2; j++ ) {
 800127e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001280:	3301      	adds	r3, #1
 8001282:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001286:	2b01      	cmp	r3, #1
 8001288:	d9d4      	bls.n	8001234 <board_usb_get_serial+0x34>
  for ( size_t i = 0; i < uid_len; i++ ) {
 800128a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800128c:	3301      	adds	r3, #1
 800128e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001290:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001294:	429a      	cmp	r2, r3
 8001296:	d3ca      	bcc.n	800122e <board_usb_get_serial+0x2e>
    }
  }

  return 2 * uid_len;
 8001298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800129a:	005b      	lsls	r3, r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	373c      	adds	r7, #60	@ 0x3c
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd90      	pop	{r4, r7, pc}
 80012a4:	0800b118 	.word	0x0800b118

080012a8 <tud_descriptor_device_cb>:
};

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  return (uint8_t const *) &desc_device;
 80012ac:	4b02      	ldr	r3, [pc, #8]	@ (80012b8 <tud_descriptor_device_cb+0x10>)
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	0800b178 	.word	0x0800b178

080012bc <tud_descriptor_configuration_cb>:

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
  (void) index; // for multiple configurations
  return desc_fs_configuration;
 80012c6:	4b03      	ldr	r3, [pc, #12]	@ (80012d4 <tud_descriptor_configuration_cb+0x18>)
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	0800b18c 	.word	0x0800b18c

080012d8 <tud_descriptor_string_cb>:

static uint16_t _desc_str[32 + 1];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const *tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	460a      	mov	r2, r1
 80012e2:	71fb      	strb	r3, [r7, #7]
 80012e4:	4613      	mov	r3, r2
 80012e6:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  size_t chr_count;

  switch ( index ) {
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d002      	beq.n	80012f4 <tud_descriptor_string_cb+0x1c>
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	d009      	beq.n	8001306 <tud_descriptor_string_cb+0x2e>
 80012f2:	e00f      	b.n	8001314 <tud_descriptor_string_cb+0x3c>
    case STRID_LANGID:
      memcpy(&_desc_str[1], string_desc_arr[0], 2);
 80012f4:	4b24      	ldr	r3, [pc, #144]	@ (8001388 <tud_descriptor_string_cb+0xb0>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	4b23      	ldr	r3, [pc, #140]	@ (800138c <tud_descriptor_string_cb+0xb4>)
 80012fe:	805a      	strh	r2, [r3, #2]
      chr_count = 1;
 8001300:	2301      	movs	r3, #1
 8001302:	617b      	str	r3, [r7, #20]
      break;
 8001304:	e030      	b.n	8001368 <tud_descriptor_string_cb+0x90>

    case STRID_SERIAL:
      chr_count = board_usb_get_serial(_desc_str + 1, 32);
 8001306:	4b22      	ldr	r3, [pc, #136]	@ (8001390 <tud_descriptor_string_cb+0xb8>)
 8001308:	2120      	movs	r1, #32
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff ff78 	bl	8001200 <board_usb_get_serial>
 8001310:	6178      	str	r0, [r7, #20]
      break;
 8001312:	e029      	b.n	8001368 <tud_descriptor_string_cb+0x90>

    default:
      // Note: the 0xEE index string is a Microsoft OS 1.0 Descriptors.
      // https://docs.microsoft.com/en-us/windows-hardware/drivers/usbcon/microsoft-defined-usb-descriptors

      if ( !(index < sizeof(string_desc_arr) / sizeof(string_desc_arr[0])) ) return NULL;
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	2b05      	cmp	r3, #5
 8001318:	d901      	bls.n	800131e <tud_descriptor_string_cb+0x46>
 800131a:	2300      	movs	r3, #0
 800131c:	e02f      	b.n	800137e <tud_descriptor_string_cb+0xa6>

      const char *str = string_desc_arr[index];
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	4a19      	ldr	r2, [pc, #100]	@ (8001388 <tud_descriptor_string_cb+0xb0>)
 8001322:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001326:	60fb      	str	r3, [r7, #12]

      // Cap at max char
      chr_count = strlen(str);
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f7fe ff71 	bl	8000210 <strlen>
 800132e:	6178      	str	r0, [r7, #20]
      size_t const max_count = sizeof(_desc_str) / sizeof(_desc_str[0]) - 1; // -1 for string type
 8001330:	2320      	movs	r3, #32
 8001332:	60bb      	str	r3, [r7, #8]
      if ( chr_count > max_count ) chr_count = max_count;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	2b20      	cmp	r3, #32
 8001338:	d901      	bls.n	800133e <tud_descriptor_string_cb+0x66>
 800133a:	2320      	movs	r3, #32
 800133c:	617b      	str	r3, [r7, #20]

      // Convert ASCII string into UTF-16
      for ( size_t i = 0; i < chr_count; i++ ) {
 800133e:	2300      	movs	r3, #0
 8001340:	613b      	str	r3, [r7, #16]
 8001342:	e00c      	b.n	800135e <tud_descriptor_string_cb+0x86>
        _desc_str[1 + i] = str[i];
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4413      	add	r3, r2
 800134a:	781a      	ldrb	r2, [r3, #0]
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	3301      	adds	r3, #1
 8001350:	4611      	mov	r1, r2
 8001352:	4a0e      	ldr	r2, [pc, #56]	@ (800138c <tud_descriptor_string_cb+0xb4>)
 8001354:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for ( size_t i = 0; i < chr_count; i++ ) {
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	3301      	adds	r3, #1
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	429a      	cmp	r2, r3
 8001364:	d3ee      	bcc.n	8001344 <tud_descriptor_string_cb+0x6c>
      }
      break;
 8001366:	bf00      	nop
  }

  // first byte is length (including header), second byte is string type
  _desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8) | (2 * chr_count + 2));
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	3301      	adds	r3, #1
 800136c:	b29b      	uxth	r3, r3
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	b29b      	uxth	r3, r3
 8001372:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <tud_descriptor_string_cb+0xb4>)
 800137a:	801a      	strh	r2, [r3, #0]

  return _desc_str;
 800137c:	4b03      	ldr	r3, [pc, #12]	@ (800138c <tud_descriptor_string_cb+0xb4>)
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000004 	.word	0x20000004
 800138c:	200006f8 	.word	0x200006f8
 8001390:	200006fa 	.word	0x200006fa

08001394 <tud_descriptor_bos_cb>:
  TUD_BOS_DESCRIPTOR(BOS_TOTAL_LEN, 1),

  // Microsoft OS 2.0 descriptor
  TUD_BOS_MS_OS_20_DESCRIPTOR(MS_OS_20_DESC_LEN, 1)};

const uint8_t *tud_descriptor_bos_cb(void) {
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return desc_bos;
 8001398:	4b02      	ldr	r3, [pc, #8]	@ (80013a4 <tud_descriptor_bos_cb+0x10>)
}
 800139a:	4618      	mov	r0, r3
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	0800b1ec 	.word	0x0800b1ec

080013a8 <tud_vendor_control_xfer_cb>:
TU_VERIFY_STATIC(sizeof(desc_ms_os_20) == MS_OS_20_DESC_LEN, "Incorrect size");

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	603a      	str	r2, [r7, #0]
 80013b2:	71fb      	strb	r3, [r7, #7]
 80013b4:	460b      	mov	r3, r1
 80013b6:	71bb      	strb	r3, [r7, #6]
  // nothing to with DATA & ACK stage
  if (stage != CONTROL_STAGE_SETUP) {
 80013b8:	79bb      	ldrb	r3, [r7, #6]
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d001      	beq.n	80013c2 <tud_vendor_control_xfer_cb+0x1a>
    return true;
 80013be:	2301      	movs	r3, #1
 80013c0:	e037      	b.n	8001432 <tud_vendor_control_xfer_cb+0x8a>
  }

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR) {
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	2b40      	cmp	r3, #64	@ 0x40
 80013ce:	d112      	bne.n	80013f6 <tud_vendor_control_xfer_cb+0x4e>
    if (request->bRequest == VENDOR_REQUEST_MICROSOFT) {
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	785b      	ldrb	r3, [r3, #1]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d10e      	bne.n	80013f6 <tud_vendor_control_xfer_cb+0x4e>
      if (request->wIndex == 7) {
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	889b      	ldrh	r3, [r3, #4]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	2b07      	cmp	r3, #7
 80013e0:	d107      	bne.n	80013f2 <tud_vendor_control_xfer_cb+0x4a>
        return tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_ms_os_20, MS_OS_20_DESC_LEN);
 80013e2:	79f8      	ldrb	r0, [r7, #7]
 80013e4:	23a2      	movs	r3, #162	@ 0xa2
 80013e6:	4a15      	ldr	r2, [pc, #84]	@ (800143c <tud_vendor_control_xfer_cb+0x94>)
 80013e8:	6839      	ldr	r1, [r7, #0]
 80013ea:	f006 fb65 	bl	8007ab8 <tud_control_xfer>
 80013ee:	4603      	mov	r3, r0
 80013f0:	e01f      	b.n	8001432 <tud_vendor_control_xfer_cb+0x8a>
      } else {
        return false;
 80013f2:	2300      	movs	r3, #0
 80013f4:	e01d      	b.n	8001432 <tud_vendor_control_xfer_cb+0x8a>
      }
    }
  }

  switch (request->bmRequestType_bit.type) {
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d114      	bne.n	800142e <tud_vendor_control_xfer_cb+0x86>
    case TUSB_REQ_TYPE_VENDOR:
      switch (request->bRequest) {
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d10e      	bne.n	800142a <tud_vendor_control_xfer_cb+0x82>
        case VENDOR_REQUEST_MICROSOFT:
          if (request->wIndex == 7) {
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	889b      	ldrh	r3, [r3, #4]
 8001410:	b29b      	uxth	r3, r3
 8001412:	2b07      	cmp	r3, #7
 8001414:	d107      	bne.n	8001426 <tud_vendor_control_xfer_cb+0x7e>
            return tud_control_xfer(rhport, request, (void *) (uintptr_t) desc_ms_os_20, MS_OS_20_DESC_LEN);
 8001416:	79f8      	ldrb	r0, [r7, #7]
 8001418:	23a2      	movs	r3, #162	@ 0xa2
 800141a:	4a08      	ldr	r2, [pc, #32]	@ (800143c <tud_vendor_control_xfer_cb+0x94>)
 800141c:	6839      	ldr	r1, [r7, #0]
 800141e:	f006 fb4b 	bl	8007ab8 <tud_control_xfer>
 8001422:	4603      	mov	r3, r0
 8001424:	e005      	b.n	8001432 <tud_vendor_control_xfer_cb+0x8a>
          } else {
            return false;
 8001426:	2300      	movs	r3, #0
 8001428:	e003      	b.n	8001432 <tud_vendor_control_xfer_cb+0x8a>
          }

        default:
          break;
 800142a:	bf00      	nop
      }
      break;
 800142c:	e000      	b.n	8001430 <tud_vendor_control_xfer_cb+0x88>

    default:
      break;
 800142e:	bf00      	nop
  }

  // stall unknown request
  return false;
 8001430:	2300      	movs	r3, #0
 8001432:	4618      	mov	r0, r3
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	0800b210 	.word	0x0800b210

08001440 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001440:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001478 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001444:	f7ff fe94 	bl	8001170 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001448:	480c      	ldr	r0, [pc, #48]	@ (800147c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800144a:	490d      	ldr	r1, [pc, #52]	@ (8001480 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800144c:	4a0d      	ldr	r2, [pc, #52]	@ (8001484 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001450:	e002      	b.n	8001458 <LoopCopyDataInit>

08001452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001456:	3304      	adds	r3, #4

08001458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800145a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800145c:	d3f9      	bcc.n	8001452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800145e:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001460:	4c0a      	ldr	r4, [pc, #40]	@ (800148c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001464:	e001      	b.n	800146a <LoopFillZerobss>

08001466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001468:	3204      	adds	r2, #4

0800146a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800146a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800146c:	d3fb      	bcc.n	8001466 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800146e:	f009 f9bd 	bl	800a7ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001472:	f7ff f93d 	bl	80006f0 <main>
  bx  lr    
 8001476:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001478:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800147c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001480:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001484:	0800b384 	.word	0x0800b384
  ldr r2, =_sbss
 8001488:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800148c:	20000bc8 	.word	0x20000bc8

08001490 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001490:	e7fe      	b.n	8001490 <ADC_IRQHandler>
	...

08001494 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001498:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <HAL_Init+0x40>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a0d      	ldr	r2, [pc, #52]	@ (80014d4 <HAL_Init+0x40>)
 800149e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014a4:	4b0b      	ldr	r3, [pc, #44]	@ (80014d4 <HAL_Init+0x40>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a0a      	ldr	r2, [pc, #40]	@ (80014d4 <HAL_Init+0x40>)
 80014aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b0:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <HAL_Init+0x40>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a07      	ldr	r2, [pc, #28]	@ (80014d4 <HAL_Init+0x40>)
 80014b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014bc:	2003      	movs	r0, #3
 80014be:	f000 fbc1 	bl	8001c44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c2:	200f      	movs	r0, #15
 80014c4:	f000 f808 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c8:	f7ff fc0a 	bl	8000ce0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40023c00 	.word	0x40023c00

080014d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fbd9 	bl	8001cae <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001514:	f000 fba1 	bl	8001c5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	@ (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000000 	.word	0x20000000
 8001530:	20000020 	.word	0x20000020
 8001534:	2000001c 	.word	0x2000001c

08001538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_IncTick+0x20>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_IncTick+0x24>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a04      	ldr	r2, [pc, #16]	@ (800155c <HAL_IncTick+0x24>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000020 	.word	0x20000020
 800155c:	2000073c 	.word	0x2000073c

08001560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;
 8001564:	4b03      	ldr	r3, [pc, #12]	@ (8001574 <HAL_GetTick+0x14>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	2000073c 	.word	0x2000073c

08001578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001580:	f7ff ffee 	bl	8001560 <HAL_GetTick>
 8001584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001590:	d005      	beq.n	800159e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001592:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <HAL_Delay+0x44>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4413      	add	r3, r2
 800159c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800159e:	bf00      	nop
 80015a0:	f7ff ffde 	bl	8001560 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d8f7      	bhi.n	80015a0 <HAL_Delay+0x28>
  {
  }
}
 80015b0:	bf00      	nop
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000020 	.word	0x20000020

080015c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e033      	b.n	800163e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d109      	bne.n	80015f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fba6 	bl	8000d30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f6:	f003 0310 	and.w	r3, r3, #16
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d118      	bne.n	8001630 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001602:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001606:	f023 0302 	bic.w	r3, r3, #2
 800160a:	f043 0202 	orr.w	r2, r3, #2
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 f94a 	bl	80018ac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001622:	f023 0303 	bic.w	r3, r3, #3
 8001626:	f043 0201 	orr.w	r2, r3, #1
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	641a      	str	r2, [r3, #64]	@ 0x40
 800162e:	e001      	b.n	8001634 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800163c:	7bfb      	ldrb	r3, [r7, #15]
}
 800163e:	4618      	mov	r0, r3
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
	...

08001648 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001652:	2300      	movs	r3, #0
 8001654:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800165c:	2b01      	cmp	r3, #1
 800165e:	d101      	bne.n	8001664 <HAL_ADC_ConfigChannel+0x1c>
 8001660:	2302      	movs	r3, #2
 8001662:	e113      	b.n	800188c <HAL_ADC_ConfigChannel+0x244>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2b09      	cmp	r3, #9
 8001672:	d925      	bls.n	80016c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	68d9      	ldr	r1, [r3, #12]
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	b29b      	uxth	r3, r3
 8001680:	461a      	mov	r2, r3
 8001682:	4613      	mov	r3, r2
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	4413      	add	r3, r2
 8001688:	3b1e      	subs	r3, #30
 800168a:	2207      	movs	r2, #7
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43da      	mvns	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	400a      	ands	r2, r1
 8001698:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	68d9      	ldr	r1, [r3, #12]
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	689a      	ldr	r2, [r3, #8]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	4603      	mov	r3, r0
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4403      	add	r3, r0
 80016b2:	3b1e      	subs	r3, #30
 80016b4:	409a      	lsls	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	e022      	b.n	8001706 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	6919      	ldr	r1, [r3, #16]
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	461a      	mov	r2, r3
 80016ce:	4613      	mov	r3, r2
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	4413      	add	r3, r2
 80016d4:	2207      	movs	r2, #7
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43da      	mvns	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	400a      	ands	r2, r1
 80016e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6919      	ldr	r1, [r3, #16]
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	689a      	ldr	r2, [r3, #8]
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	4603      	mov	r3, r0
 80016f8:	005b      	lsls	r3, r3, #1
 80016fa:	4403      	add	r3, r0
 80016fc:	409a      	lsls	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b06      	cmp	r3, #6
 800170c:	d824      	bhi.n	8001758 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	3b05      	subs	r3, #5
 8001720:	221f      	movs	r2, #31
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43da      	mvns	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	400a      	ands	r2, r1
 800172e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	b29b      	uxth	r3, r3
 800173c:	4618      	mov	r0, r3
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	3b05      	subs	r3, #5
 800174a:	fa00 f203 	lsl.w	r2, r0, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	430a      	orrs	r2, r1
 8001754:	635a      	str	r2, [r3, #52]	@ 0x34
 8001756:	e04c      	b.n	80017f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2b0c      	cmp	r3, #12
 800175e:	d824      	bhi.n	80017aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	4613      	mov	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	3b23      	subs	r3, #35	@ 0x23
 8001772:	221f      	movs	r2, #31
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	43da      	mvns	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	400a      	ands	r2, r1
 8001780:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	b29b      	uxth	r3, r3
 800178e:	4618      	mov	r0, r3
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	3b23      	subs	r3, #35	@ 0x23
 800179c:	fa00 f203 	lsl.w	r2, r0, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80017a8:	e023      	b.n	80017f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	4613      	mov	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	3b41      	subs	r3, #65	@ 0x41
 80017bc:	221f      	movs	r2, #31
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43da      	mvns	r2, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	400a      	ands	r2, r1
 80017ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4618      	mov	r0, r3
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685a      	ldr	r2, [r3, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	3b41      	subs	r3, #65	@ 0x41
 80017e6:	fa00 f203 	lsl.w	r2, r0, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017f2:	4b29      	ldr	r3, [pc, #164]	@ (8001898 <HAL_ADC_ConfigChannel+0x250>)
 80017f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a28      	ldr	r2, [pc, #160]	@ (800189c <HAL_ADC_ConfigChannel+0x254>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d10f      	bne.n	8001820 <HAL_ADC_ConfigChannel+0x1d8>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b12      	cmp	r3, #18
 8001806:	d10b      	bne.n	8001820 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a1d      	ldr	r2, [pc, #116]	@ (800189c <HAL_ADC_ConfigChannel+0x254>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d12b      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x23a>
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a1c      	ldr	r2, [pc, #112]	@ (80018a0 <HAL_ADC_ConfigChannel+0x258>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d003      	beq.n	800183c <HAL_ADC_ConfigChannel+0x1f4>
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b11      	cmp	r3, #17
 800183a:	d122      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a11      	ldr	r2, [pc, #68]	@ (80018a0 <HAL_ADC_ConfigChannel+0x258>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d111      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800185e:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <HAL_ADC_ConfigChannel+0x25c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a11      	ldr	r2, [pc, #68]	@ (80018a8 <HAL_ADC_ConfigChannel+0x260>)
 8001864:	fba2 2303 	umull	r2, r3, r2, r3
 8001868:	0c9a      	lsrs	r2, r3, #18
 800186a:	4613      	mov	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001874:	e002      	b.n	800187c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	3b01      	subs	r3, #1
 800187a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f9      	bne.n	8001876 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr
 8001898:	40012300 	.word	0x40012300
 800189c:	40012000 	.word	0x40012000
 80018a0:	10000012 	.word	0x10000012
 80018a4:	20000000 	.word	0x20000000
 80018a8:	431bde83 	.word	0x431bde83

080018ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018b4:	4b79      	ldr	r3, [pc, #484]	@ (8001a9c <ADC_Init+0x1f0>)
 80018b6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	431a      	orrs	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	685a      	ldr	r2, [r3, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	6859      	ldr	r1, [r3, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	021a      	lsls	r2, r3, #8
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	430a      	orrs	r2, r1
 80018f4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001904:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6859      	ldr	r1, [r3, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	430a      	orrs	r2, r1
 8001916:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001926:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6899      	ldr	r1, [r3, #8]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	430a      	orrs	r2, r1
 8001938:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800193e:	4a58      	ldr	r2, [pc, #352]	@ (8001aa0 <ADC_Init+0x1f4>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d022      	beq.n	800198a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689a      	ldr	r2, [r3, #8]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001952:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6899      	ldr	r1, [r3, #8]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	430a      	orrs	r2, r1
 8001964:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001974:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	6899      	ldr	r1, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	430a      	orrs	r2, r1
 8001986:	609a      	str	r2, [r3, #8]
 8001988:	e00f      	b.n	80019aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	689a      	ldr	r2, [r3, #8]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001998:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80019a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	689a      	ldr	r2, [r3, #8]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f022 0202 	bic.w	r2, r2, #2
 80019b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6899      	ldr	r1, [r3, #8]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	7e1b      	ldrb	r3, [r3, #24]
 80019c4:	005a      	lsls	r2, r3, #1
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	430a      	orrs	r2, r1
 80019cc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d01b      	beq.n	8001a10 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	685a      	ldr	r2, [r3, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80019e6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80019f6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6859      	ldr	r1, [r3, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a02:	3b01      	subs	r3, #1
 8001a04:	035a      	lsls	r2, r3, #13
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	e007      	b.n	8001a20 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	685a      	ldr	r2, [r3, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a1e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	051a      	lsls	r2, r3, #20
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6899      	ldr	r1, [r3, #8]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a62:	025a      	lsls	r2, r3, #9
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689a      	ldr	r2, [r3, #8]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6899      	ldr	r1, [r3, #8]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	029a      	lsls	r2, r3, #10
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	609a      	str	r2, [r3, #8]
}
 8001a90:	bf00      	nop
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	40012300 	.word	0x40012300
 8001aa0:	0f000001 	.word	0x0f000001

08001aa4 <__NVIC_SetPriorityGrouping>:
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b085      	sub	sp, #20
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	f003 0307 	and.w	r3, r3, #7
 8001ab2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001acc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ad6:	4a04      	ldr	r2, [pc, #16]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	60d3      	str	r3, [r2, #12]
}
 8001adc:	bf00      	nop
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <__NVIC_GetPriorityGrouping>:
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af0:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <__NVIC_GetPriorityGrouping+0x18>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	0a1b      	lsrs	r3, r3, #8
 8001af6:	f003 0307 	and.w	r3, r3, #7
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000ed00 	.word	0xe000ed00

08001b08 <__NVIC_EnableIRQ>:
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	4603      	mov	r3, r0
 8001b10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	db0b      	blt.n	8001b32 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	f003 021f 	and.w	r2, r3, #31
 8001b20:	4907      	ldr	r1, [pc, #28]	@ (8001b40 <__NVIC_EnableIRQ+0x38>)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	095b      	lsrs	r3, r3, #5
 8001b28:	2001      	movs	r0, #1
 8001b2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	e000e100 	.word	0xe000e100

08001b44 <__NVIC_SetPriority>:
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	6039      	str	r1, [r7, #0]
 8001b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	db0a      	blt.n	8001b6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	490c      	ldr	r1, [pc, #48]	@ (8001b90 <__NVIC_SetPriority+0x4c>)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	0112      	lsls	r2, r2, #4
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	440b      	add	r3, r1
 8001b68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001b6c:	e00a      	b.n	8001b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4908      	ldr	r1, [pc, #32]	@ (8001b94 <__NVIC_SetPriority+0x50>)
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	3b04      	subs	r3, #4
 8001b7c:	0112      	lsls	r2, r2, #4
 8001b7e:	b2d2      	uxtb	r2, r2
 8001b80:	440b      	add	r3, r1
 8001b82:	761a      	strb	r2, [r3, #24]
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000e100 	.word	0xe000e100
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <NVIC_EncodePriority>:
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b089      	sub	sp, #36	@ 0x24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f1c3 0307 	rsb	r3, r3, #7
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	bf28      	it	cs
 8001bb6:	2304      	movcs	r3, #4
 8001bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	2b06      	cmp	r3, #6
 8001bc0:	d902      	bls.n	8001bc8 <NVIC_EncodePriority+0x30>
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	3b03      	subs	r3, #3
 8001bc6:	e000      	b.n	8001bca <NVIC_EncodePriority+0x32>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bcc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43da      	mvns	r2, r3
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	401a      	ands	r2, r3
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	43d9      	mvns	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	4313      	orrs	r3, r2
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3724      	adds	r7, #36	@ 0x24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c10:	d301      	bcc.n	8001c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00f      	b.n	8001c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c16:	4a0a      	ldr	r2, [pc, #40]	@ (8001c40 <SysTick_Config+0x40>)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1e:	210f      	movs	r1, #15
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c24:	f7ff ff8e 	bl	8001b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c28:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <SysTick_Config+0x40>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2e:	4b04      	ldr	r3, [pc, #16]	@ (8001c40 <SysTick_Config+0x40>)
 8001c30:	2207      	movs	r2, #7
 8001c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	e000e010 	.word	0xe000e010

08001c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c4c:	6878      	ldr	r0, [r7, #4]
 8001c4e:	f7ff ff29 	bl	8001aa4 <__NVIC_SetPriorityGrouping>
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b086      	sub	sp, #24
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	4603      	mov	r3, r0
 8001c62:	60b9      	str	r1, [r7, #8]
 8001c64:	607a      	str	r2, [r7, #4]
 8001c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c6c:	f7ff ff3e 	bl	8001aec <__NVIC_GetPriorityGrouping>
 8001c70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	6978      	ldr	r0, [r7, #20]
 8001c78:	f7ff ff8e 	bl	8001b98 <NVIC_EncodePriority>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c82:	4611      	mov	r1, r2
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff5d 	bl	8001b44 <__NVIC_SetPriority>
}
 8001c8a:	bf00      	nop
 8001c8c:	3718      	adds	r7, #24
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	4603      	mov	r3, r0
 8001c9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff ff31 	bl	8001b08 <__NVIC_EnableIRQ>
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f7ff ffa2 	bl	8001c00 <SysTick_Config>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	@ 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	e165      	b.n	8001fb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	f040 8154 	bne.w	8001faa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d005      	beq.n	8001d1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d130      	bne.n	8001d7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	2203      	movs	r2, #3
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d50:	2201      	movs	r2, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	f003 0201 	and.w	r2, r3, #1
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d017      	beq.n	8001db8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d123      	bne.n	8001e0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	08da      	lsrs	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3208      	adds	r2, #8
 8001dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	220f      	movs	r2, #15
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	08da      	lsrs	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3208      	adds	r2, #8
 8001e06:	69b9      	ldr	r1, [r7, #24]
 8001e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0203 	and.w	r2, r3, #3
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 80ae 	beq.w	8001faa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b5d      	ldr	r3, [pc, #372]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	4a5c      	ldr	r2, [pc, #368]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5e:	4b5a      	ldr	r3, [pc, #360]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e6a:	4a58      	ldr	r2, [pc, #352]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	089b      	lsrs	r3, r3, #2
 8001e70:	3302      	adds	r3, #2
 8001e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	220f      	movs	r2, #15
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd0 <HAL_GPIO_Init+0x308>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d025      	beq.n	8001ee2 <HAL_GPIO_Init+0x21a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a4e      	ldr	r2, [pc, #312]	@ (8001fd4 <HAL_GPIO_Init+0x30c>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d01f      	beq.n	8001ede <HAL_GPIO_Init+0x216>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a4d      	ldr	r2, [pc, #308]	@ (8001fd8 <HAL_GPIO_Init+0x310>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d019      	beq.n	8001eda <HAL_GPIO_Init+0x212>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a4c      	ldr	r2, [pc, #304]	@ (8001fdc <HAL_GPIO_Init+0x314>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d013      	beq.n	8001ed6 <HAL_GPIO_Init+0x20e>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8001fe0 <HAL_GPIO_Init+0x318>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d00d      	beq.n	8001ed2 <HAL_GPIO_Init+0x20a>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe4 <HAL_GPIO_Init+0x31c>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d007      	beq.n	8001ece <HAL_GPIO_Init+0x206>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a49      	ldr	r2, [pc, #292]	@ (8001fe8 <HAL_GPIO_Init+0x320>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d101      	bne.n	8001eca <HAL_GPIO_Init+0x202>
 8001ec6:	2306      	movs	r3, #6
 8001ec8:	e00c      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001eca:	2307      	movs	r3, #7
 8001ecc:	e00a      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ece:	2305      	movs	r3, #5
 8001ed0:	e008      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	e006      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e004      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001eda:	2302      	movs	r3, #2
 8001edc:	e002      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <HAL_GPIO_Init+0x21c>
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	69fa      	ldr	r2, [r7, #28]
 8001ee6:	f002 0203 	and.w	r2, r2, #3
 8001eea:	0092      	lsls	r2, r2, #2
 8001eec:	4093      	lsls	r3, r2
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ef4:	4935      	ldr	r1, [pc, #212]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	089b      	lsrs	r3, r3, #2
 8001efa:	3302      	adds	r3, #2
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f02:	4b3a      	ldr	r3, [pc, #232]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	43db      	mvns	r3, r3
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f26:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f50:	4a26      	ldr	r2, [pc, #152]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f56:	4b25      	ldr	r3, [pc, #148]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	4013      	ands	r3, r2
 8001f64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fa4:	4a11      	ldr	r2, [pc, #68]	@ (8001fec <HAL_GPIO_Init+0x324>)
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	3301      	adds	r3, #1
 8001fae:	61fb      	str	r3, [r7, #28]
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	2b0f      	cmp	r3, #15
 8001fb4:	f67f ae96 	bls.w	8001ce4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fb8:	bf00      	nop
 8001fba:	bf00      	nop
 8001fbc:	3724      	adds	r7, #36	@ 0x24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40013800 	.word	0x40013800
 8001fd0:	40020000 	.word	0x40020000
 8001fd4:	40020400 	.word	0x40020400
 8001fd8:	40020800 	.word	0x40020800
 8001fdc:	40020c00 	.word	0x40020c00
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40021400 	.word	0x40021400
 8001fe8:	40021800 	.word	0x40021800
 8001fec:	40013c00 	.word	0x40013c00

08001ff0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	807b      	strh	r3, [r7, #2]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002000:	787b      	ldrb	r3, [r7, #1]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002006:	887a      	ldrh	r2, [r7, #2]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800200c:	e003      	b.n	8002016 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800200e:	887b      	ldrh	r3, [r7, #2]
 8002010:	041a      	lsls	r2, r3, #16
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	619a      	str	r2, [r3, #24]
}
 8002016:	bf00      	nop
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
	...

08002024 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d101      	bne.n	8002036 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e12b      	b.n	800228e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800203c:	b2db      	uxtb	r3, r3
 800203e:	2b00      	cmp	r3, #0
 8002040:	d106      	bne.n	8002050 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7fe feb4 	bl	8000db8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2224      	movs	r2, #36	@ 0x24
 8002054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0201 	bic.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002076:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002086:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002088:	f000 fb8c 	bl	80027a4 <HAL_RCC_GetPCLK1Freq>
 800208c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	4a81      	ldr	r2, [pc, #516]	@ (8002298 <HAL_I2C_Init+0x274>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d807      	bhi.n	80020a8 <HAL_I2C_Init+0x84>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4a80      	ldr	r2, [pc, #512]	@ (800229c <HAL_I2C_Init+0x278>)
 800209c:	4293      	cmp	r3, r2
 800209e:	bf94      	ite	ls
 80020a0:	2301      	movls	r3, #1
 80020a2:	2300      	movhi	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	e006      	b.n	80020b6 <HAL_I2C_Init+0x92>
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	4a7d      	ldr	r2, [pc, #500]	@ (80022a0 <HAL_I2C_Init+0x27c>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	bf94      	ite	ls
 80020b0:	2301      	movls	r3, #1
 80020b2:	2300      	movhi	r3, #0
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0e7      	b.n	800228e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4a78      	ldr	r2, [pc, #480]	@ (80022a4 <HAL_I2C_Init+0x280>)
 80020c2:	fba2 2303 	umull	r2, r3, r2, r3
 80020c6:	0c9b      	lsrs	r3, r3, #18
 80020c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68ba      	ldr	r2, [r7, #8]
 80020da:	430a      	orrs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002298 <HAL_I2C_Init+0x274>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d802      	bhi.n	80020f8 <HAL_I2C_Init+0xd4>
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	3301      	adds	r3, #1
 80020f6:	e009      	b.n	800210c <HAL_I2C_Init+0xe8>
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020fe:	fb02 f303 	mul.w	r3, r2, r3
 8002102:	4a69      	ldr	r2, [pc, #420]	@ (80022a8 <HAL_I2C_Init+0x284>)
 8002104:	fba2 2303 	umull	r2, r3, r2, r3
 8002108:	099b      	lsrs	r3, r3, #6
 800210a:	3301      	adds	r3, #1
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	6812      	ldr	r2, [r2, #0]
 8002110:	430b      	orrs	r3, r1
 8002112:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800211e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	495c      	ldr	r1, [pc, #368]	@ (8002298 <HAL_I2C_Init+0x274>)
 8002128:	428b      	cmp	r3, r1
 800212a:	d819      	bhi.n	8002160 <HAL_I2C_Init+0x13c>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	1e59      	subs	r1, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	fbb1 f3f3 	udiv	r3, r1, r3
 800213a:	1c59      	adds	r1, r3, #1
 800213c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002140:	400b      	ands	r3, r1
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00a      	beq.n	800215c <HAL_I2C_Init+0x138>
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	1e59      	subs	r1, r3, #1
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	fbb1 f3f3 	udiv	r3, r1, r3
 8002154:	3301      	adds	r3, #1
 8002156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800215a:	e051      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 800215c:	2304      	movs	r3, #4
 800215e:	e04f      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d111      	bne.n	800218c <HAL_I2C_Init+0x168>
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	1e58      	subs	r0, r3, #1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6859      	ldr	r1, [r3, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	440b      	add	r3, r1
 8002176:	fbb0 f3f3 	udiv	r3, r0, r3
 800217a:	3301      	adds	r3, #1
 800217c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf0c      	ite	eq
 8002184:	2301      	moveq	r3, #1
 8002186:	2300      	movne	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	e012      	b.n	80021b2 <HAL_I2C_Init+0x18e>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	1e58      	subs	r0, r3, #1
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6859      	ldr	r1, [r3, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	0099      	lsls	r1, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a2:	3301      	adds	r3, #1
 80021a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	bf0c      	ite	eq
 80021ac:	2301      	moveq	r3, #1
 80021ae:	2300      	movne	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <HAL_I2C_Init+0x196>
 80021b6:	2301      	movs	r3, #1
 80021b8:	e022      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10e      	bne.n	80021e0 <HAL_I2C_Init+0x1bc>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1e58      	subs	r0, r3, #1
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6859      	ldr	r1, [r3, #4]
 80021ca:	460b      	mov	r3, r1
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	440b      	add	r3, r1
 80021d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80021d4:	3301      	adds	r3, #1
 80021d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021de:	e00f      	b.n	8002200 <HAL_I2C_Init+0x1dc>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	1e58      	subs	r0, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	0099      	lsls	r1, r3, #2
 80021f0:	440b      	add	r3, r1
 80021f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021f6:	3301      	adds	r3, #1
 80021f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	6809      	ldr	r1, [r1, #0]
 8002204:	4313      	orrs	r3, r2
 8002206:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	69da      	ldr	r2, [r3, #28]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800222e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	6911      	ldr	r1, [r2, #16]
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	68d2      	ldr	r2, [r2, #12]
 800223a:	4311      	orrs	r1, r2
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6812      	ldr	r2, [r2, #0]
 8002240:	430b      	orrs	r3, r1
 8002242:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	695a      	ldr	r2, [r3, #20]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 0201 	orr.w	r2, r2, #1
 800226e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2220      	movs	r2, #32
 800227a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	000186a0 	.word	0x000186a0
 800229c:	001e847f 	.word	0x001e847f
 80022a0:	003d08ff 	.word	0x003d08ff
 80022a4:	431bde83 	.word	0x431bde83
 80022a8:	10624dd3 	.word	0x10624dd3

080022ac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af02      	add	r7, sp, #8
 80022b2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e108      	b.n	80024d0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d106      	bne.n	80022de <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7fe fe67 	bl	8000fac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2203      	movs	r2, #3
 80022e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022ec:	d102      	bne.n	80022f4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f001 fe25 	bl	8003f48 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6818      	ldr	r0, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	7c1a      	ldrb	r2, [r3, #16]
 8002306:	f88d 2000 	strb.w	r2, [sp]
 800230a:	3304      	adds	r3, #4
 800230c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800230e:	f001 fdb7 	bl	8003e80 <USB_CoreInit>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2202      	movs	r2, #2
 800231c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e0d5      	b.n	80024d0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2100      	movs	r1, #0
 800232a:	4618      	mov	r0, r3
 800232c:	f001 fe1d 	bl	8003f6a <USB_SetCurrentMode>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d005      	beq.n	8002342 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2202      	movs	r2, #2
 800233a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e0c6      	b.n	80024d0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002342:	2300      	movs	r3, #0
 8002344:	73fb      	strb	r3, [r7, #15]
 8002346:	e04a      	b.n	80023de <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002348:	7bfa      	ldrb	r2, [r7, #15]
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	4613      	mov	r3, r2
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	3315      	adds	r3, #21
 8002358:	2201      	movs	r2, #1
 800235a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800235c:	7bfa      	ldrb	r2, [r7, #15]
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	4613      	mov	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	4413      	add	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	440b      	add	r3, r1
 800236a:	3314      	adds	r3, #20
 800236c:	7bfa      	ldrb	r2, [r7, #15]
 800236e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002370:	7bfa      	ldrb	r2, [r7, #15]
 8002372:	7bfb      	ldrb	r3, [r7, #15]
 8002374:	b298      	uxth	r0, r3
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	4613      	mov	r3, r2
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	4413      	add	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	440b      	add	r3, r1
 8002382:	332e      	adds	r3, #46	@ 0x2e
 8002384:	4602      	mov	r2, r0
 8002386:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002388:	7bfa      	ldrb	r2, [r7, #15]
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	4613      	mov	r3, r2
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	4413      	add	r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	440b      	add	r3, r1
 8002396:	3318      	adds	r3, #24
 8002398:	2200      	movs	r2, #0
 800239a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800239c:	7bfa      	ldrb	r2, [r7, #15]
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	4613      	mov	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4413      	add	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	440b      	add	r3, r1
 80023aa:	331c      	adds	r3, #28
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023b0:	7bfa      	ldrb	r2, [r7, #15]
 80023b2:	6879      	ldr	r1, [r7, #4]
 80023b4:	4613      	mov	r3, r2
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	4413      	add	r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	440b      	add	r3, r1
 80023be:	3320      	adds	r3, #32
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023c4:	7bfa      	ldrb	r2, [r7, #15]
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	4613      	mov	r3, r2
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4413      	add	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	440b      	add	r3, r1
 80023d2:	3324      	adds	r3, #36	@ 0x24
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023d8:	7bfb      	ldrb	r3, [r7, #15]
 80023da:	3301      	adds	r3, #1
 80023dc:	73fb      	strb	r3, [r7, #15]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	791b      	ldrb	r3, [r3, #4]
 80023e2:	7bfa      	ldrb	r2, [r7, #15]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d3af      	bcc.n	8002348 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023e8:	2300      	movs	r3, #0
 80023ea:	73fb      	strb	r3, [r7, #15]
 80023ec:	e044      	b.n	8002478 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80023ee:	7bfa      	ldrb	r2, [r7, #15]
 80023f0:	6879      	ldr	r1, [r7, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4413      	add	r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002404:	7bfa      	ldrb	r2, [r7, #15]
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	4413      	add	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	440b      	add	r3, r1
 8002412:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002416:	7bfa      	ldrb	r2, [r7, #15]
 8002418:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800241a:	7bfa      	ldrb	r2, [r7, #15]
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	4613      	mov	r3, r2
 8002420:	00db      	lsls	r3, r3, #3
 8002422:	4413      	add	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	440b      	add	r3, r1
 8002428:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800242c:	2200      	movs	r2, #0
 800242e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002430:	7bfa      	ldrb	r2, [r7, #15]
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	4413      	add	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002446:	7bfa      	ldrb	r2, [r7, #15]
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4413      	add	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	440b      	add	r3, r1
 8002454:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800245c:	7bfa      	ldrb	r2, [r7, #15]
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	4413      	add	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002472:	7bfb      	ldrb	r3, [r7, #15]
 8002474:	3301      	adds	r3, #1
 8002476:	73fb      	strb	r3, [r7, #15]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	791b      	ldrb	r3, [r3, #4]
 800247c:	7bfa      	ldrb	r2, [r7, #15]
 800247e:	429a      	cmp	r2, r3
 8002480:	d3b5      	bcc.n	80023ee <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6818      	ldr	r0, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	7c1a      	ldrb	r2, [r3, #16]
 800248a:	f88d 2000 	strb.w	r2, [sp]
 800248e:	3304      	adds	r3, #4
 8002490:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002492:	f001 fdb7 	bl	8004004 <USB_DevInit>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d005      	beq.n	80024a8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2202      	movs	r2, #2
 80024a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	e013      	b.n	80024d0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2201      	movs	r2, #1
 80024b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	7b1b      	ldrb	r3, [r3, #12]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d102      	bne.n	80024c4 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f80a 	bl	80024d8 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f001 ff72 	bl	80043b2 <USB_DevDisconnect>

  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	699b      	ldr	r3, [r3, #24]
 80024fa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002506:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800250a:	f043 0303 	orr.w	r3, r3, #3
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002526:	2300      	movs	r3, #0
 8002528:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	603b      	str	r3, [r7, #0]
 800252e:	4b20      	ldr	r3, [pc, #128]	@ (80025b0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002532:	4a1f      	ldr	r2, [pc, #124]	@ (80025b0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002538:	6413      	str	r3, [r2, #64]	@ 0x40
 800253a:	4b1d      	ldr	r3, [pc, #116]	@ (80025b0 <HAL_PWREx_EnableOverDrive+0x90>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002542:	603b      	str	r3, [r7, #0]
 8002544:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002546:	4b1b      	ldr	r3, [pc, #108]	@ (80025b4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002548:	2201      	movs	r2, #1
 800254a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800254c:	f7ff f808 	bl	8001560 <HAL_GetTick>
 8002550:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002552:	e009      	b.n	8002568 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002554:	f7ff f804 	bl	8001560 <HAL_GetTick>
 8002558:	4602      	mov	r2, r0
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002562:	d901      	bls.n	8002568 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e01f      	b.n	80025a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002568:	4b13      	ldr	r3, [pc, #76]	@ (80025b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002570:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002574:	d1ee      	bne.n	8002554 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002576:	4b11      	ldr	r3, [pc, #68]	@ (80025bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8002578:	2201      	movs	r2, #1
 800257a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800257c:	f7fe fff0 	bl	8001560 <HAL_GetTick>
 8002580:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002582:	e009      	b.n	8002598 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002584:	f7fe ffec 	bl	8001560 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002592:	d901      	bls.n	8002598 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e007      	b.n	80025a8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002598:	4b07      	ldr	r3, [pc, #28]	@ (80025b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80025a4:	d1ee      	bne.n	8002584 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40023800 	.word	0x40023800
 80025b4:	420e0040 	.word	0x420e0040
 80025b8:	40007000 	.word	0x40007000
 80025bc:	420e0044 	.word	0x420e0044

080025c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e0cc      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025d4:	4b68      	ldr	r3, [pc, #416]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 030f 	and.w	r3, r3, #15
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d90c      	bls.n	80025fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025e2:	4b65      	ldr	r3, [pc, #404]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ea:	4b63      	ldr	r3, [pc, #396]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	683a      	ldr	r2, [r7, #0]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d001      	beq.n	80025fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e0b8      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d020      	beq.n	800264a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	d005      	beq.n	8002620 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002614:	4b59      	ldr	r3, [pc, #356]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	4a58      	ldr	r2, [pc, #352]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800261a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800261e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0308 	and.w	r3, r3, #8
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800262c:	4b53      	ldr	r3, [pc, #332]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	4a52      	ldr	r2, [pc, #328]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002632:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002636:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002638:	4b50      	ldr	r3, [pc, #320]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	494d      	ldr	r1, [pc, #308]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002646:	4313      	orrs	r3, r2
 8002648:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0301 	and.w	r3, r3, #1
 8002652:	2b00      	cmp	r3, #0
 8002654:	d044      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d107      	bne.n	800266e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800265e:	4b47      	ldr	r3, [pc, #284]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d119      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e07f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d003      	beq.n	800267e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800267a:	2b03      	cmp	r3, #3
 800267c:	d107      	bne.n	800268e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800267e:	4b3f      	ldr	r3, [pc, #252]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d109      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e06f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800268e:	4b3b      	ldr	r3, [pc, #236]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e067      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800269e:	4b37      	ldr	r3, [pc, #220]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f023 0203 	bic.w	r2, r3, #3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	4934      	ldr	r1, [pc, #208]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026b0:	f7fe ff56 	bl	8001560 <HAL_GetTick>
 80026b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b6:	e00a      	b.n	80026ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026b8:	f7fe ff52 	bl	8001560 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e04f      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026ce:	4b2b      	ldr	r3, [pc, #172]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 020c 	and.w	r2, r3, #12
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	429a      	cmp	r2, r3
 80026de:	d1eb      	bne.n	80026b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026e0:	4b25      	ldr	r3, [pc, #148]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 030f 	and.w	r3, r3, #15
 80026e8:	683a      	ldr	r2, [r7, #0]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d20c      	bcs.n	8002708 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ee:	4b22      	ldr	r3, [pc, #136]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	4b20      	ldr	r3, [pc, #128]	@ (8002778 <HAL_RCC_ClockConfig+0x1b8>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e032      	b.n	800276e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b00      	cmp	r3, #0
 8002712:	d008      	beq.n	8002726 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002714:	4b19      	ldr	r3, [pc, #100]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4916      	ldr	r1, [pc, #88]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002722:	4313      	orrs	r3, r2
 8002724:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0308 	and.w	r3, r3, #8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d009      	beq.n	8002746 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002732:	4b12      	ldr	r3, [pc, #72]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	490e      	ldr	r1, [pc, #56]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 8002742:	4313      	orrs	r3, r2
 8002744:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002746:	f000 fb7f 	bl	8002e48 <HAL_RCC_GetSysClockFreq>
 800274a:	4602      	mov	r2, r0
 800274c:	4b0b      	ldr	r3, [pc, #44]	@ (800277c <HAL_RCC_ClockConfig+0x1bc>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	091b      	lsrs	r3, r3, #4
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	490a      	ldr	r1, [pc, #40]	@ (8002780 <HAL_RCC_ClockConfig+0x1c0>)
 8002758:	5ccb      	ldrb	r3, [r1, r3]
 800275a:	fa22 f303 	lsr.w	r3, r2, r3
 800275e:	4a09      	ldr	r2, [pc, #36]	@ (8002784 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002762:	4b09      	ldr	r3, [pc, #36]	@ (8002788 <HAL_RCC_ClockConfig+0x1c8>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f7fe feb6 	bl	80014d8 <HAL_InitTick>

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40023c00 	.word	0x40023c00
 800277c:	40023800 	.word	0x40023800
 8002780:	0800b160 	.word	0x0800b160
 8002784:	20000000 	.word	0x20000000
 8002788:	2000001c 	.word	0x2000001c

0800278c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002790:	4b03      	ldr	r3, [pc, #12]	@ (80027a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20000000 	.word	0x20000000

080027a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80027a8:	f7ff fff0 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027ac:	4602      	mov	r2, r0
 80027ae:	4b05      	ldr	r3, [pc, #20]	@ (80027c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	0a9b      	lsrs	r3, r3, #10
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	4903      	ldr	r1, [pc, #12]	@ (80027c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027ba:	5ccb      	ldrb	r3, [r1, r3]
 80027bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	40023800 	.word	0x40023800
 80027c8:	0800b170 	.word	0x0800b170

080027cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027d0:	f7ff ffdc 	bl	800278c <HAL_RCC_GetHCLKFreq>
 80027d4:	4602      	mov	r2, r0
 80027d6:	4b05      	ldr	r3, [pc, #20]	@ (80027ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	0b5b      	lsrs	r3, r3, #13
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	4903      	ldr	r1, [pc, #12]	@ (80027f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027e2:	5ccb      	ldrb	r3, [r1, r3]
 80027e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40023800 	.word	0x40023800
 80027f0:	0800b170 	.word	0x0800b170

080027f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08c      	sub	sp, #48	@ 0x30
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027fc:	2300      	movs	r3, #0
 80027fe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8002800:	2300      	movs	r3, #0
 8002802:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002808:	2300      	movs	r3, #0
 800280a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002818:	2300      	movs	r3, #0
 800281a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d010      	beq.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800282c:	4b6f      	ldr	r3, [pc, #444]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800282e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002832:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800283a:	496c      	ldr	r1, [pc, #432]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800283c:	4313      	orrs	r3, r2
 800283e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800284a:	2301      	movs	r3, #1
 800284c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d010      	beq.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800285a:	4b64      	ldr	r3, [pc, #400]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800285c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002860:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	4960      	ldr	r1, [pc, #384]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800286a:	4313      	orrs	r3, r2
 800286c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002874:	2b00      	cmp	r3, #0
 8002876:	d101      	bne.n	800287c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002878:	2301      	movs	r3, #1
 800287a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0304 	and.w	r3, r3, #4
 8002884:	2b00      	cmp	r3, #0
 8002886:	d017      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002888:	4b58      	ldr	r3, [pc, #352]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800288a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800288e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4955      	ldr	r1, [pc, #340]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002898:	4313      	orrs	r3, r2
 800289a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028a6:	d101      	bne.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80028a8:	2301      	movs	r3, #1
 80028aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80028b4:	2301      	movs	r3, #1
 80028b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d017      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028c4:	4b49      	ldr	r3, [pc, #292]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028d2:	4946      	ldr	r1, [pc, #280]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028e2:	d101      	bne.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80028e4:	2301      	movs	r3, #1
 80028e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80028f0:	2301      	movs	r3, #1
 80028f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 808a 	beq.w	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002902:	2300      	movs	r3, #0
 8002904:	60bb      	str	r3, [r7, #8]
 8002906:	4b39      	ldr	r3, [pc, #228]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	4a38      	ldr	r2, [pc, #224]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800290c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002910:	6413      	str	r3, [r2, #64]	@ 0x40
 8002912:	4b36      	ldr	r3, [pc, #216]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800291a:	60bb      	str	r3, [r7, #8]
 800291c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800291e:	4b34      	ldr	r3, [pc, #208]	@ (80029f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a33      	ldr	r2, [pc, #204]	@ (80029f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002924:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002928:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800292a:	f7fe fe19 	bl	8001560 <HAL_GetTick>
 800292e:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002930:	e008      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002932:	f7fe fe15 	bl	8001560 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d901      	bls.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e278      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8002944:	4b2a      	ldr	r3, [pc, #168]	@ (80029f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800294c:	2b00      	cmp	r3, #0
 800294e:	d0f0      	beq.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002950:	4b26      	ldr	r3, [pc, #152]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002954:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002958:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800295a:	6a3b      	ldr	r3, [r7, #32]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d02f      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002968:	6a3a      	ldr	r2, [r7, #32]
 800296a:	429a      	cmp	r2, r3
 800296c:	d028      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800296e:	4b1f      	ldr	r3, [pc, #124]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002976:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002978:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800297a:	2201      	movs	r2, #1
 800297c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800297e:	4b1d      	ldr	r3, [pc, #116]	@ (80029f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002984:	4a19      	ldr	r2, [pc, #100]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002986:	6a3b      	ldr	r3, [r7, #32]
 8002988:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800298a:	4b18      	ldr	r3, [pc, #96]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800298c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b01      	cmp	r3, #1
 8002994:	d114      	bne.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002996:	f7fe fde3 	bl	8001560 <HAL_GetTick>
 800299a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800299c:	e00a      	b.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800299e:	f7fe fddf 	bl	8001560 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e240      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b4:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b8:	f003 0302 	and.w	r3, r3, #2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d0ee      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029cc:	d114      	bne.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80029ce:	4b07      	ldr	r3, [pc, #28]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80029de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029e2:	4902      	ldr	r1, [pc, #8]	@ (80029ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	608b      	str	r3, [r1, #8]
 80029e8:	e00c      	b.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80029ea:	bf00      	nop
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40007000 	.word	0x40007000
 80029f4:	42470e40 	.word	0x42470e40
 80029f8:	4b4a      	ldr	r3, [pc, #296]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	4a49      	ldr	r2, [pc, #292]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80029fe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002a02:	6093      	str	r3, [r2, #8]
 8002a04:	4b47      	ldr	r3, [pc, #284]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a06:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a10:	4944      	ldr	r1, [pc, #272]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d004      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8002a28:	4b3f      	ldr	r3, [pc, #252]	@ (8002b28 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002a2a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00a      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002a38:	4b3a      	ldr	r3, [pc, #232]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a3e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a46:	4937      	ldr	r1, [pc, #220]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00a      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002a5a:	4b32      	ldr	r3, [pc, #200]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a60:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a68:	492e      	ldr	r1, [pc, #184]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d011      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002a7c:	4b29      	ldr	r3, [pc, #164]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a82:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8a:	4926      	ldr	r1, [pc, #152]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a9a:	d101      	bne.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d00a      	beq.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002aac:	4b1d      	ldr	r3, [pc, #116]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ab2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aba:	491a      	ldr	r1, [pc, #104]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d011      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002ace:	4b15      	ldr	r3, [pc, #84]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ad0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ad4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002adc:	4911      	ldr	r1, [pc, #68]	@ (8002b24 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ae8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002aec:	d101      	bne.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002aee:	2301      	movs	r3, #1
 8002af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d005      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b00:	f040 80ff 	bne.w	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002b04:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b0a:	f7fe fd29 	bl	8001560 <HAL_GetTick>
 8002b0e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b10:	e00e      	b.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002b12:	f7fe fd25 	bl	8001560 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d907      	bls.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e188      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002b24:	40023800 	.word	0x40023800
 8002b28:	424711e0 	.word	0x424711e0
 8002b2c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b30:	4b7e      	ldr	r3, [pc, #504]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d1ea      	bne.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d003      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d009      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d028      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d124      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002b64:	4b71      	ldr	r3, [pc, #452]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b6a:	0c1b      	lsrs	r3, r3, #16
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	3301      	adds	r3, #1
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b76:	4b6d      	ldr	r3, [pc, #436]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b7c:	0e1b      	lsrs	r3, r3, #24
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	019b      	lsls	r3, r3, #6
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	085b      	lsrs	r3, r3, #1
 8002b94:	3b01      	subs	r3, #1
 8002b96:	041b      	lsls	r3, r3, #16
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	061b      	lsls	r3, r3, #24
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	071b      	lsls	r3, r3, #28
 8002ba6:	4961      	ldr	r1, [pc, #388]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0304 	and.w	r3, r3, #4
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d004      	beq.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bc2:	d00a      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d035      	beq.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002bd8:	d130      	bne.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002bda:	4b54      	ldr	r3, [pc, #336]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002be0:	0c1b      	lsrs	r3, r3, #16
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	3301      	adds	r3, #1
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002bec:	4b4f      	ldr	r3, [pc, #316]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bf2:	0f1b      	lsrs	r3, r3, #28
 8002bf4:	f003 0307 	and.w	r3, r3, #7
 8002bf8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	019b      	lsls	r3, r3, #6
 8002c04:	431a      	orrs	r2, r3
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	085b      	lsrs	r3, r3, #1
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	041b      	lsls	r3, r3, #16
 8002c0e:	431a      	orrs	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	061b      	lsls	r3, r3, #24
 8002c16:	431a      	orrs	r2, r3
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	071b      	lsls	r3, r3, #28
 8002c1c:	4943      	ldr	r1, [pc, #268]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c24:	4b41      	ldr	r3, [pc, #260]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c2a:	f023 021f 	bic.w	r2, r3, #31
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c32:	3b01      	subs	r3, #1
 8002c34:	493d      	ldr	r1, [pc, #244]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c36:	4313      	orrs	r3, r2
 8002c38:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d029      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c50:	d124      	bne.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002c52:	4b36      	ldr	r3, [pc, #216]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c58:	0c1b      	lsrs	r3, r3, #16
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	3301      	adds	r3, #1
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c64:	4b31      	ldr	r3, [pc, #196]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c6a:	0f1b      	lsrs	r3, r3, #28
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	019b      	lsls	r3, r3, #6
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	085b      	lsrs	r3, r3, #1
 8002c84:	3b01      	subs	r3, #1
 8002c86:	041b      	lsls	r3, r3, #16
 8002c88:	431a      	orrs	r2, r3
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	061b      	lsls	r3, r3, #24
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	071b      	lsls	r3, r3, #28
 8002c94:	4925      	ldr	r1, [pc, #148]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d016      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	019b      	lsls	r3, r3, #6
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	085b      	lsrs	r3, r3, #1
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	041b      	lsls	r3, r3, #16
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	061b      	lsls	r3, r3, #24
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	071b      	lsls	r3, r3, #28
 8002cce:	4917      	ldr	r1, [pc, #92]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002cd6:	4b16      	ldr	r3, [pc, #88]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002cd8:	2201      	movs	r2, #1
 8002cda:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002cdc:	f7fe fc40 	bl	8001560 <HAL_GetTick>
 8002ce0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ce4:	f7fe fc3c 	bl	8001560 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e09f      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8002d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	f040 8095 	bne.w	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d10:	f7fe fc26 	bl	8001560 <HAL_GetTick>
 8002d14:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d16:	e00f      	b.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002d18:	f7fe fc22 	bl	8001560 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d908      	bls.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e085      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800
 8002d30:	42470068 	.word	0x42470068
 8002d34:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d38:	4b41      	ldr	r3, [pc, #260]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d44:	d0e8      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d009      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d02b      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d127      	bne.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002d6e:	4b34      	ldr	r3, [pc, #208]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d74:	0c1b      	lsrs	r3, r3, #16
 8002d76:	f003 0303 	and.w	r3, r3, #3
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	699a      	ldr	r2, [r3, #24]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	69db      	ldr	r3, [r3, #28]
 8002d88:	019b      	lsls	r3, r3, #6
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	085b      	lsrs	r3, r3, #1
 8002d90:	3b01      	subs	r3, #1
 8002d92:	041b      	lsls	r3, r3, #16
 8002d94:	431a      	orrs	r2, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9a:	061b      	lsls	r3, r3, #24
 8002d9c:	4928      	ldr	r1, [pc, #160]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002da4:	4b26      	ldr	r3, [pc, #152]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002da6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002daa:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db2:	3b01      	subs	r3, #1
 8002db4:	021b      	lsls	r3, r3, #8
 8002db6:	4922      	ldr	r1, [pc, #136]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d01d      	beq.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dd2:	d118      	bne.n	8002e06 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dda:	0e1b      	lsrs	r3, r3, #24
 8002ddc:	f003 030f 	and.w	r3, r3, #15
 8002de0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	699a      	ldr	r2, [r3, #24]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	019b      	lsls	r3, r3, #6
 8002dec:	431a      	orrs	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	085b      	lsrs	r3, r3, #1
 8002df4:	3b01      	subs	r3, #1
 8002df6:	041b      	lsls	r3, r3, #16
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	061b      	lsls	r3, r3, #24
 8002dfe:	4910      	ldr	r1, [pc, #64]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e06:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002e08:	2201      	movs	r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002e0c:	f7fe fba8 	bl	8001560 <HAL_GetTick>
 8002e10:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002e14:	f7fe fba4 	bl	8001560 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e007      	b.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e26:	4b06      	ldr	r3, [pc, #24]	@ (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e32:	d1ef      	bne.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3730      	adds	r7, #48	@ 0x30
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800
 8002e44:	42470070 	.word	0x42470070

08002e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e4c:	b0ae      	sub	sp, #184	@ 0xb8
 8002e4e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002e56:	2300      	movs	r3, #0
 8002e58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e6e:	4bcb      	ldr	r3, [pc, #812]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 030c 	and.w	r3, r3, #12
 8002e76:	2b0c      	cmp	r3, #12
 8002e78:	f200 8206 	bhi.w	8003288 <HAL_RCC_GetSysClockFreq+0x440>
 8002e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e84 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e82:	bf00      	nop
 8002e84:	08002eb9 	.word	0x08002eb9
 8002e88:	08003289 	.word	0x08003289
 8002e8c:	08003289 	.word	0x08003289
 8002e90:	08003289 	.word	0x08003289
 8002e94:	08002ec1 	.word	0x08002ec1
 8002e98:	08003289 	.word	0x08003289
 8002e9c:	08003289 	.word	0x08003289
 8002ea0:	08003289 	.word	0x08003289
 8002ea4:	08002ec9 	.word	0x08002ec9
 8002ea8:	08003289 	.word	0x08003289
 8002eac:	08003289 	.word	0x08003289
 8002eb0:	08003289 	.word	0x08003289
 8002eb4:	080030b9 	.word	0x080030b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002eb8:	4bb9      	ldr	r3, [pc, #740]	@ (80031a0 <HAL_RCC_GetSysClockFreq+0x358>)
 8002eba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ebe:	e1e7      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ec0:	4bb8      	ldr	r3, [pc, #736]	@ (80031a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002ec2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ec6:	e1e3      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ec8:	4bb4      	ldr	r3, [pc, #720]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ed0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ed4:	4bb1      	ldr	r3, [pc, #708]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d071      	beq.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee0:	4bae      	ldr	r3, [pc, #696]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	099b      	lsrs	r3, r3, #6
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002eec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002efc:	2300      	movs	r3, #0
 8002efe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002f02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002f06:	4622      	mov	r2, r4
 8002f08:	462b      	mov	r3, r5
 8002f0a:	f04f 0000 	mov.w	r0, #0
 8002f0e:	f04f 0100 	mov.w	r1, #0
 8002f12:	0159      	lsls	r1, r3, #5
 8002f14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f18:	0150      	lsls	r0, r2, #5
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4621      	mov	r1, r4
 8002f20:	1a51      	subs	r1, r2, r1
 8002f22:	6439      	str	r1, [r7, #64]	@ 0x40
 8002f24:	4629      	mov	r1, r5
 8002f26:	eb63 0301 	sbc.w	r3, r3, r1
 8002f2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	f04f 0300 	mov.w	r3, #0
 8002f34:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002f38:	4649      	mov	r1, r9
 8002f3a:	018b      	lsls	r3, r1, #6
 8002f3c:	4641      	mov	r1, r8
 8002f3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f42:	4641      	mov	r1, r8
 8002f44:	018a      	lsls	r2, r1, #6
 8002f46:	4641      	mov	r1, r8
 8002f48:	1a51      	subs	r1, r2, r1
 8002f4a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f4c:	4649      	mov	r1, r9
 8002f4e:	eb63 0301 	sbc.w	r3, r3, r1
 8002f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f54:	f04f 0200 	mov.w	r2, #0
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002f60:	4649      	mov	r1, r9
 8002f62:	00cb      	lsls	r3, r1, #3
 8002f64:	4641      	mov	r1, r8
 8002f66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f6a:	4641      	mov	r1, r8
 8002f6c:	00ca      	lsls	r2, r1, #3
 8002f6e:	4610      	mov	r0, r2
 8002f70:	4619      	mov	r1, r3
 8002f72:	4603      	mov	r3, r0
 8002f74:	4622      	mov	r2, r4
 8002f76:	189b      	adds	r3, r3, r2
 8002f78:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f7a:	462b      	mov	r3, r5
 8002f7c:	460a      	mov	r2, r1
 8002f7e:	eb42 0303 	adc.w	r3, r2, r3
 8002f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	f04f 0300 	mov.w	r3, #0
 8002f8c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f90:	4629      	mov	r1, r5
 8002f92:	024b      	lsls	r3, r1, #9
 8002f94:	4621      	mov	r1, r4
 8002f96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	024a      	lsls	r2, r1, #9
 8002f9e:	4610      	mov	r0, r2
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002fac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002fb0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002fb4:	f7fd f984 	bl	80002c0 <__aeabi_uldivmod>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	460b      	mov	r3, r1
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fc2:	e067      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc4:	4b75      	ldr	r3, [pc, #468]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	099b      	lsrs	r3, r3, #6
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002fd0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002fd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fdc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fde:	2300      	movs	r3, #0
 8002fe0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002fe2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002fe6:	4622      	mov	r2, r4
 8002fe8:	462b      	mov	r3, r5
 8002fea:	f04f 0000 	mov.w	r0, #0
 8002fee:	f04f 0100 	mov.w	r1, #0
 8002ff2:	0159      	lsls	r1, r3, #5
 8002ff4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ff8:	0150      	lsls	r0, r2, #5
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	4621      	mov	r1, r4
 8003000:	1a51      	subs	r1, r2, r1
 8003002:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003004:	4629      	mov	r1, r5
 8003006:	eb63 0301 	sbc.w	r3, r3, r1
 800300a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	f04f 0300 	mov.w	r3, #0
 8003014:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003018:	4649      	mov	r1, r9
 800301a:	018b      	lsls	r3, r1, #6
 800301c:	4641      	mov	r1, r8
 800301e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003022:	4641      	mov	r1, r8
 8003024:	018a      	lsls	r2, r1, #6
 8003026:	4641      	mov	r1, r8
 8003028:	ebb2 0a01 	subs.w	sl, r2, r1
 800302c:	4649      	mov	r1, r9
 800302e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	f04f 0300 	mov.w	r3, #0
 800303a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800303e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003042:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003046:	4692      	mov	sl, r2
 8003048:	469b      	mov	fp, r3
 800304a:	4623      	mov	r3, r4
 800304c:	eb1a 0303 	adds.w	r3, sl, r3
 8003050:	623b      	str	r3, [r7, #32]
 8003052:	462b      	mov	r3, r5
 8003054:	eb4b 0303 	adc.w	r3, fp, r3
 8003058:	627b      	str	r3, [r7, #36]	@ 0x24
 800305a:	f04f 0200 	mov.w	r2, #0
 800305e:	f04f 0300 	mov.w	r3, #0
 8003062:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003066:	4629      	mov	r1, r5
 8003068:	028b      	lsls	r3, r1, #10
 800306a:	4621      	mov	r1, r4
 800306c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003070:	4621      	mov	r1, r4
 8003072:	028a      	lsls	r2, r1, #10
 8003074:	4610      	mov	r0, r2
 8003076:	4619      	mov	r1, r3
 8003078:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800307c:	2200      	movs	r2, #0
 800307e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003080:	677a      	str	r2, [r7, #116]	@ 0x74
 8003082:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003086:	f7fd f91b 	bl	80002c0 <__aeabi_uldivmod>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4613      	mov	r3, r2
 8003090:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003094:	4b41      	ldr	r3, [pc, #260]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	0c1b      	lsrs	r3, r3, #16
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	3301      	adds	r3, #1
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80030a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80030aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80030ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80030b6:	e0eb      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030b8:	4b38      	ldr	r3, [pc, #224]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030c4:	4b35      	ldr	r3, [pc, #212]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d06b      	beq.n	80031a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030d0:	4b32      	ldr	r3, [pc, #200]	@ (800319c <HAL_RCC_GetSysClockFreq+0x354>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	099b      	lsrs	r3, r3, #6
 80030d6:	2200      	movs	r2, #0
 80030d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80030dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80030e4:	2300      	movs	r3, #0
 80030e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80030e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80030ec:	4622      	mov	r2, r4
 80030ee:	462b      	mov	r3, r5
 80030f0:	f04f 0000 	mov.w	r0, #0
 80030f4:	f04f 0100 	mov.w	r1, #0
 80030f8:	0159      	lsls	r1, r3, #5
 80030fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030fe:	0150      	lsls	r0, r2, #5
 8003100:	4602      	mov	r2, r0
 8003102:	460b      	mov	r3, r1
 8003104:	4621      	mov	r1, r4
 8003106:	1a51      	subs	r1, r2, r1
 8003108:	61b9      	str	r1, [r7, #24]
 800310a:	4629      	mov	r1, r5
 800310c:	eb63 0301 	sbc.w	r3, r3, r1
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	f04f 0300 	mov.w	r3, #0
 800311a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800311e:	4659      	mov	r1, fp
 8003120:	018b      	lsls	r3, r1, #6
 8003122:	4651      	mov	r1, sl
 8003124:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003128:	4651      	mov	r1, sl
 800312a:	018a      	lsls	r2, r1, #6
 800312c:	4651      	mov	r1, sl
 800312e:	ebb2 0801 	subs.w	r8, r2, r1
 8003132:	4659      	mov	r1, fp
 8003134:	eb63 0901 	sbc.w	r9, r3, r1
 8003138:	f04f 0200 	mov.w	r2, #0
 800313c:	f04f 0300 	mov.w	r3, #0
 8003140:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003144:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003148:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800314c:	4690      	mov	r8, r2
 800314e:	4699      	mov	r9, r3
 8003150:	4623      	mov	r3, r4
 8003152:	eb18 0303 	adds.w	r3, r8, r3
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	462b      	mov	r3, r5
 800315a:	eb49 0303 	adc.w	r3, r9, r3
 800315e:	617b      	str	r3, [r7, #20]
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800316c:	4629      	mov	r1, r5
 800316e:	024b      	lsls	r3, r1, #9
 8003170:	4621      	mov	r1, r4
 8003172:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003176:	4621      	mov	r1, r4
 8003178:	024a      	lsls	r2, r1, #9
 800317a:	4610      	mov	r0, r2
 800317c:	4619      	mov	r1, r3
 800317e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003182:	2200      	movs	r2, #0
 8003184:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003186:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003188:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800318c:	f7fd f898 	bl	80002c0 <__aeabi_uldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4613      	mov	r3, r2
 8003196:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800319a:	e065      	b.n	8003268 <HAL_RCC_GetSysClockFreq+0x420>
 800319c:	40023800 	.word	0x40023800
 80031a0:	00f42400 	.word	0x00f42400
 80031a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031a8:	4b3d      	ldr	r3, [pc, #244]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	099b      	lsrs	r3, r3, #6
 80031ae:	2200      	movs	r2, #0
 80031b0:	4618      	mov	r0, r3
 80031b2:	4611      	mov	r1, r2
 80031b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80031b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80031ba:	2300      	movs	r3, #0
 80031bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80031be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80031c2:	4642      	mov	r2, r8
 80031c4:	464b      	mov	r3, r9
 80031c6:	f04f 0000 	mov.w	r0, #0
 80031ca:	f04f 0100 	mov.w	r1, #0
 80031ce:	0159      	lsls	r1, r3, #5
 80031d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031d4:	0150      	lsls	r0, r2, #5
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4641      	mov	r1, r8
 80031dc:	1a51      	subs	r1, r2, r1
 80031de:	60b9      	str	r1, [r7, #8]
 80031e0:	4649      	mov	r1, r9
 80031e2:	eb63 0301 	sbc.w	r3, r3, r1
 80031e6:	60fb      	str	r3, [r7, #12]
 80031e8:	f04f 0200 	mov.w	r2, #0
 80031ec:	f04f 0300 	mov.w	r3, #0
 80031f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80031f4:	4659      	mov	r1, fp
 80031f6:	018b      	lsls	r3, r1, #6
 80031f8:	4651      	mov	r1, sl
 80031fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031fe:	4651      	mov	r1, sl
 8003200:	018a      	lsls	r2, r1, #6
 8003202:	4651      	mov	r1, sl
 8003204:	1a54      	subs	r4, r2, r1
 8003206:	4659      	mov	r1, fp
 8003208:	eb63 0501 	sbc.w	r5, r3, r1
 800320c:	f04f 0200 	mov.w	r2, #0
 8003210:	f04f 0300 	mov.w	r3, #0
 8003214:	00eb      	lsls	r3, r5, #3
 8003216:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800321a:	00e2      	lsls	r2, r4, #3
 800321c:	4614      	mov	r4, r2
 800321e:	461d      	mov	r5, r3
 8003220:	4643      	mov	r3, r8
 8003222:	18e3      	adds	r3, r4, r3
 8003224:	603b      	str	r3, [r7, #0]
 8003226:	464b      	mov	r3, r9
 8003228:	eb45 0303 	adc.w	r3, r5, r3
 800322c:	607b      	str	r3, [r7, #4]
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	e9d7 4500 	ldrd	r4, r5, [r7]
 800323a:	4629      	mov	r1, r5
 800323c:	028b      	lsls	r3, r1, #10
 800323e:	4621      	mov	r1, r4
 8003240:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003244:	4621      	mov	r1, r4
 8003246:	028a      	lsls	r2, r1, #10
 8003248:	4610      	mov	r0, r2
 800324a:	4619      	mov	r1, r3
 800324c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003250:	2200      	movs	r2, #0
 8003252:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003254:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003256:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800325a:	f7fd f831 	bl	80002c0 <__aeabi_uldivmod>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4613      	mov	r3, r2
 8003264:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003268:	4b0d      	ldr	r3, [pc, #52]	@ (80032a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	0f1b      	lsrs	r3, r3, #28
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003276:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800327a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800327e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003282:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003286:	e003      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003288:	4b06      	ldr	r3, [pc, #24]	@ (80032a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800328a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800328e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003290:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003294:	4618      	mov	r0, r3
 8003296:	37b8      	adds	r7, #184	@ 0xb8
 8003298:	46bd      	mov	sp, r7
 800329a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800329e:	bf00      	nop
 80032a0:	40023800 	.word	0x40023800
 80032a4:	00f42400 	.word	0x00f42400

080032a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e28d      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 8083 	beq.w	80033ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80032c8:	4b94      	ldr	r3, [pc, #592]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f003 030c 	and.w	r3, r3, #12
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d019      	beq.n	8003308 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032d4:	4b91      	ldr	r3, [pc, #580]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 030c 	and.w	r3, r3, #12
        || \
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d106      	bne.n	80032ee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032e0:	4b8e      	ldr	r3, [pc, #568]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032ec:	d00c      	beq.n	8003308 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032ee:	4b8b      	ldr	r3, [pc, #556]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032f6:	2b0c      	cmp	r3, #12
 80032f8:	d112      	bne.n	8003320 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032fa:	4b88      	ldr	r3, [pc, #544]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003302:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003306:	d10b      	bne.n	8003320 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003308:	4b84      	ldr	r3, [pc, #528]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d05b      	beq.n	80033cc <HAL_RCC_OscConfig+0x124>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d157      	bne.n	80033cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e25a      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003328:	d106      	bne.n	8003338 <HAL_RCC_OscConfig+0x90>
 800332a:	4b7c      	ldr	r3, [pc, #496]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a7b      	ldr	r2, [pc, #492]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003334:	6013      	str	r3, [r2, #0]
 8003336:	e01d      	b.n	8003374 <HAL_RCC_OscConfig+0xcc>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003340:	d10c      	bne.n	800335c <HAL_RCC_OscConfig+0xb4>
 8003342:	4b76      	ldr	r3, [pc, #472]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a75      	ldr	r2, [pc, #468]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003348:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800334c:	6013      	str	r3, [r2, #0]
 800334e:	4b73      	ldr	r3, [pc, #460]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a72      	ldr	r2, [pc, #456]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003358:	6013      	str	r3, [r2, #0]
 800335a:	e00b      	b.n	8003374 <HAL_RCC_OscConfig+0xcc>
 800335c:	4b6f      	ldr	r3, [pc, #444]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a6e      	ldr	r2, [pc, #440]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003362:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003366:	6013      	str	r3, [r2, #0]
 8003368:	4b6c      	ldr	r3, [pc, #432]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a6b      	ldr	r2, [pc, #428]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800336e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003372:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d013      	beq.n	80033a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337c:	f7fe f8f0 	bl	8001560 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003384:	f7fe f8ec 	bl	8001560 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b64      	cmp	r3, #100	@ 0x64
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e21f      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003396:	4b61      	ldr	r3, [pc, #388]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d0f0      	beq.n	8003384 <HAL_RCC_OscConfig+0xdc>
 80033a2:	e014      	b.n	80033ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a4:	f7fe f8dc 	bl	8001560 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033ac:	f7fe f8d8 	bl	8001560 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b64      	cmp	r3, #100	@ 0x64
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e20b      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033be:	4b57      	ldr	r3, [pc, #348]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d1f0      	bne.n	80033ac <HAL_RCC_OscConfig+0x104>
 80033ca:	e000      	b.n	80033ce <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d06f      	beq.n	80034ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80033da:	4b50      	ldr	r3, [pc, #320]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f003 030c 	and.w	r3, r3, #12
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d017      	beq.n	8003416 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033e6:	4b4d      	ldr	r3, [pc, #308]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 030c 	and.w	r3, r3, #12
        || \
 80033ee:	2b08      	cmp	r3, #8
 80033f0:	d105      	bne.n	80033fe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033f2:	4b4a      	ldr	r3, [pc, #296]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00b      	beq.n	8003416 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033fe:	4b47      	ldr	r3, [pc, #284]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003406:	2b0c      	cmp	r3, #12
 8003408:	d11c      	bne.n	8003444 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800340a:	4b44      	ldr	r3, [pc, #272]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d116      	bne.n	8003444 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003416:	4b41      	ldr	r3, [pc, #260]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d005      	beq.n	800342e <HAL_RCC_OscConfig+0x186>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d001      	beq.n	800342e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e1d3      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800342e:	4b3b      	ldr	r3, [pc, #236]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	4937      	ldr	r1, [pc, #220]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800343e:	4313      	orrs	r3, r2
 8003440:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003442:	e03a      	b.n	80034ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d020      	beq.n	800348e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800344c:	4b34      	ldr	r3, [pc, #208]	@ (8003520 <HAL_RCC_OscConfig+0x278>)
 800344e:	2201      	movs	r2, #1
 8003450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003452:	f7fe f885 	bl	8001560 <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800345a:	f7fe f881 	bl	8001560 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b02      	cmp	r3, #2
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e1b4      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800346c:	4b2b      	ldr	r3, [pc, #172]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0f0      	beq.n	800345a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003478:	4b28      	ldr	r3, [pc, #160]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	691b      	ldr	r3, [r3, #16]
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	4925      	ldr	r1, [pc, #148]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 8003488:	4313      	orrs	r3, r2
 800348a:	600b      	str	r3, [r1, #0]
 800348c:	e015      	b.n	80034ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800348e:	4b24      	ldr	r3, [pc, #144]	@ (8003520 <HAL_RCC_OscConfig+0x278>)
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003494:	f7fe f864 	bl	8001560 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349c:	f7fe f860 	bl	8001560 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e193      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ae:	4b1b      	ldr	r3, [pc, #108]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1f0      	bne.n	800349c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0308 	and.w	r3, r3, #8
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d036      	beq.n	8003534 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d016      	beq.n	80034fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ce:	4b15      	ldr	r3, [pc, #84]	@ (8003524 <HAL_RCC_OscConfig+0x27c>)
 80034d0:	2201      	movs	r2, #1
 80034d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d4:	f7fe f844 	bl	8001560 <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034dc:	f7fe f840 	bl	8001560 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e173      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ee:	4b0b      	ldr	r3, [pc, #44]	@ (800351c <HAL_RCC_OscConfig+0x274>)
 80034f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f0      	beq.n	80034dc <HAL_RCC_OscConfig+0x234>
 80034fa:	e01b      	b.n	8003534 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034fc:	4b09      	ldr	r3, [pc, #36]	@ (8003524 <HAL_RCC_OscConfig+0x27c>)
 80034fe:	2200      	movs	r2, #0
 8003500:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003502:	f7fe f82d 	bl	8001560 <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003508:	e00e      	b.n	8003528 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800350a:	f7fe f829 	bl	8001560 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d907      	bls.n	8003528 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e15c      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
 800351c:	40023800 	.word	0x40023800
 8003520:	42470000 	.word	0x42470000
 8003524:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003528:	4b8a      	ldr	r3, [pc, #552]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 800352a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1ea      	bne.n	800350a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 8097 	beq.w	8003670 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003542:	2300      	movs	r3, #0
 8003544:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003546:	4b83      	ldr	r3, [pc, #524]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10f      	bne.n	8003572 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003552:	2300      	movs	r3, #0
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	4b7f      	ldr	r3, [pc, #508]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 8003558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355a:	4a7e      	ldr	r2, [pc, #504]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 800355c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003560:	6413      	str	r3, [r2, #64]	@ 0x40
 8003562:	4b7c      	ldr	r3, [pc, #496]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356a:	60bb      	str	r3, [r7, #8]
 800356c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800356e:	2301      	movs	r3, #1
 8003570:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003572:	4b79      	ldr	r3, [pc, #484]	@ (8003758 <HAL_RCC_OscConfig+0x4b0>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d118      	bne.n	80035b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800357e:	4b76      	ldr	r3, [pc, #472]	@ (8003758 <HAL_RCC_OscConfig+0x4b0>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a75      	ldr	r2, [pc, #468]	@ (8003758 <HAL_RCC_OscConfig+0x4b0>)
 8003584:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003588:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800358a:	f7fd ffe9 	bl	8001560 <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003590:	e008      	b.n	80035a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003592:	f7fd ffe5 	bl	8001560 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e118      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a4:	4b6c      	ldr	r3, [pc, #432]	@ (8003758 <HAL_RCC_OscConfig+0x4b0>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0f0      	beq.n	8003592 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d106      	bne.n	80035c6 <HAL_RCC_OscConfig+0x31e>
 80035b8:	4b66      	ldr	r3, [pc, #408]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035bc:	4a65      	ldr	r2, [pc, #404]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035be:	f043 0301 	orr.w	r3, r3, #1
 80035c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80035c4:	e01c      	b.n	8003600 <HAL_RCC_OscConfig+0x358>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2b05      	cmp	r3, #5
 80035cc:	d10c      	bne.n	80035e8 <HAL_RCC_OscConfig+0x340>
 80035ce:	4b61      	ldr	r3, [pc, #388]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d2:	4a60      	ldr	r2, [pc, #384]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035d4:	f043 0304 	orr.w	r3, r3, #4
 80035d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80035da:	4b5e      	ldr	r3, [pc, #376]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035de:	4a5d      	ldr	r2, [pc, #372]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80035e6:	e00b      	b.n	8003600 <HAL_RCC_OscConfig+0x358>
 80035e8:	4b5a      	ldr	r3, [pc, #360]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ec:	4a59      	ldr	r2, [pc, #356]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035ee:	f023 0301 	bic.w	r3, r3, #1
 80035f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f4:	4b57      	ldr	r3, [pc, #348]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f8:	4a56      	ldr	r2, [pc, #344]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80035fa:	f023 0304 	bic.w	r3, r3, #4
 80035fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d015      	beq.n	8003634 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003608:	f7fd ffaa 	bl	8001560 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800360e:	e00a      	b.n	8003626 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003610:	f7fd ffa6 	bl	8001560 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800361e:	4293      	cmp	r3, r2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e0d7      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003626:	4b4b      	ldr	r3, [pc, #300]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 8003628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b00      	cmp	r3, #0
 8003630:	d0ee      	beq.n	8003610 <HAL_RCC_OscConfig+0x368>
 8003632:	e014      	b.n	800365e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003634:	f7fd ff94 	bl	8001560 <HAL_GetTick>
 8003638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800363a:	e00a      	b.n	8003652 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800363c:	f7fd ff90 	bl	8001560 <HAL_GetTick>
 8003640:	4602      	mov	r2, r0
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	1ad3      	subs	r3, r2, r3
 8003646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800364a:	4293      	cmp	r3, r2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e0c1      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003652:	4b40      	ldr	r3, [pc, #256]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 8003654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1ee      	bne.n	800363c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800365e:	7dfb      	ldrb	r3, [r7, #23]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d105      	bne.n	8003670 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003664:	4b3b      	ldr	r3, [pc, #236]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	4a3a      	ldr	r2, [pc, #232]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 800366a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800366e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	2b00      	cmp	r3, #0
 8003676:	f000 80ad 	beq.w	80037d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800367a:	4b36      	ldr	r3, [pc, #216]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 030c 	and.w	r3, r3, #12
 8003682:	2b08      	cmp	r3, #8
 8003684:	d060      	beq.n	8003748 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d145      	bne.n	800371a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800368e:	4b33      	ldr	r3, [pc, #204]	@ (800375c <HAL_RCC_OscConfig+0x4b4>)
 8003690:	2200      	movs	r2, #0
 8003692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003694:	f7fd ff64 	bl	8001560 <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369c:	f7fd ff60 	bl	8001560 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e093      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ae:	4b29      	ldr	r3, [pc, #164]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1f0      	bne.n	800369c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69da      	ldr	r2, [r3, #28]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c8:	019b      	lsls	r3, r3, #6
 80036ca:	431a      	orrs	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d0:	085b      	lsrs	r3, r3, #1
 80036d2:	3b01      	subs	r3, #1
 80036d4:	041b      	lsls	r3, r3, #16
 80036d6:	431a      	orrs	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036dc:	061b      	lsls	r3, r3, #24
 80036de:	431a      	orrs	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e4:	071b      	lsls	r3, r3, #28
 80036e6:	491b      	ldr	r1, [pc, #108]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036ec:	4b1b      	ldr	r3, [pc, #108]	@ (800375c <HAL_RCC_OscConfig+0x4b4>)
 80036ee:	2201      	movs	r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f2:	f7fd ff35 	bl	8001560 <HAL_GetTick>
 80036f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036f8:	e008      	b.n	800370c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036fa:	f7fd ff31 	bl	8001560 <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	2b02      	cmp	r3, #2
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e064      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370c:	4b11      	ldr	r3, [pc, #68]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0f0      	beq.n	80036fa <HAL_RCC_OscConfig+0x452>
 8003718:	e05c      	b.n	80037d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800371a:	4b10      	ldr	r3, [pc, #64]	@ (800375c <HAL_RCC_OscConfig+0x4b4>)
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003720:	f7fd ff1e 	bl	8001560 <HAL_GetTick>
 8003724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003726:	e008      	b.n	800373a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003728:	f7fd ff1a 	bl	8001560 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b02      	cmp	r3, #2
 8003734:	d901      	bls.n	800373a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e04d      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800373a:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <HAL_RCC_OscConfig+0x4ac>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1f0      	bne.n	8003728 <HAL_RCC_OscConfig+0x480>
 8003746:	e045      	b.n	80037d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d107      	bne.n	8003760 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e040      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
 8003754:	40023800 	.word	0x40023800
 8003758:	40007000 	.word	0x40007000
 800375c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003760:	4b1f      	ldr	r3, [pc, #124]	@ (80037e0 <HAL_RCC_OscConfig+0x538>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	699b      	ldr	r3, [r3, #24]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d030      	beq.n	80037d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003778:	429a      	cmp	r2, r3
 800377a:	d129      	bne.n	80037d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003786:	429a      	cmp	r2, r3
 8003788:	d122      	bne.n	80037d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800378a:	68fa      	ldr	r2, [r7, #12]
 800378c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003790:	4013      	ands	r3, r2
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003796:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003798:	4293      	cmp	r3, r2
 800379a:	d119      	bne.n	80037d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a6:	085b      	lsrs	r3, r3, #1
 80037a8:	3b01      	subs	r3, #1
 80037aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d10f      	bne.n	80037d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037bc:	429a      	cmp	r2, r3
 80037be:	d107      	bne.n	80037d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e000      	b.n	80037d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40023800 	.word	0x40023800

080037e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e07b      	b.n	80038ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d108      	bne.n	8003810 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003806:	d009      	beq.n	800381c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	61da      	str	r2, [r3, #28]
 800380e:	e005      	b.n	800381c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d106      	bne.n	800383c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7fd fb28 	bl	8000e8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003852:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003864:	431a      	orrs	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800386e:	431a      	orrs	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	431a      	orrs	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800388c:	431a      	orrs	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a1b      	ldr	r3, [r3, #32]
 800389c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038a0:	ea42 0103 	orr.w	r1, r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	0c1b      	lsrs	r3, r3, #16
 80038ba:	f003 0104 	and.w	r1, r3, #4
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	f003 0210 	and.w	r2, r3, #16
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	69da      	ldr	r2, [r3, #28]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b082      	sub	sp, #8
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e042      	b.n	800398e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	d106      	bne.n	8003922 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7fd fafd 	bl	8000f1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2224      	movs	r2, #36	@ 0x24
 8003926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68da      	ldr	r2, [r3, #12]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003938:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 f82c 	bl	8003998 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800394e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695a      	ldr	r2, [r3, #20]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800395e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800396e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2220      	movs	r2, #32
 800397a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800398c:	2300      	movs	r3, #0
}
 800398e:	4618      	mov	r0, r3
 8003990:	3708      	adds	r7, #8
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
	...

08003998 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003998:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800399c:	b0c0      	sub	sp, #256	@ 0x100
 800399e:	af00      	add	r7, sp, #0
 80039a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80039b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b4:	68d9      	ldr	r1, [r3, #12]
 80039b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	ea40 0301 	orr.w	r3, r0, r1
 80039c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80039c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	431a      	orrs	r2, r3
 80039d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	431a      	orrs	r2, r3
 80039d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80039e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80039f0:	f021 010c 	bic.w	r1, r1, #12
 80039f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80039fe:	430b      	orrs	r3, r1
 8003a00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a12:	6999      	ldr	r1, [r3, #24]
 8003a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	ea40 0301 	orr.w	r3, r0, r1
 8003a1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	4b8f      	ldr	r3, [pc, #572]	@ (8003c64 <UART_SetConfig+0x2cc>)
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d005      	beq.n	8003a38 <UART_SetConfig+0xa0>
 8003a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	4b8d      	ldr	r3, [pc, #564]	@ (8003c68 <UART_SetConfig+0x2d0>)
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d104      	bne.n	8003a42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003a38:	f7fe fec8 	bl	80027cc <HAL_RCC_GetPCLK2Freq>
 8003a3c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003a40:	e003      	b.n	8003a4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003a42:	f7fe feaf 	bl	80027a4 <HAL_RCC_GetPCLK1Freq>
 8003a46:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a54:	f040 810c 	bne.w	8003c70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003a58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a62:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003a66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a6a:	4622      	mov	r2, r4
 8003a6c:	462b      	mov	r3, r5
 8003a6e:	1891      	adds	r1, r2, r2
 8003a70:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a72:	415b      	adcs	r3, r3
 8003a74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	eb12 0801 	adds.w	r8, r2, r1
 8003a80:	4629      	mov	r1, r5
 8003a82:	eb43 0901 	adc.w	r9, r3, r1
 8003a86:	f04f 0200 	mov.w	r2, #0
 8003a8a:	f04f 0300 	mov.w	r3, #0
 8003a8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a9a:	4690      	mov	r8, r2
 8003a9c:	4699      	mov	r9, r3
 8003a9e:	4623      	mov	r3, r4
 8003aa0:	eb18 0303 	adds.w	r3, r8, r3
 8003aa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003aa8:	462b      	mov	r3, r5
 8003aaa:	eb49 0303 	adc.w	r3, r9, r3
 8003aae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003abe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003ac2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	18db      	adds	r3, r3, r3
 8003aca:	653b      	str	r3, [r7, #80]	@ 0x50
 8003acc:	4613      	mov	r3, r2
 8003ace:	eb42 0303 	adc.w	r3, r2, r3
 8003ad2:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ad4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ad8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003adc:	f7fc fbf0 	bl	80002c0 <__aeabi_uldivmod>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4b61      	ldr	r3, [pc, #388]	@ (8003c6c <UART_SetConfig+0x2d4>)
 8003ae6:	fba3 2302 	umull	r2, r3, r3, r2
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	011c      	lsls	r4, r3, #4
 8003aee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003af2:	2200      	movs	r2, #0
 8003af4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003af8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003afc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003b00:	4642      	mov	r2, r8
 8003b02:	464b      	mov	r3, r9
 8003b04:	1891      	adds	r1, r2, r2
 8003b06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003b08:	415b      	adcs	r3, r3
 8003b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003b10:	4641      	mov	r1, r8
 8003b12:	eb12 0a01 	adds.w	sl, r2, r1
 8003b16:	4649      	mov	r1, r9
 8003b18:	eb43 0b01 	adc.w	fp, r3, r1
 8003b1c:	f04f 0200 	mov.w	r2, #0
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b30:	4692      	mov	sl, r2
 8003b32:	469b      	mov	fp, r3
 8003b34:	4643      	mov	r3, r8
 8003b36:	eb1a 0303 	adds.w	r3, sl, r3
 8003b3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b3e:	464b      	mov	r3, r9
 8003b40:	eb4b 0303 	adc.w	r3, fp, r3
 8003b44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003b58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	18db      	adds	r3, r3, r3
 8003b60:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b62:	4613      	mov	r3, r2
 8003b64:	eb42 0303 	adc.w	r3, r2, r3
 8003b68:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b72:	f7fc fba5 	bl	80002c0 <__aeabi_uldivmod>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c6c <UART_SetConfig+0x2d4>)
 8003b7e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2264      	movs	r2, #100	@ 0x64
 8003b86:	fb02 f303 	mul.w	r3, r2, r3
 8003b8a:	1acb      	subs	r3, r1, r3
 8003b8c:	00db      	lsls	r3, r3, #3
 8003b8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b92:	4b36      	ldr	r3, [pc, #216]	@ (8003c6c <UART_SetConfig+0x2d4>)
 8003b94:	fba3 2302 	umull	r2, r3, r3, r2
 8003b98:	095b      	lsrs	r3, r3, #5
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003ba0:	441c      	add	r4, r3
 8003ba2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003bac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003bb0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003bb4:	4642      	mov	r2, r8
 8003bb6:	464b      	mov	r3, r9
 8003bb8:	1891      	adds	r1, r2, r2
 8003bba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003bbc:	415b      	adcs	r3, r3
 8003bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003bc4:	4641      	mov	r1, r8
 8003bc6:	1851      	adds	r1, r2, r1
 8003bc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8003bca:	4649      	mov	r1, r9
 8003bcc:	414b      	adcs	r3, r1
 8003bce:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bd0:	f04f 0200 	mov.w	r2, #0
 8003bd4:	f04f 0300 	mov.w	r3, #0
 8003bd8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003bdc:	4659      	mov	r1, fp
 8003bde:	00cb      	lsls	r3, r1, #3
 8003be0:	4651      	mov	r1, sl
 8003be2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003be6:	4651      	mov	r1, sl
 8003be8:	00ca      	lsls	r2, r1, #3
 8003bea:	4610      	mov	r0, r2
 8003bec:	4619      	mov	r1, r3
 8003bee:	4603      	mov	r3, r0
 8003bf0:	4642      	mov	r2, r8
 8003bf2:	189b      	adds	r3, r3, r2
 8003bf4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bf8:	464b      	mov	r3, r9
 8003bfa:	460a      	mov	r2, r1
 8003bfc:	eb42 0303 	adc.w	r3, r2, r3
 8003c00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003c14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003c18:	460b      	mov	r3, r1
 8003c1a:	18db      	adds	r3, r3, r3
 8003c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c1e:	4613      	mov	r3, r2
 8003c20:	eb42 0303 	adc.w	r3, r2, r3
 8003c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003c2e:	f7fc fb47 	bl	80002c0 <__aeabi_uldivmod>
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <UART_SetConfig+0x2d4>)
 8003c38:	fba3 1302 	umull	r1, r3, r3, r2
 8003c3c:	095b      	lsrs	r3, r3, #5
 8003c3e:	2164      	movs	r1, #100	@ 0x64
 8003c40:	fb01 f303 	mul.w	r3, r1, r3
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	3332      	adds	r3, #50	@ 0x32
 8003c4a:	4a08      	ldr	r2, [pc, #32]	@ (8003c6c <UART_SetConfig+0x2d4>)
 8003c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c50:	095b      	lsrs	r3, r3, #5
 8003c52:	f003 0207 	and.w	r2, r3, #7
 8003c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4422      	add	r2, r4
 8003c5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003c60:	e106      	b.n	8003e70 <UART_SetConfig+0x4d8>
 8003c62:	bf00      	nop
 8003c64:	40011000 	.word	0x40011000
 8003c68:	40011400 	.word	0x40011400
 8003c6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c74:	2200      	movs	r2, #0
 8003c76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c82:	4642      	mov	r2, r8
 8003c84:	464b      	mov	r3, r9
 8003c86:	1891      	adds	r1, r2, r2
 8003c88:	6239      	str	r1, [r7, #32]
 8003c8a:	415b      	adcs	r3, r3
 8003c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c92:	4641      	mov	r1, r8
 8003c94:	1854      	adds	r4, r2, r1
 8003c96:	4649      	mov	r1, r9
 8003c98:	eb43 0501 	adc.w	r5, r3, r1
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	f04f 0300 	mov.w	r3, #0
 8003ca4:	00eb      	lsls	r3, r5, #3
 8003ca6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003caa:	00e2      	lsls	r2, r4, #3
 8003cac:	4614      	mov	r4, r2
 8003cae:	461d      	mov	r5, r3
 8003cb0:	4643      	mov	r3, r8
 8003cb2:	18e3      	adds	r3, r4, r3
 8003cb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003cb8:	464b      	mov	r3, r9
 8003cba:	eb45 0303 	adc.w	r3, r5, r3
 8003cbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003cce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003cde:	4629      	mov	r1, r5
 8003ce0:	008b      	lsls	r3, r1, #2
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ce8:	4621      	mov	r1, r4
 8003cea:	008a      	lsls	r2, r1, #2
 8003cec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003cf0:	f7fc fae6 	bl	80002c0 <__aeabi_uldivmod>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4b60      	ldr	r3, [pc, #384]	@ (8003e7c <UART_SetConfig+0x4e4>)
 8003cfa:	fba3 2302 	umull	r2, r3, r3, r2
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	011c      	lsls	r4, r3, #4
 8003d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d06:	2200      	movs	r2, #0
 8003d08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003d10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003d14:	4642      	mov	r2, r8
 8003d16:	464b      	mov	r3, r9
 8003d18:	1891      	adds	r1, r2, r2
 8003d1a:	61b9      	str	r1, [r7, #24]
 8003d1c:	415b      	adcs	r3, r3
 8003d1e:	61fb      	str	r3, [r7, #28]
 8003d20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d24:	4641      	mov	r1, r8
 8003d26:	1851      	adds	r1, r2, r1
 8003d28:	6139      	str	r1, [r7, #16]
 8003d2a:	4649      	mov	r1, r9
 8003d2c:	414b      	adcs	r3, r1
 8003d2e:	617b      	str	r3, [r7, #20]
 8003d30:	f04f 0200 	mov.w	r2, #0
 8003d34:	f04f 0300 	mov.w	r3, #0
 8003d38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d3c:	4659      	mov	r1, fp
 8003d3e:	00cb      	lsls	r3, r1, #3
 8003d40:	4651      	mov	r1, sl
 8003d42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d46:	4651      	mov	r1, sl
 8003d48:	00ca      	lsls	r2, r1, #3
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	4642      	mov	r2, r8
 8003d52:	189b      	adds	r3, r3, r2
 8003d54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d58:	464b      	mov	r3, r9
 8003d5a:	460a      	mov	r2, r1
 8003d5c:	eb42 0303 	adc.w	r3, r2, r3
 8003d60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d70:	f04f 0200 	mov.w	r2, #0
 8003d74:	f04f 0300 	mov.w	r3, #0
 8003d78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d7c:	4649      	mov	r1, r9
 8003d7e:	008b      	lsls	r3, r1, #2
 8003d80:	4641      	mov	r1, r8
 8003d82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d86:	4641      	mov	r1, r8
 8003d88:	008a      	lsls	r2, r1, #2
 8003d8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d8e:	f7fc fa97 	bl	80002c0 <__aeabi_uldivmod>
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	4611      	mov	r1, r2
 8003d98:	4b38      	ldr	r3, [pc, #224]	@ (8003e7c <UART_SetConfig+0x4e4>)
 8003d9a:	fba3 2301 	umull	r2, r3, r3, r1
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2264      	movs	r2, #100	@ 0x64
 8003da2:	fb02 f303 	mul.w	r3, r2, r3
 8003da6:	1acb      	subs	r3, r1, r3
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	3332      	adds	r3, #50	@ 0x32
 8003dac:	4a33      	ldr	r2, [pc, #204]	@ (8003e7c <UART_SetConfig+0x4e4>)
 8003dae:	fba2 2303 	umull	r2, r3, r2, r3
 8003db2:	095b      	lsrs	r3, r3, #5
 8003db4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003db8:	441c      	add	r4, r3
 8003dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003dc2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003dc4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003dc8:	4642      	mov	r2, r8
 8003dca:	464b      	mov	r3, r9
 8003dcc:	1891      	adds	r1, r2, r2
 8003dce:	60b9      	str	r1, [r7, #8]
 8003dd0:	415b      	adcs	r3, r3
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003dd8:	4641      	mov	r1, r8
 8003dda:	1851      	adds	r1, r2, r1
 8003ddc:	6039      	str	r1, [r7, #0]
 8003dde:	4649      	mov	r1, r9
 8003de0:	414b      	adcs	r3, r1
 8003de2:	607b      	str	r3, [r7, #4]
 8003de4:	f04f 0200 	mov.w	r2, #0
 8003de8:	f04f 0300 	mov.w	r3, #0
 8003dec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003df0:	4659      	mov	r1, fp
 8003df2:	00cb      	lsls	r3, r1, #3
 8003df4:	4651      	mov	r1, sl
 8003df6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dfa:	4651      	mov	r1, sl
 8003dfc:	00ca      	lsls	r2, r1, #3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	4619      	mov	r1, r3
 8003e02:	4603      	mov	r3, r0
 8003e04:	4642      	mov	r2, r8
 8003e06:	189b      	adds	r3, r3, r2
 8003e08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e0a:	464b      	mov	r3, r9
 8003e0c:	460a      	mov	r2, r1
 8003e0e:	eb42 0303 	adc.w	r3, r2, r3
 8003e12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003e20:	f04f 0200 	mov.w	r2, #0
 8003e24:	f04f 0300 	mov.w	r3, #0
 8003e28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003e2c:	4649      	mov	r1, r9
 8003e2e:	008b      	lsls	r3, r1, #2
 8003e30:	4641      	mov	r1, r8
 8003e32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e36:	4641      	mov	r1, r8
 8003e38:	008a      	lsls	r2, r1, #2
 8003e3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003e3e:	f7fc fa3f 	bl	80002c0 <__aeabi_uldivmod>
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	4b0d      	ldr	r3, [pc, #52]	@ (8003e7c <UART_SetConfig+0x4e4>)
 8003e48:	fba3 1302 	umull	r1, r3, r3, r2
 8003e4c:	095b      	lsrs	r3, r3, #5
 8003e4e:	2164      	movs	r1, #100	@ 0x64
 8003e50:	fb01 f303 	mul.w	r3, r1, r3
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	011b      	lsls	r3, r3, #4
 8003e58:	3332      	adds	r3, #50	@ 0x32
 8003e5a:	4a08      	ldr	r2, [pc, #32]	@ (8003e7c <UART_SetConfig+0x4e4>)
 8003e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e60:	095b      	lsrs	r3, r3, #5
 8003e62:	f003 020f 	and.w	r2, r3, #15
 8003e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4422      	add	r2, r4
 8003e6e:	609a      	str	r2, [r3, #8]
}
 8003e70:	bf00      	nop
 8003e72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e76:	46bd      	mov	sp, r7
 8003e78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e7c:	51eb851f 	.word	0x51eb851f

08003e80 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003e80:	b084      	sub	sp, #16
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b084      	sub	sp, #16
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
 8003e8a:	f107 001c 	add.w	r0, r7, #28
 8003e8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003e92:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d123      	bne.n	8003ee2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003ec2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d105      	bne.n	8003ed6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fa9a 	bl	8004410 <USB_CoreReset>
 8003edc:	4603      	mov	r3, r0
 8003ede:	73fb      	strb	r3, [r7, #15]
 8003ee0:	e01b      	b.n	8003f1a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 fa8e 	bl	8004410 <USB_CoreReset>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d106      	bne.n	8003f0e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f04:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f0c:	e005      	b.n	8003f1a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f12:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003f1a:	7fbb      	ldrb	r3, [r7, #30]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d10b      	bne.n	8003f38 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f043 0206 	orr.w	r2, r3, #6
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f043 0220 	orr.w	r2, r3, #32
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003f44:	b004      	add	sp, #16
 8003f46:	4770      	bx	lr

08003f48 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f023 0201 	bic.w	r2, r3, #1
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b084      	sub	sp, #16
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
 8003f72:	460b      	mov	r3, r1
 8003f74:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003f86:	78fb      	ldrb	r3, [r7, #3]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d115      	bne.n	8003fb8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003f98:	200a      	movs	r0, #10
 8003f9a:	f7fd faed 	bl	8001578 <HAL_Delay>
      ms += 10U;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	330a      	adds	r3, #10
 8003fa2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f000 fa25 	bl	80043f4 <USB_GetMode>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d01e      	beq.n	8003fee <USB_SetCurrentMode+0x84>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2bc7      	cmp	r3, #199	@ 0xc7
 8003fb4:	d9f0      	bls.n	8003f98 <USB_SetCurrentMode+0x2e>
 8003fb6:	e01a      	b.n	8003fee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003fb8:	78fb      	ldrb	r3, [r7, #3]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d115      	bne.n	8003fea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003fca:	200a      	movs	r0, #10
 8003fcc:	f7fd fad4 	bl	8001578 <HAL_Delay>
      ms += 10U;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	330a      	adds	r3, #10
 8003fd4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fa0c 	bl	80043f4 <USB_GetMode>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d005      	beq.n	8003fee <USB_SetCurrentMode+0x84>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2bc7      	cmp	r3, #199	@ 0xc7
 8003fe6:	d9f0      	bls.n	8003fca <USB_SetCurrentMode+0x60>
 8003fe8:	e001      	b.n	8003fee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e005      	b.n	8003ffa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2bc8      	cmp	r3, #200	@ 0xc8
 8003ff2:	d101      	bne.n	8003ff8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e000      	b.n	8003ffa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
	...

08004004 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004004:	b084      	sub	sp, #16
 8004006:	b580      	push	{r7, lr}
 8004008:	b086      	sub	sp, #24
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
 800400e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004012:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800401e:	2300      	movs	r3, #0
 8004020:	613b      	str	r3, [r7, #16]
 8004022:	e009      	b.n	8004038 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	3340      	adds	r3, #64	@ 0x40
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	4413      	add	r3, r2
 800402e:	2200      	movs	r2, #0
 8004030:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	3301      	adds	r3, #1
 8004036:	613b      	str	r3, [r7, #16]
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	2b0e      	cmp	r3, #14
 800403c:	d9f2      	bls.n	8004024 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800403e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004042:	2b00      	cmp	r3, #0
 8004044:	d11c      	bne.n	8004080 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	68fa      	ldr	r2, [r7, #12]
 8004050:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004054:	f043 0302 	orr.w	r3, r3, #2
 8004058:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	e005      	b.n	800408c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004084:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004092:	461a      	mov	r2, r3
 8004094:	2300      	movs	r3, #0
 8004096:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004098:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800409c:	2b01      	cmp	r3, #1
 800409e:	d10d      	bne.n	80040bc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80040a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d104      	bne.n	80040b2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80040a8:	2100      	movs	r1, #0
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f968 	bl	8004380 <USB_SetDevSpeed>
 80040b0:	e008      	b.n	80040c4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80040b2:	2101      	movs	r1, #1
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 f963 	bl	8004380 <USB_SetDevSpeed>
 80040ba:	e003      	b.n	80040c4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80040bc:	2103      	movs	r1, #3
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f95e 	bl	8004380 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80040c4:	2110      	movs	r1, #16
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f8fa 	bl	80042c0 <USB_FlushTxFifo>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d001      	beq.n	80040d6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f924 	bl	8004324 <USB_FlushRxFifo>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040ec:	461a      	mov	r2, r3
 80040ee:	2300      	movs	r3, #0
 80040f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040f8:	461a      	mov	r2, r3
 80040fa:	2300      	movs	r3, #0
 80040fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004104:	461a      	mov	r2, r3
 8004106:	2300      	movs	r3, #0
 8004108:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800410a:	2300      	movs	r3, #0
 800410c:	613b      	str	r3, [r7, #16]
 800410e:	e043      	b.n	8004198 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	015a      	lsls	r2, r3, #5
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	4413      	add	r3, r2
 8004118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004122:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004126:	d118      	bne.n	800415a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10a      	bne.n	8004144 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	015a      	lsls	r2, r3, #5
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	4413      	add	r3, r2
 8004136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800413a:	461a      	mov	r2, r3
 800413c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e013      	b.n	800416c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	015a      	lsls	r2, r3, #5
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	4413      	add	r3, r2
 800414c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004150:	461a      	mov	r2, r3
 8004152:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	e008      	b.n	800416c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	015a      	lsls	r2, r3, #5
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	4413      	add	r3, r2
 8004162:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004166:	461a      	mov	r2, r3
 8004168:	2300      	movs	r3, #0
 800416a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	015a      	lsls	r2, r3, #5
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4413      	add	r3, r2
 8004174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004178:	461a      	mov	r2, r3
 800417a:	2300      	movs	r3, #0
 800417c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	4413      	add	r3, r2
 8004186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800418a:	461a      	mov	r2, r3
 800418c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004190:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	3301      	adds	r3, #1
 8004196:	613b      	str	r3, [r7, #16]
 8004198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800419c:	461a      	mov	r2, r3
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d3b5      	bcc.n	8004110 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041a4:	2300      	movs	r3, #0
 80041a6:	613b      	str	r3, [r7, #16]
 80041a8:	e043      	b.n	8004232 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	015a      	lsls	r2, r3, #5
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041c0:	d118      	bne.n	80041f4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d10a      	bne.n	80041de <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	015a      	lsls	r2, r3, #5
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	4413      	add	r3, r2
 80041d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041d4:	461a      	mov	r2, r3
 80041d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	e013      	b.n	8004206 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	015a      	lsls	r2, r3, #5
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	4413      	add	r3, r2
 80041e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ea:	461a      	mov	r2, r3
 80041ec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	e008      	b.n	8004206 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	015a      	lsls	r2, r3, #5
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	4413      	add	r3, r2
 80041fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004200:	461a      	mov	r2, r3
 8004202:	2300      	movs	r3, #0
 8004204:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	015a      	lsls	r2, r3, #5
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	4413      	add	r3, r2
 800420e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004212:	461a      	mov	r2, r3
 8004214:	2300      	movs	r3, #0
 8004216:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4413      	add	r3, r2
 8004220:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004224:	461a      	mov	r2, r3
 8004226:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800422a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	3301      	adds	r3, #1
 8004230:	613b      	str	r3, [r7, #16]
 8004232:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004236:	461a      	mov	r2, r3
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4293      	cmp	r3, r2
 800423c:	d3b5      	bcc.n	80041aa <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	68fa      	ldr	r2, [r7, #12]
 8004248:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800424c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004250:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800425e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004260:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004264:	2b00      	cmp	r3, #0
 8004266:	d105      	bne.n	8004274 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f043 0210 	orr.w	r2, r3, #16
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	699a      	ldr	r2, [r3, #24]
 8004278:	4b10      	ldr	r3, [pc, #64]	@ (80042bc <USB_DevInit+0x2b8>)
 800427a:	4313      	orrs	r3, r2
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004280:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004284:	2b00      	cmp	r3, #0
 8004286:	d005      	beq.n	8004294 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	f043 0208 	orr.w	r2, r3, #8
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004294:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004298:	2b01      	cmp	r3, #1
 800429a:	d107      	bne.n	80042ac <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80042a4:	f043 0304 	orr.w	r3, r3, #4
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80042ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042b8:	b004      	add	sp, #16
 80042ba:	4770      	bx	lr
 80042bc:	803c3800 	.word	0x803c3800

080042c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b085      	sub	sp, #20
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	3301      	adds	r3, #1
 80042d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80042da:	d901      	bls.n	80042e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e01b      	b.n	8004318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	daf2      	bge.n	80042ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80042e8:	2300      	movs	r3, #0
 80042ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	019b      	lsls	r3, r3, #6
 80042f0:	f043 0220 	orr.w	r2, r3, #32
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	3301      	adds	r3, #1
 80042fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004304:	d901      	bls.n	800430a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e006      	b.n	8004318 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f003 0320 	and.w	r3, r3, #32
 8004312:	2b20      	cmp	r3, #32
 8004314:	d0f0      	beq.n	80042f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004316:	2300      	movs	r3, #0
}
 8004318:	4618      	mov	r0, r3
 800431a:	3714      	adds	r7, #20
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	3301      	adds	r3, #1
 8004334:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800433c:	d901      	bls.n	8004342 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e018      	b.n	8004374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
 8004346:	2b00      	cmp	r3, #0
 8004348:	daf2      	bge.n	8004330 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800434a:	2300      	movs	r3, #0
 800434c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2210      	movs	r2, #16
 8004352:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	3301      	adds	r3, #1
 8004358:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004360:	d901      	bls.n	8004366 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e006      	b.n	8004374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691b      	ldr	r3, [r3, #16]
 800436a:	f003 0310 	and.w	r3, r3, #16
 800436e:	2b10      	cmp	r3, #16
 8004370:	d0f0      	beq.n	8004354 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3714      	adds	r7, #20
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	460b      	mov	r3, r1
 800438a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	78fb      	ldrb	r3, [r7, #3]
 800439a:	68f9      	ldr	r1, [r7, #12]
 800439c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80043a0:	4313      	orrs	r3, r2
 80043a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3714      	adds	r7, #20
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b085      	sub	sp, #20
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80043cc:	f023 0303 	bic.w	r3, r3, #3
 80043d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043e0:	f043 0302 	orr.w	r3, r3, #2
 80043e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3714      	adds	r7, #20
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	f003 0301 	and.w	r3, r3, #1
}
 8004404:	4618      	mov	r0, r3
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004418:	2300      	movs	r3, #0
 800441a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	3301      	adds	r3, #1
 8004420:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004428:	d901      	bls.n	800442e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e022      	b.n	8004474 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	2b00      	cmp	r3, #0
 8004434:	daf2      	bge.n	800441c <USB_CoreReset+0xc>

  count = 10U;
 8004436:	230a      	movs	r3, #10
 8004438:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800443a:	e002      	b.n	8004442 <USB_CoreReset+0x32>
  {
    count--;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	3b01      	subs	r3, #1
 8004440:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1f9      	bne.n	800443c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f043 0201 	orr.w	r2, r3, #1
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	3301      	adds	r3, #1
 8004458:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004460:	d901      	bls.n	8004466 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e006      	b.n	8004474 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b01      	cmp	r3, #1
 8004470:	d0f0      	beq.n	8004454 <USB_CoreReset+0x44>

  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	4603      	mov	r3, r0
 8004488:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 8004496:	b480      	push	{r7}
 8004498:	b083      	sub	sp, #12
 800449a:	af00      	add	r7, sp, #0
 800449c:	4603      	mov	r3, r0
 800449e:	460a      	mov	r2, r1
 80044a0:	71fb      	strb	r3, [r7, #7]
 80044a2:	4613      	mov	r3, r2
 80044a4:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 80044a6:	bf00      	nop
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 80044b2:	b480      	push	{r7}
 80044b4:	b083      	sub	sp, #12
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	4603      	mov	r3, r0
 80044ba:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	4603      	mov	r3, r0
 80044d0:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 80044de:	b480      	push	{r7}
 80044e0:	b083      	sub	sp, #12
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	4603      	mov	r3, r0
 80044e6:	71fb      	strb	r3, [r7, #7]
 80044e8:	460b      	mov	r3, r1
 80044ea:	71bb      	strb	r3, [r7, #6]
 80044ec:	4613      	mov	r3, r2
 80044ee:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	4603      	mov	r3, r0
 8004504:	6039      	str	r1, [r7, #0]
 8004506:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	4603      	mov	r3, r0
 800451c:	460a      	mov	r2, r1
 800451e:	71fb      	strb	r3, [r7, #7]
 8004520:	4613      	mov	r3, r2
 8004522:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->tx_stream);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->rx_stream);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af00      	add	r7, sp, #0
 8004536:	4603      	mov	r3, r0
 8004538:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800453a:	79fb      	ldrb	r3, [r7, #7]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <tud_cdc_n_connected+0x14>
 8004540:	2300      	movs	r3, #0
 8004542:	e034      	b.n	80045ae <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8004544:	f001 fca6 	bl	8005e94 <tud_mounted>
 8004548:	4603      	mov	r3, r0
 800454a:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800454c:	f001 fcb2 	bl	8005eb4 <tud_suspended>
 8004550:	4603      	mov	r3, r0
 8004552:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8004554:	7dfb      	ldrb	r3, [r7, #23]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d007      	beq.n	800456a <tud_cdc_n_connected+0x3a>
 800455a:	7dbb      	ldrb	r3, [r7, #22]
 800455c:	f083 0301 	eor.w	r3, r3, #1
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <tud_cdc_n_connected+0x3a>
 8004566:	2301      	movs	r3, #1
 8004568:	e000      	b.n	800456c <tud_cdc_n_connected+0x3c>
 800456a:	2300      	movs	r3, #0
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8004572:	f083 0301 	eor.w	r3, r3, #1
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <tud_cdc_n_connected+0x50>
 800457c:	2300      	movs	r3, #0
 800457e:	e016      	b.n	80045ae <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8004580:	79fb      	ldrb	r3, [r7, #7]
 8004582:	4a0d      	ldr	r2, [pc, #52]	@ (80045b8 <tud_cdc_n_connected+0x88>)
 8004584:	21bc      	movs	r1, #188	@ 0xbc
 8004586:	fb01 f303 	mul.w	r3, r1, r3
 800458a:	4413      	add	r3, r2
 800458c:	3303      	adds	r3, #3
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	613b      	str	r3, [r7, #16]
 8004592:	2300      	movs	r3, #0
 8004594:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	fa22 f303 	lsr.w	r3, r2, r3
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	bf14      	ite	ne
 80045a6:	2301      	movne	r3, #1
 80045a8:	2300      	moveq	r3, #0
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	bf00      	nop
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3718      	adds	r7, #24
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	20000740 	.word	0x20000740

080045bc <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
 80045c8:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80045ca:	7bfb      	ldrb	r3, [r7, #15]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d001      	beq.n	80045d4 <tud_cdc_n_write+0x18>
 80045d0:	2300      	movs	r3, #0
 80045d2:	e00e      	b.n	80045f2 <tud_cdc_n_write+0x36>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 80045d4:	7bfb      	ldrb	r3, [r7, #15]
 80045d6:	22bc      	movs	r2, #188	@ 0xbc
 80045d8:	fb02 f303 	mul.w	r3, r2, r3
 80045dc:	4a07      	ldr	r2, [pc, #28]	@ (80045fc <tud_cdc_n_write+0x40>)
 80045de:	4413      	add	r3, r2
 80045e0:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(&p_cdc->tx_stream, buffer, bufsize);
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	330c      	adds	r3, #12
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	68b9      	ldr	r1, [r7, #8]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f005 ff62 	bl	800a4b4 <tu_edpt_stream_write>
 80045f0:	4603      	mov	r3, r0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20000740 	.word	0x20000740

08004600 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800460a:	79fb      	ldrb	r3, [r7, #7]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <tud_cdc_n_write_flush+0x14>
 8004610:	2300      	movs	r3, #0
 8004612:	e00c      	b.n	800462e <tud_cdc_n_write_flush+0x2e>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8004614:	79fb      	ldrb	r3, [r7, #7]
 8004616:	22bc      	movs	r2, #188	@ 0xbc
 8004618:	fb02 f303 	mul.w	r3, r2, r3
 800461c:	4a06      	ldr	r2, [pc, #24]	@ (8004638 <tud_cdc_n_write_flush+0x38>)
 800461e:	4413      	add	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(&p_cdc->tx_stream);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	330c      	adds	r3, #12
 8004626:	4618      	mov	r0, r3
 8004628:	f005 fec6 	bl	800a3b8 <tu_edpt_stream_write_xfer>
 800462c:	4603      	mov	r3, r0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	20000740 	.word	0x20000740

0800463c <tud_cdc_n_write_available>:

uint32_t tud_cdc_n_write_available(uint8_t itf) {
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	4603      	mov	r3, r0
 8004644:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <tud_cdc_n_write_available+0x14>
 800464c:	2300      	movs	r3, #0
 800464e:	e00c      	b.n	800466a <tud_cdc_n_write_available+0x2e>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	22bc      	movs	r2, #188	@ 0xbc
 8004654:	fb02 f303 	mul.w	r3, r2, r3
 8004658:	4a06      	ldr	r2, [pc, #24]	@ (8004674 <tud_cdc_n_write_available+0x38>)
 800465a:	4413      	add	r3, r2
 800465c:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(&p_cdc->tx_stream);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	330c      	adds	r3, #12
 8004662:	4618      	mov	r0, r3
 8004664:	f005 ff81 	bl	800a56a <tu_edpt_stream_write_available>
 8004668:	4603      	mov	r3, r0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	20000740 	.word	0x20000740

08004678 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 8004678:	b580      	push	{r7, lr}
 800467a:	b088      	sub	sp, #32
 800467c:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800467e:	22bc      	movs	r2, #188	@ 0xbc
 8004680:	2100      	movs	r1, #0
 8004682:	4829      	ldr	r0, [pc, #164]	@ (8004728 <cdcd_init+0xb0>)
 8004684:	f006 f8a4 	bl	800a7d0 <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004688:	2300      	movs	r3, #0
 800468a:	73fb      	strb	r3, [r7, #15]
 800468c:	e044      	b.n	8004718 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 800468e:	7bfb      	ldrb	r3, [r7, #15]
 8004690:	22bc      	movs	r2, #188	@ 0xbc
 8004692:	fb02 f303 	mul.w	r3, r2, r3
 8004696:	4a24      	ldr	r2, [pc, #144]	@ (8004728 <cdcd_init+0xb0>)
 8004698:	4413      	add	r3, r2
 800469a:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	22ff      	movs	r2, #255	@ 0xff
 80046a0:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80046a8:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	2200      	movs	r2, #0
 80046ae:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	2200      	movs	r2, #0
 80046b4:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	2208      	movs	r2, #8
 80046ba:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80046bc:	2300      	movs	r3, #0
 80046be:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80046c0:	2300      	movs	r3, #0
 80046c2:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->rx_stream, false, false, false, p_cdc->rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE, epout_buf,
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	337c      	adds	r3, #124	@ 0x7c
 80046ce:	2240      	movs	r2, #64	@ 0x40
 80046d0:	9203      	str	r2, [sp, #12]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	9202      	str	r2, [sp, #8]
 80046d6:	2240      	movs	r2, #64	@ 0x40
 80046d8:	9201      	str	r2, [sp, #4]
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	2300      	movs	r3, #0
 80046de:	2200      	movs	r2, #0
 80046e0:	2100      	movs	r1, #0
 80046e2:	f005 fd87 	bl	800a1f4 <tu_edpt_stream_init>
                        CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->tx_stream, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected, p_cdc->tx_ff_buf,
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f103 000c 	add.w	r0, r3, #12
 80046ec:	4b0f      	ldr	r3, [pc, #60]	@ (800472c <cdcd_init+0xb4>)
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80046f4:	b2d9      	uxtb	r1, r3
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	333c      	adds	r3, #60	@ 0x3c
 80046fa:	2240      	movs	r2, #64	@ 0x40
 80046fc:	9203      	str	r2, [sp, #12]
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	9202      	str	r2, [sp, #8]
 8004702:	2240      	movs	r2, #64	@ 0x40
 8004704:	9201      	str	r2, [sp, #4]
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	460b      	mov	r3, r1
 800470a:	2201      	movs	r2, #1
 800470c:	2100      	movs	r1, #0
 800470e:	f005 fd71 	bl	800a1f4 <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004712:	7bfb      	ldrb	r3, [r7, #15]
 8004714:	3301      	adds	r3, #1
 8004716:	73fb      	strb	r3, [r7, #15]
 8004718:	7bfb      	ldrb	r3, [r7, #15]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0b7      	beq.n	800468e <cdcd_init+0x16>
                        CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
  }
}
 800471e:	bf00      	nop
 8004720:	bf00      	nop
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	20000740 	.word	0x20000740
 800472c:	20000024 	.word	0x20000024

08004730 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004736:	2300      	movs	r3, #0
 8004738:	73fb      	strb	r3, [r7, #15]
 800473a:	e011      	b.n	8004760 <cdcd_deinit+0x30>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 800473c:	7bfb      	ldrb	r3, [r7, #15]
 800473e:	22bc      	movs	r2, #188	@ 0xbc
 8004740:	fb02 f303 	mul.w	r3, r2, r3
 8004744:	4a0b      	ldr	r2, [pc, #44]	@ (8004774 <cdcd_deinit+0x44>)
 8004746:	4413      	add	r3, r2
 8004748:	60bb      	str	r3, [r7, #8]
    tu_edpt_stream_deinit(&p_cdc->rx_stream);
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	3324      	adds	r3, #36	@ 0x24
 800474e:	603b      	str	r3, [r7, #0]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
#endif
}
 8004750:	bf00      	nop
    tu_edpt_stream_deinit(&p_cdc->tx_stream);
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	330c      	adds	r3, #12
 8004756:	607b      	str	r3, [r7, #4]
 8004758:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800475a:	7bfb      	ldrb	r3, [r7, #15]
 800475c:	3301      	adds	r3, #1
 800475e:	73fb      	strb	r3, [r7, #15]
 8004760:	7bfb      	ldrb	r3, [r7, #15]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0ea      	beq.n	800473c <cdcd_deinit+0xc>
  }
  return true;
 8004766:	2301      	movs	r3, #1
}
 8004768:	4618      	mov	r0, r3
 800476a:	3714      	adds	r7, #20
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr
 8004774:	20000740 	.word	0x20000740

08004778 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	4603      	mov	r3, r0
 8004780:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8004782:	2300      	movs	r3, #0
 8004784:	75fb      	strb	r3, [r7, #23]
 8004786:	e028      	b.n	80047da <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8004788:	7dfb      	ldrb	r3, [r7, #23]
 800478a:	22bc      	movs	r2, #188	@ 0xbc
 800478c:	fb02 f303 	mul.w	r3, r2, r3
 8004790:	4a16      	ldr	r2, [pc, #88]	@ (80047ec <cdcd_reset+0x74>)
 8004792:	4413      	add	r3, r2
 8004794:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 8004796:	2204      	movs	r2, #4
 8004798:	2100      	movs	r1, #0
 800479a:	6938      	ldr	r0, [r7, #16]
 800479c:	f006 f818 	bl	800a7d0 <memset>

    tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f103 0218 	add.w	r2, r3, #24
 80047a6:	4b12      	ldr	r3, [pc, #72]	@ (80047f0 <cdcd_reset+0x78>)
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	4619      	mov	r1, r3
 80047b2:	4610      	mov	r0, r2
 80047b4:	f000 fd55 	bl	8005262 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->rx_stream);
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	3324      	adds	r3, #36	@ 0x24
 80047bc:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline bool tu_edpt_stream_is_opened(const tu_edpt_stream_t *s) {
  return s->ep_addr != 0;
}

TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_close(tu_edpt_stream_t* s) {
  s->ep_addr = 0;
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	2200      	movs	r2, #0
 80047c2:	709a      	strb	r2, [r3, #2]
}
 80047c4:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->tx_stream);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	330c      	adds	r3, #12
 80047ca:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	709a      	strb	r2, [r3, #2]
}
 80047d2:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80047d4:	7dfb      	ldrb	r3, [r7, #23]
 80047d6:	3301      	adds	r3, #1
 80047d8:	75fb      	strb	r3, [r7, #23]
 80047da:	7dfb      	ldrb	r3, [r7, #23]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d0d3      	beq.n	8004788 <cdcd_reset+0x10>
  }
}
 80047e0:	bf00      	nop
 80047e2:	bf00      	nop
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20000740 	.word	0x20000740
 80047f0:	20000024 	.word	0x20000024

080047f4 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b0b2      	sub	sp, #200	@ 0xc8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	6039      	str	r1, [r7, #0]
 80047fe:	71fb      	strb	r3, [r7, #7]
 8004800:	4613      	mov	r3, r2
 8004802:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	795b      	ldrb	r3, [r3, #5]
 8004808:	2b02      	cmp	r3, #2
 800480a:	d103      	bne.n	8004814 <cdcd_open+0x20>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	799b      	ldrb	r3, [r3, #6]
 8004810:	2b02      	cmp	r3, #2
 8004812:	d001      	beq.n	8004818 <cdcd_open+0x24>
 8004814:	2300      	movs	r3, #0
 8004816:	e206      	b.n	8004c26 <cdcd_open+0x432>
 8004818:	2300      	movs	r3, #0
 800481a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800481e:	2300      	movs	r3, #0
 8004820:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8004824:	e02a      	b.n	800487c <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8004826:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800482a:	22bc      	movs	r2, #188	@ 0xbc
 800482c:	fb02 f303 	mul.w	r3, r2, r3
 8004830:	4aa7      	ldr	r2, [pc, #668]	@ (8004ad0 <cdcd_open+0x2dc>)
 8004832:	4413      	add	r3, r2
 8004834:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 8004838:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800483c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004840:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 8004844:	429a      	cmp	r2, r3
 8004846:	d011      	beq.n	800486c <cdcd_open+0x78>
 8004848:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800484c:	7b9b      	ldrb	r3, [r3, #14]
 800484e:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 8004852:	429a      	cmp	r2, r3
 8004854:	d00a      	beq.n	800486c <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004856:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800485a:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 800485c:	f897 208f 	ldrb.w	r2, [r7, #143]	@ 0x8f
 8004860:	429a      	cmp	r2, r3
 8004862:	d106      	bne.n	8004872 <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004864:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8004868:	2b00      	cmp	r3, #0
 800486a:	d002      	beq.n	8004872 <cdcd_open+0x7e>
      return idx;
 800486c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8004870:	e009      	b.n	8004886 <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004872:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8004876:	3301      	adds	r3, #1
 8004878:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800487c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0d0      	beq.n	8004826 <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 8004884:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 8004886:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 800488a:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00c      	beq.n	80048ac <cdcd_open+0xb8>
 8004892:	4b90      	ldr	r3, [pc, #576]	@ (8004ad4 <cdcd_open+0x2e0>)
 8004894:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004898:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d000      	beq.n	80048a8 <cdcd_open+0xb4>
 80048a6:	be00      	bkpt	0x0000
 80048a8:	2300      	movs	r3, #0
 80048aa:	e1bc      	b.n	8004c26 <cdcd_open+0x432>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 80048ac:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 80048b0:	22bc      	movs	r2, #188	@ 0xbc
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	4a86      	ldr	r2, [pc, #536]	@ (8004ad0 <cdcd_open+0x2dc>)
 80048b8:	4413      	add	r3, r2
 80048ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 80048be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80048c2:	79fa      	ldrb	r2, [r7, #7]
 80048c4:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	789a      	ldrb	r2, [r3, #2]
 80048ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80048ce:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  const uint8_t *desc_end = p_desc + max_len;
 80048d6:	88bb      	ldrh	r3, [r7, #4]
 80048d8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80048dc:	4413      	add	r3, r2
 80048de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 80048e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  return desc8 + desc8[DESC_OFFSET_LEN];
 80048f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80048fc:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 80048fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8004902:	e00b      	b.n	800491c <cdcd_open+0x128>
 8004904:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004908:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint8_t const* desc8 = (uint8_t const*) desc;
 800490a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800490c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 800490e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	461a      	mov	r2, r3
 8004914:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004916:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8004918:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800491c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004920:	677b      	str	r3, [r7, #116]	@ 0x74
 8004922:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004926:	673b      	str	r3, [r7, #112]	@ 0x70
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8004928:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800492a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800492c:	429a      	cmp	r2, r3
 800492e:	d20d      	bcs.n	800494c <cdcd_open+0x158>
 8004930:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004932:	66fb      	str	r3, [r7, #108]	@ 0x6c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004934:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004936:	66bb      	str	r3, [r7, #104]	@ 0x68
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004938:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	461a      	mov	r2, r3
 800493e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004940:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8004942:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004944:	429a      	cmp	r2, r3
 8004946:	d301      	bcc.n	800494c <cdcd_open+0x158>
 8004948:	2301      	movs	r3, #1
 800494a:	e000      	b.n	800494e <cdcd_open+0x15a>
 800494c:	2300      	movs	r3, #0
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8004954:	2b00      	cmp	r3, #0
 8004956:	d007      	beq.n	8004968 <cdcd_open+0x174>
 8004958:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800495c:	667b      	str	r3, [r7, #100]	@ 0x64
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800495e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004960:	3301      	adds	r3, #1
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	2b24      	cmp	r3, #36	@ 0x24
 8004966:	d0cd      	beq.n	8004904 <cdcd_open+0x110>
 8004968:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800496c:	663b      	str	r3, [r7, #96]	@ 0x60
 800496e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004970:	3301      	adds	r3, #1
 8004972:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8004974:	2b05      	cmp	r3, #5
 8004976:	d12e      	bne.n	80049d6 <cdcd_open+0x1e2>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8004978:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800497c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8004980:	79fb      	ldrb	r3, [r7, #7]
 8004982:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8004986:	4618      	mov	r0, r3
 8004988:	f002 fdb2 	bl	80074f0 <usbd_edpt_open>
 800498c:	4603      	mov	r3, r0
 800498e:	f083 0301 	eor.w	r3, r3, #1
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00c      	beq.n	80049b2 <cdcd_open+0x1be>
 8004998:	4b4e      	ldr	r3, [pc, #312]	@ (8004ad4 <cdcd_open+0x2e0>)
 800499a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800499e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0301 	and.w	r3, r3, #1
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d000      	beq.n	80049ae <cdcd_open+0x1ba>
 80049ac:	be00      	bkpt	0x0000
 80049ae:	2300      	movs	r3, #0
 80049b0:	e139      	b.n	8004c26 <cdcd_open+0x432>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 80049b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80049b6:	789a      	ldrb	r2, [r3, #2]
 80049b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80049bc:	709a      	strb	r2, [r3, #2]
 80049be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint8_t const* desc8 = (uint8_t const*) desc;
 80049c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return desc8 + desc8[DESC_OFFSET_LEN];
 80049c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049d0:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 80049d2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80049d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049da:	657b      	str	r3, [r7, #84]	@ 0x54
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80049dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049de:	3301      	adds	r3, #1
 80049e0:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	f040 811a 	bne.w	8004c1c <cdcd_open+0x428>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 80049e8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80049ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 80049f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80049f4:	795b      	ldrb	r3, [r3, #5]
 80049f6:	2b0a      	cmp	r3, #10
 80049f8:	f040 8110 	bne.w	8004c1c <cdcd_open+0x428>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 80049fc:	2300      	movs	r3, #0
 80049fe:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 8004a02:	e0f5      	b.n	8004bf0 <cdcd_open+0x3fc>
 8004a04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a08:	653b      	str	r3, [r7, #80]	@ 0x50
 8004a0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8004a10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004a12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d20d      	bcs.n	8004a34 <cdcd_open+0x240>
 8004a18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004a1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a1e:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004a20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a22:	781b      	ldrb	r3, [r3, #0]
 8004a24:	461a      	mov	r2, r3
 8004a26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a28:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8004a2a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d301      	bcc.n	8004a34 <cdcd_open+0x240>
 8004a30:	2301      	movs	r3, #1
 8004a32:	e000      	b.n	8004a36 <cdcd_open+0x242>
 8004a34:	2300      	movs	r3, #0
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8004a3c:	f083 0301 	eor.w	r3, r3, #1
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	f040 80dd 	bne.w	8004c02 <cdcd_open+0x40e>
 8004a48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a4c:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004a52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a54:	781b      	ldrb	r3, [r3, #0]
 8004a56:	461a      	mov	r2, r3
 8004a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a5a:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8004a5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8004a60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a64:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8004a68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a6c:	785b      	ldrb	r3, [r3, #1]
 8004a6e:	2b05      	cmp	r3, #5
 8004a70:	d107      	bne.n	8004a82 <cdcd_open+0x28e>
 8004a72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004a76:	78db      	ldrb	r3, [r3, #3]
 8004a78:	f003 0303 	and.w	r3, r3, #3
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d00c      	beq.n	8004a9c <cdcd_open+0x2a8>
 8004a82:	4b14      	ldr	r3, [pc, #80]	@ (8004ad4 <cdcd_open+0x2e0>)
 8004a84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d000      	beq.n	8004a98 <cdcd_open+0x2a4>
 8004a96:	be00      	bkpt	0x0000
 8004a98:	2300      	movs	r3, #0
 8004a9a:	e0c4      	b.n	8004c26 <cdcd_open+0x432>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8004a9c:	79fb      	ldrb	r3, [r7, #7]
 8004a9e:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f002 fd24 	bl	80074f0 <usbd_edpt_open>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f083 0301 	eor.w	r3, r3, #1
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d011      	beq.n	8004ad8 <cdcd_open+0x2e4>
 8004ab4:	4b07      	ldr	r3, [pc, #28]	@ (8004ad4 <cdcd_open+0x2e0>)
 8004ab6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004aba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d000      	beq.n	8004aca <cdcd_open+0x2d6>
 8004ac8:	be00      	bkpt	0x0000
 8004aca:	2300      	movs	r3, #0
 8004acc:	e0ab      	b.n	8004c26 <cdcd_open+0x432>
 8004ace:	bf00      	nop
 8004ad0:	20000740 	.word	0x20000740
 8004ad4:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8004ad8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004adc:	789b      	ldrb	r3, [r3, #2]
 8004ade:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8004ae2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004ae6:	09db      	lsrs	r3, r3, #7
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d135      	bne.n	8004b5a <cdcd_open+0x366>
          tu_edpt_stream_t *stream_tx = &p_cdc->tx_stream;
 8004aee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004af2:	330c      	adds	r3, #12
 8004af4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004af8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004afe:	79fb      	ldrb	r3, [r7, #7]
 8004b00:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8004b04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s->hwid    = hwid;
 8004b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b0c:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004b10:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 8004b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b14:	789a      	ldrb	r2, [r3, #2]
 8004b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b18:	709a      	strb	r2, [r3, #2]
 8004b1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	889b      	ldrh	r3, [r3, #4]
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b28:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 8004b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b2c:	809a      	strh	r2, [r3, #4]
}
 8004b2e:	bf00      	nop

          tu_edpt_stream_open(stream_tx, rhport, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8004b30:	4b3f      	ldr	r3, [pc, #252]	@ (8004c30 <cdcd_open+0x43c>)
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d004      	beq.n	8004b48 <cdcd_open+0x354>
            tu_edpt_stream_write_xfer(stream_tx); // flush pending data
 8004b3e:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8004b42:	f005 fc39 	bl	800a3b8 <tu_edpt_stream_write_xfer>
 8004b46:	e04e      	b.n	8004be6 <cdcd_open+0x3f2>
 8004b48:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b4c:	627b      	str	r3, [r7, #36]	@ 0x24

TU_ATTR_ALWAYS_INLINE static inline void tu_edpt_stream_clear(tu_edpt_stream_t *s) {
  tu_fifo_clear(&s->ff);
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b50:	330c      	adds	r3, #12
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 fb75 	bl	8005242 <tu_fifo_clear>
}
 8004b58:	e045      	b.n	8004be6 <cdcd_open+0x3f2>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->rx_stream;
 8004b5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004b5e:	3324      	adds	r3, #36	@ 0x24
 8004b60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004b64:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b68:	623b      	str	r3, [r7, #32]
 8004b6a:	79fb      	ldrb	r3, [r7, #7]
 8004b6c:	77fb      	strb	r3, [r7, #31]
 8004b6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b72:	61bb      	str	r3, [r7, #24]
  s->hwid    = hwid;
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	7ffa      	ldrb	r2, [r7, #31]
 8004b78:	701a      	strb	r2, [r3, #0]
  s->ep_addr = desc_ep->bEndpointAddress;
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	789a      	ldrb	r2, [r3, #2]
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
 8004b80:	709a      	strb	r2, [r3, #2]
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	617b      	str	r3, [r7, #20]
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	889b      	ldrh	r3, [r3, #4]
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b90:	b29a      	uxth	r2, r3
  s->mps = tu_edpt_packet_size(desc_ep);
 8004b92:	6a3b      	ldr	r3, [r7, #32]
 8004b94:	809a      	strh	r2, [r3, #4]
}
 8004b96:	bf00      	nop

          tu_edpt_stream_open(stream_rx, rhport, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8004b98:	4b25      	ldr	r3, [pc, #148]	@ (8004c30 <cdcd_open+0x43c>)
 8004b9a:	781b      	ldrb	r3, [r3, #0]
 8004b9c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	f083 0301 	eor.w	r3, r3, #1
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d008      	beq.n	8004bbe <cdcd_open+0x3ca>
 8004bac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004bb0:	613b      	str	r3, [r7, #16]
  tu_fifo_clear(&s->ff);
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	330c      	adds	r3, #12
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	f000 fb43 	bl	8005242 <tu_fifo_clear>
}
 8004bbc:	bf00      	nop
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(stream_rx) > 0, 0); // prepare for incoming data
 8004bbe:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8004bc2:	f005 fd0d 	bl	800a5e0 <tu_edpt_stream_read_xfer>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10c      	bne.n	8004be6 <cdcd_open+0x3f2>
 8004bcc:	4b19      	ldr	r3, [pc, #100]	@ (8004c34 <cdcd_open+0x440>)
 8004bce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004bd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d000      	beq.n	8004be2 <cdcd_open+0x3ee>
 8004be0:	be00      	bkpt	0x0000
 8004be2:	2300      	movs	r3, #0
 8004be4:	e01f      	b.n	8004c26 <cdcd_open+0x432>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8004be6:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8004bea:	3301      	adds	r3, #1
 8004bec:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
 8004bf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bf4:	791b      	ldrb	r3, [r3, #4]
 8004bf6:	f897 20c3 	ldrb.w	r2, [r7, #195]	@ 0xc3
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	f4ff af02 	bcc.w	8004a04 <cdcd_open+0x210>
 8004c00:	e000      	b.n	8004c04 <cdcd_open+0x410>
          break;
 8004c02:	bf00      	nop
 8004c04:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004c08:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	461a      	mov	r2, r3
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8004c18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8004c1c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	b29b      	uxth	r3, r3
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	37c8      	adds	r7, #200	@ 0xc8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	20000024 	.word	0x20000024
 8004c34:	e000edf0 	.word	0xe000edf0

08004c38 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	@ 0x28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	4603      	mov	r3, r0
 8004c40:	603a      	str	r2, [r7, #0]
 8004c42:	71fb      	strb	r3, [r7, #7]
 8004c44:	460b      	mov	r3, r1
 8004c46:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b20      	cmp	r3, #32
 8004c54:	d001      	beq.n	8004c5a <cdcd_control_xfer_cb+0x22>
 8004c56:	2300      	movs	r3, #0
 8004c58:	e0d9      	b.n	8004e0e <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004c60:	e014      	b.n	8004c8c <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8004c62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c66:	22bc      	movs	r2, #188	@ 0xbc
 8004c68:	fb02 f303 	mul.w	r3, r2, r3
 8004c6c:	4a6a      	ldr	r2, [pc, #424]	@ (8004e18 <cdcd_control_xfer_cb+0x1e0>)
 8004c6e:	4413      	add	r3, r2
 8004c70:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8004c72:	6a3b      	ldr	r3, [r7, #32]
 8004c74:	785b      	ldrb	r3, [r3, #1]
 8004c76:	461a      	mov	r2, r3
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	889b      	ldrh	r3, [r3, #4]
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d009      	beq.n	8004c96 <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8004c82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c86:	3301      	adds	r3, #1
 8004c88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0e6      	beq.n	8004c62 <cdcd_control_xfer_cb+0x2a>
 8004c94:	e000      	b.n	8004c98 <cdcd_control_xfer_cb+0x60>
      break;
 8004c96:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8004c98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d001      	beq.n	8004ca4 <cdcd_control_xfer_cb+0x6c>
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	e0b4      	b.n	8004e0e <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	785b      	ldrb	r3, [r3, #1]
 8004ca8:	3b20      	subs	r3, #32
 8004caa:	2b03      	cmp	r3, #3
 8004cac:	f200 80a5 	bhi.w	8004dfa <cdcd_control_xfer_cb+0x1c2>
 8004cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb8 <cdcd_control_xfer_cb+0x80>)
 8004cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb6:	bf00      	nop
 8004cb8:	08004cc9 	.word	0x08004cc9
 8004cbc:	08004cf9 	.word	0x08004cf9
 8004cc0:	08004d11 	.word	0x08004d11
 8004cc4:	08004dcf 	.word	0x08004dcf
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8004cc8:	79bb      	ldrb	r3, [r7, #6]
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d107      	bne.n	8004cde <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004cce:	6a3b      	ldr	r3, [r7, #32]
 8004cd0:	1d1a      	adds	r2, r3, #4
 8004cd2:	79f8      	ldrb	r0, [r7, #7]
 8004cd4:	2307      	movs	r3, #7
 8004cd6:	6839      	ldr	r1, [r7, #0]
 8004cd8:	f002 feee 	bl	8007ab8 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8004cdc:	e08f      	b.n	8004dfe <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004cde:	79bb      	ldrb	r3, [r7, #6]
 8004ce0:	2b03      	cmp	r3, #3
 8004ce2:	f040 808c 	bne.w	8004dfe <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8004ce6:	6a3b      	ldr	r3, [r7, #32]
 8004ce8:	1d1a      	adds	r2, r3, #4
 8004cea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004cee:	4611      	mov	r1, r2
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7ff fc03 	bl	80044fc <tud_cdc_line_coding_cb>
      break;
 8004cf6:	e082      	b.n	8004dfe <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8004cf8:	79bb      	ldrb	r3, [r7, #6]
 8004cfa:	2b01      	cmp	r3, #1
 8004cfc:	f040 8081 	bne.w	8004e02 <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8004d00:	6a3b      	ldr	r3, [r7, #32]
 8004d02:	1d1a      	adds	r2, r3, #4
 8004d04:	79f8      	ldrb	r0, [r7, #7]
 8004d06:	2307      	movs	r3, #7
 8004d08:	6839      	ldr	r1, [r7, #0]
 8004d0a:	f002 fed5 	bl	8007ab8 <tud_control_xfer>
      }
      break;
 8004d0e:	e078      	b.n	8004e02 <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8004d10:	79bb      	ldrb	r3, [r7, #6]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d105      	bne.n	8004d22 <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8004d16:	79fb      	ldrb	r3, [r7, #7]
 8004d18:	6839      	ldr	r1, [r7, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f002 fe48 	bl	80079b0 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8004d20:	e071      	b.n	8004e06 <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004d22:	79bb      	ldrb	r3, [r7, #6]
 8004d24:	2b03      	cmp	r3, #3
 8004d26:	d16e      	bne.n	8004e06 <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	885b      	ldrh	r3, [r3, #2]
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	613b      	str	r3, [r7, #16]
 8004d30:	2300      	movs	r3, #0
 8004d32:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8004d34:	7bfb      	ldrb	r3, [r7, #15]
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	fa22 f303 	lsr.w	r3, r2, r3
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	bf14      	ite	ne
 8004d44:	2301      	movne	r3, #1
 8004d46:	2300      	moveq	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	885b      	ldrh	r3, [r3, #2]
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	61bb      	str	r3, [r7, #24]
 8004d54:	2301      	movs	r3, #1
 8004d56:	75fb      	strb	r3, [r7, #23]
 8004d58:	7dfb      	ldrb	r3, [r7, #23]
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	bf14      	ite	ne
 8004d68:	2301      	movne	r3, #1
 8004d6a:	2300      	moveq	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	885b      	ldrh	r3, [r3, #2]
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	b2da      	uxtb	r2, r3
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8004d7c:	4b27      	ldr	r3, [pc, #156]	@ (8004e1c <cdcd_control_xfer_cb+0x1e4>)
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	f003 0304 	and.w	r3, r3, #4
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d013      	beq.n	8004db2 <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, !dtr);
 8004d8a:	6a3b      	ldr	r3, [r7, #32]
 8004d8c:	f103 0218 	add.w	r2, r3, #24
 8004d90:	7ffb      	ldrb	r3, [r7, #31]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	bf14      	ite	ne
 8004d96:	2301      	movne	r3, #1
 8004d98:	2300      	moveq	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	f083 0301 	eor.w	r3, r3, #1
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	4619      	mov	r1, r3
 8004daa:	4610      	mov	r0, r2
 8004dac:	f000 fa59 	bl	8005262 <tu_fifo_set_overwritable>
 8004db0:	e005      	b.n	8004dbe <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->tx_stream.ff, false);
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	3318      	adds	r3, #24
 8004db6:	2100      	movs	r1, #0
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 fa52 	bl	8005262 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8004dbe:	7fba      	ldrb	r2, [r7, #30]
 8004dc0:	7ff9      	ldrb	r1, [r7, #31]
 8004dc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7ff fb89 	bl	80044de <tud_cdc_line_state_cb>
      break;
 8004dcc:	e01b      	b.n	8004e06 <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8004dce:	79bb      	ldrb	r3, [r7, #6]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d105      	bne.n	8004de0 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8004dd4:	79fb      	ldrb	r3, [r7, #7]
 8004dd6:	6839      	ldr	r1, [r7, #0]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f002 fde9 	bl	80079b0 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8004dde:	e014      	b.n	8004e0a <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8004de0:	79bb      	ldrb	r3, [r7, #6]
 8004de2:	2b03      	cmp	r3, #3
 8004de4:	d111      	bne.n	8004e0a <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	885b      	ldrh	r3, [r3, #2]
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004df0:	4611      	mov	r1, r2
 8004df2:	4618      	mov	r0, r3
 8004df4:	f7ff fb8e 	bl	8004514 <tud_cdc_send_break_cb>
      break;
 8004df8:	e007      	b.n	8004e0a <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e007      	b.n	8004e0e <cdcd_control_xfer_cb+0x1d6>
      break;
 8004dfe:	bf00      	nop
 8004e00:	e004      	b.n	8004e0c <cdcd_control_xfer_cb+0x1d4>
      break;
 8004e02:	bf00      	nop
 8004e04:	e002      	b.n	8004e0c <cdcd_control_xfer_cb+0x1d4>
      break;
 8004e06:	bf00      	nop
 8004e08:	e000      	b.n	8004e0c <cdcd_control_xfer_cb+0x1d4>
      break;
 8004e0a:	bf00      	nop
  }

  return true;
 8004e0c:	2301      	movs	r3, #1
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3728      	adds	r7, #40	@ 0x28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	20000740 	.word	0x20000740
 8004e1c:	20000024 	.word	0x20000024

08004e20 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b098      	sub	sp, #96	@ 0x60
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	603b      	str	r3, [r7, #0]
 8004e28:	4603      	mov	r3, r0
 8004e2a:	71fb      	strb	r3, [r7, #7]
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	71bb      	strb	r3, [r7, #6]
 8004e30:	4613      	mov	r3, r2
 8004e32:	717b      	strb	r3, [r7, #5]
 8004e34:	79bb      	ldrb	r3, [r7, #6]
 8004e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004e40:	e026      	b.n	8004e90 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8004e42:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004e46:	22bc      	movs	r2, #188	@ 0xbc
 8004e48:	fb02 f303 	mul.w	r3, r2, r3
 8004e4c:	4a7b      	ldr	r2, [pc, #492]	@ (800503c <cdcd_xfer_cb+0x21c>)
 8004e4e:	4413      	add	r3, r2
 8004e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 8004e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e54:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004e58:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d00f      	beq.n	8004e80 <cdcd_xfer_cb+0x60>
 8004e60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e62:	7b9b      	ldrb	r3, [r3, #14]
 8004e64:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d009      	beq.n	8004e80 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004e6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e6e:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->rx_stream.ep_addr || ep_addr == p_cdc->tx_stream.ep_addr ||
 8004e70:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d106      	bne.n	8004e86 <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8004e78:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <cdcd_xfer_cb+0x66>
      return idx;
 8004e80:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004e84:	e009      	b.n	8004e9a <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8004e86:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004e90:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d0d4      	beq.n	8004e42 <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8004e98:	23ff      	movs	r3, #255	@ 0xff
  (void)rhport;
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8004e9a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8004e9e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00a      	beq.n	8004ebc <cdcd_xfer_cb+0x9c>
 8004ea6:	4b66      	ldr	r3, [pc, #408]	@ (8005040 <cdcd_xfer_cb+0x220>)
 8004ea8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004eaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d000      	beq.n	8004eb8 <cdcd_xfer_cb+0x98>
 8004eb6:	be00      	bkpt	0x0000
 8004eb8:	2300      	movs	r3, #0
 8004eba:	e0ba      	b.n	8005032 <cdcd_xfer_cb+0x212>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8004ebc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004ec0:	22bc      	movs	r2, #188	@ 0xbc
 8004ec2:	fb02 f303 	mul.w	r3, r2, r3
 8004ec6:	4a5d      	ldr	r2, [pc, #372]	@ (800503c <cdcd_xfer_cb+0x21c>)
 8004ec8:	4413      	add	r3, r2
 8004eca:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->rx_stream;
 8004ecc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ece:	3324      	adds	r3, #36	@ 0x24
 8004ed0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->tx_stream;
 8004ed2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ed4:	330c      	adds	r3, #12
 8004ed6:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8004ed8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eda:	789b      	ldrb	r3, [r3, #2]
 8004edc:	79ba      	ldrb	r2, [r7, #6]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	f040 8088 	bne.w	8004ff4 <cdcd_xfer_cb+0x1d4>
 8004ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	637b      	str	r3, [r7, #52]	@ 0x34
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s);

// Complete read transfer by writing EP -> FIFO. Must be called in the transfer complete callback
TU_ATTR_ALWAYS_INLINE static inline
void tu_edpt_stream_read_xfer_complete(tu_edpt_stream_t* s, uint32_t xferred_bytes) {
  if (s->ep_buf != NULL) {
 8004eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d010      	beq.n	8004f16 <cdcd_xfer_cb+0xf6>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t)xferred_bytes);
 8004ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef6:	f103 020c 	add.w	r2, r3, #12
 8004efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004f00:	b289      	uxth	r1, r1
 8004f02:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f06:	460b      	mov	r3, r1
 8004f08:	857b      	strh	r3, [r7, #42]	@ 0x2a
// Write API
//--------------------------------------------------------------------+
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode);
bool     tu_fifo_write(tu_fifo_t *f, const void *data);
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_write_n(tu_fifo_t *f, const void *data, uint16_t n) {
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8004f0a:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f12:	f000 fcfe 	bl	8005912 <tu_fifo_write_n_access_mode>
  }
}
 8004f16:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 8004f18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f1a:	7adb      	ldrb	r3, [r3, #11]
 8004f1c:	2bff      	cmp	r3, #255	@ 0xff
 8004f1e:	d04a      	beq.n	8004fb6 <cdcd_xfer_cb+0x196>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8004f20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f22:	330c      	adds	r3, #12
 8004f24:	f107 020c 	add.w	r2, r7, #12
 8004f28:	4611      	mov	r1, r2
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fec0 	bl	8005cb0 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8004f30:	8abb      	ldrh	r3, [r7, #20]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d005      	beq.n	8004f42 <cdcd_xfer_cb+0x122>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 8004f36:	69ba      	ldr	r2, [r7, #24]
 8004f38:	8abb      	ldrh	r3, [r7, #20]
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	4413      	add	r3, r2
 8004f3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f40:	e00a      	b.n	8004f58 <cdcd_xfer_cb+0x138>
      } else if (buf_info.linear.len > 0) {
 8004f42:	89bb      	ldrh	r3, [r7, #12]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d005      	beq.n	8004f54 <cdcd_xfer_cb+0x134>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	89bb      	ldrh	r3, [r7, #12]
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	4413      	add	r3, r2
 8004f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f52:	e001      	b.n	8004f58 <cdcd_xfer_cb+0x138>
      } else {
        ptr = NULL;                                      // no data
 8004f54:	2300      	movs	r3, #0
 8004f56:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 8004f58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d02b      	beq.n	8004fb6 <cdcd_xfer_cb+0x196>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8004f5e:	2300      	movs	r3, #0
 8004f60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004f62:	e022      	b.n	8004faa <cdcd_xfer_cb+0x18a>
          if (p_cdc->wanted_char == (char)*ptr) {
 8004f64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f66:	7ada      	ldrb	r2, [r3, #11]
 8004f68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d108      	bne.n	8004f82 <cdcd_xfer_cb+0x162>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8004f70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f72:	7ada      	ldrb	r2, [r3, #11]
 8004f74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004f78:	4611      	mov	r1, r2
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7ff fa8b 	bl	8004496 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8004f80:	e019      	b.n	8004fb6 <cdcd_xfer_cb+0x196>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d105      	bne.n	8004f96 <cdcd_xfer_cb+0x176>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	89bb      	ldrh	r3, [r7, #12]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	4413      	add	r3, r2
 8004f92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f94:	e006      	b.n	8004fa4 <cdcd_xfer_cb+0x184>
          } else if (ptr == buf_info.linear.ptr) {
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d00a      	beq.n	8004fb4 <cdcd_xfer_cb+0x194>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8004f9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fa0:	3b01      	subs	r3, #1
 8004fa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8004fa4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004faa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d3d8      	bcc.n	8004f64 <cdcd_xfer_cb+0x144>
 8004fb2:	e000      	b.n	8004fb6 <cdcd_xfer_cb+0x196>
            break;                                         // reached the beginning
 8004fb4:	bf00      	nop
 8004fb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_fifo_empty(&s->ff);
 8004fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fbc:	330c      	adds	r3, #12
 8004fbe:	623b      	str	r3, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_depth(const tu_fifo_t *f) {
  return f->depth;
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_empty(const tu_fifo_t *f) {
  const uint16_t wr_idx = f->wr_idx;
 8004fc0:	6a3b      	ldr	r3, [r7, #32]
 8004fc2:	891b      	ldrh	r3, [r3, #8]
 8004fc4:	83fb      	strh	r3, [r7, #30]
  const uint16_t rd_idx = f->rd_idx;
 8004fc6:	6a3b      	ldr	r3, [r7, #32]
 8004fc8:	895b      	ldrh	r3, [r3, #10]
 8004fca:	83bb      	strh	r3, [r7, #28]
  return wr_idx == rd_idx;
 8004fcc:	8bfa      	ldrh	r2, [r7, #30]
 8004fce:	8bbb      	ldrh	r3, [r7, #28]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	bf0c      	ite	eq
 8004fd4:	2301      	moveq	r3, #1
 8004fd6:	2300      	movne	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 8004fda:	f083 0301 	eor.w	r3, r3, #1
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d004      	beq.n	8004fee <cdcd_xfer_cb+0x1ce>
      tud_cdc_rx_cb(itf);
 8004fe4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff fa49 	bl	8004480 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(stream_rx); // prepare for more data
 8004fee:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004ff0:	f005 faf6 	bl	800a5e0 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 8004ff4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ff6:	789b      	ldrb	r3, [r3, #2]
 8004ff8:	79ba      	ldrb	r2, [r7, #6]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d10e      	bne.n	800501c <cdcd_xfer_cb+0x1fc>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8004ffe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005002:	4618      	mov	r0, r3
 8005004:	f7ff fa55 	bl	80044b2 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(stream_tx)) {
 8005008:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800500a:	f005 f9d5 	bl	800a3b8 <tu_edpt_stream_write_xfer>
 800500e:	4603      	mov	r3, r0
 8005010:	2b00      	cmp	r3, #0
 8005012:	d103      	bne.n	800501c <cdcd_xfer_cb+0x1fc>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(stream_tx, xferred_bytes);
 8005014:	6839      	ldr	r1, [r7, #0]
 8005016:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8005018:	f005 f980 	bl	800a31c <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 800501c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800501e:	789b      	ldrb	r3, [r3, #2]
 8005020:	79ba      	ldrb	r2, [r7, #6]
 8005022:	429a      	cmp	r2, r3
 8005024:	d104      	bne.n	8005030 <cdcd_xfer_cb+0x210>
    tud_cdc_notify_complete_cb(itf);
 8005026:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800502a:	4618      	mov	r0, r3
 800502c:	f7ff fa4c 	bl	80044c8 <tud_cdc_notify_complete_cb>
  }

  return true;
 8005030:	2301      	movs	r3, #1
}
 8005032:	4618      	mov	r0, r3
 8005034:	3760      	adds	r7, #96	@ 0x60
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	20000740 	.word	0x20000740
 8005040:	e000edf0 	.word	0xe000edf0

08005044 <dfu_rtd_init>:
//--------------------------------------------------------------------+

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void dfu_rtd_init(void) {
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
}
 8005048:	bf00      	nop
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <dfu_rtd_deinit>:

bool dfu_rtd_deinit(void) {
 8005052:	b480      	push	{r7}
 8005054:	af00      	add	r7, sp, #0
  return true;
 8005056:	2301      	movs	r3, #1
}
 8005058:	4618      	mov	r0, r3
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <dfu_rtd_reset>:

void dfu_rtd_reset(uint8_t rhport) {
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	4603      	mov	r3, r0
 800506a:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <dfu_rtd_open>:

uint16_t dfu_rtd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 8005078:	b480      	push	{r7}
 800507a:	b08b      	sub	sp, #44	@ 0x2c
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	6039      	str	r1, [r7, #0]
 8005082:	71fb      	strb	r3, [r7, #7]
 8005084:	4613      	mov	r3, r2
 8005086:	80bb      	strh	r3, [r7, #4]
  (void) rhport;
  (void) max_len;

  // Ensure this is DFU Runtime
  TU_VERIFY((itf_desc->bInterfaceSubClass == TUD_DFU_APP_SUBCLASS) &&
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	799b      	ldrb	r3, [r3, #6]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d103      	bne.n	8005098 <dfu_rtd_open+0x20>
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	79db      	ldrb	r3, [r3, #7]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d001      	beq.n	800509c <dfu_rtd_open+0x24>
 8005098:	2300      	movs	r3, #0
 800509a:	e025      	b.n	80050e8 <dfu_rtd_open+0x70>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	4413      	add	r3, r2
            (itf_desc->bInterfaceProtocol == DFU_PROTOCOL_RT), 0);

  uint8_t const * p_desc = tu_desc_next( itf_desc );
 80050ae:	623b      	str	r3, [r7, #32]
  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 80050b0:	2309      	movs	r3, #9
 80050b2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	3301      	adds	r3, #1
 80050bc:	781b      	ldrb	r3, [r3, #0]

  if ( TUSB_DESC_FUNCTIONAL == tu_desc_type(p_desc) )
 80050be:	2b21      	cmp	r3, #33	@ 0x21
 80050c0:	d111      	bne.n	80050e6 <dfu_rtd_open+0x6e>
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	60bb      	str	r3, [r7, #8]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	781b      	ldrb	r3, [r3, #0]
  {
    drv_len += tu_desc_len(p_desc);
 80050ca:	461a      	mov	r2, r3
 80050cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80050ce:	4413      	add	r3, r2
 80050d0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	461a      	mov	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	4413      	add	r3, r2
    p_desc   = tu_desc_next(p_desc);
 80050e4:	623b      	str	r3, [r7, #32]
  }

  return drv_len;
 80050e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	372c      	adds	r7, #44	@ 0x2c
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <dfu_rtd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool dfu_rtd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b088      	sub	sp, #32
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	4603      	mov	r3, r0
 80050fc:	603a      	str	r2, [r7, #0]
 80050fe:	71fb      	strb	r3, [r7, #7]
 8005100:	460b      	mov	r3, r1
 8005102:	71bb      	strb	r3, [r7, #6]
  // nothing to do with DATA or ACK stage
  if ( stage != CONTROL_STAGE_SETUP ) return true;
 8005104:	79bb      	ldrb	r3, [r7, #6]
 8005106:	2b01      	cmp	r3, #1
 8005108:	d001      	beq.n	800510e <dfu_rtd_control_xfer_cb+0x1a>
 800510a:	2301      	movs	r3, #1
 800510c:	e062      	b.n	80051d4 <dfu_rtd_control_xfer_cb+0xe0>

  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	f003 031f 	and.w	r3, r3, #31
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b01      	cmp	r3, #1
 800511a:	d001      	beq.n	8005120 <dfu_rtd_control_xfer_cb+0x2c>
 800511c:	2300      	movs	r3, #0
 800511e:	e059      	b.n	80051d4 <dfu_rtd_control_xfer_cb+0xe0>

  // dfu-util will try to claim the interface with SET_INTERFACE request before sending DFU request
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10a      	bne.n	8005144 <dfu_rtd_control_xfer_cb+0x50>
       TUSB_REQ_SET_INTERFACE == request->bRequest )
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	785b      	ldrb	r3, [r3, #1]
  if ( TUSB_REQ_TYPE_STANDARD == request->bmRequestType_bit.type &&
 8005132:	2b0b      	cmp	r3, #11
 8005134:	d106      	bne.n	8005144 <dfu_rtd_control_xfer_cb+0x50>
  {
    tud_control_status(rhport, request);
 8005136:	79fb      	ldrb	r3, [r7, #7]
 8005138:	6839      	ldr	r1, [r7, #0]
 800513a:	4618      	mov	r0, r3
 800513c:	f002 fc38 	bl	80079b0 <tud_control_status>
    return true;
 8005140:	2301      	movs	r3, #1
 8005142:	e047      	b.n	80051d4 <dfu_rtd_control_xfer_cb+0xe0>
  }

  // Handle class request only from here
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800514c:	b2db      	uxtb	r3, r3
 800514e:	2b20      	cmp	r3, #32
 8005150:	d001      	beq.n	8005156 <dfu_rtd_control_xfer_cb+0x62>
 8005152:	2300      	movs	r3, #0
 8005154:	e03e      	b.n	80051d4 <dfu_rtd_control_xfer_cb+0xe0>

  switch (request->bRequest)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	785b      	ldrb	r3, [r3, #1]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d002      	beq.n	8005164 <dfu_rtd_control_xfer_cb+0x70>
 800515e:	2b03      	cmp	r3, #3
 8005160:	d008      	beq.n	8005174 <dfu_rtd_control_xfer_cb+0x80>
 8005162:	e034      	b.n	80051ce <dfu_rtd_control_xfer_cb+0xda>
  {
    case DFU_REQUEST_DETACH:
    {
      TU_LOG_DRV("  DFU RT Request: DETACH\r\n");
      tud_control_status(rhport, request);
 8005164:	79fb      	ldrb	r3, [r7, #7]
 8005166:	6839      	ldr	r1, [r7, #0]
 8005168:	4618      	mov	r0, r3
 800516a:	f002 fc21 	bl	80079b0 <tud_control_status>
      tud_dfu_runtime_reboot_to_dfu_cb();
 800516e:	f7fb fd89 	bl	8000c84 <tud_dfu_runtime_reboot_to_dfu_cb>
    }
    break;
 8005172:	e02e      	b.n	80051d2 <dfu_rtd_control_xfer_cb+0xde>
 8005174:	f107 0308 	add.w	r3, r7, #8
 8005178:	61fb      	str	r3, [r7, #28]
 800517a:	2306      	movs	r3, #6
 800517c:	61bb      	str	r3, [r7, #24]
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	2306      	movs	r3, #6
 8005184:	613b      	str	r3, [r7, #16]
  if (dest == NULL) {
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d102      	bne.n	8005192 <dfu_rtd_control_xfer_cb+0x9e>
    return -1;
 800518c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005190:	e011      	b.n	80051b6 <dfu_rtd_control_xfer_cb+0xc2>
  if (count == 0u) {
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d101      	bne.n	800519c <dfu_rtd_control_xfer_cb+0xa8>
    return 0;
 8005198:	2300      	movs	r3, #0
 800519a:	e00c      	b.n	80051b6 <dfu_rtd_control_xfer_cb+0xc2>
  if (count > destsz) {
 800519c:	69ba      	ldr	r2, [r7, #24]
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d202      	bcs.n	80051aa <dfu_rtd_control_xfer_cb+0xb6>
    return -1;
 80051a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051a8:	e005      	b.n	80051b6 <dfu_rtd_control_xfer_cb+0xc2>
  (void) memset(dest, ch, count);
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	6979      	ldr	r1, [r7, #20]
 80051ae:	69f8      	ldr	r0, [r7, #28]
 80051b0:	f005 fb0e 	bl	800a7d0 <memset>
  return 0;
 80051b4:	2300      	movs	r3, #0
    case DFU_REQUEST_GETSTATUS:
    {
      TU_LOG_DRV("  DFU RT Request: GETSTATUS\r\n");
      dfu_status_response_t resp;
      // Status = OK, Poll timeout is ignored during RT, State = APP_IDLE, IString = 0
      TU_VERIFY(tu_memset_s(&resp, sizeof(resp), 0x00, sizeof(resp))==0);
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <dfu_rtd_control_xfer_cb+0xca>
 80051ba:	2300      	movs	r3, #0
 80051bc:	e00a      	b.n	80051d4 <dfu_rtd_control_xfer_cb+0xe0>
      tud_control_xfer(rhport, request, &resp, sizeof(dfu_status_response_t));
 80051be:	f107 0208 	add.w	r2, r7, #8
 80051c2:	79f8      	ldrb	r0, [r7, #7]
 80051c4:	2306      	movs	r3, #6
 80051c6:	6839      	ldr	r1, [r7, #0]
 80051c8:	f002 fc76 	bl	8007ab8 <tud_control_xfer>
    }
    break;
 80051cc:	e001      	b.n	80051d2 <dfu_rtd_control_xfer_cb+0xde>

    default:
    {
      TU_LOG_DRV("  DFU RT Unexpected Request: %d\r\n", request->bRequest);
      return false; // stall unsupported request
 80051ce:	2300      	movs	r3, #0
 80051d0:	e000      	b.n	80051d4 <dfu_rtd_control_xfer_cb+0xe0>
    }
  }

  return true;
 80051d2:	2301      	movs	r3, #1
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3720      	adds	r7, #32
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 80051dc:	b480      	push	{r7}
 80051de:	b085      	sub	sp, #20
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	4611      	mov	r1, r2
 80051e8:	461a      	mov	r2, r3
 80051ea:	460b      	mov	r3, r1
 80051ec:	80fb      	strh	r3, [r7, #6]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 80051f2:	88fb      	ldrh	r3, [r7, #6]
 80051f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051f8:	d901      	bls.n	80051fe <tu_fifo_config+0x22>
    return false;
 80051fa:	2300      	movs	r3, #0
 80051fc:	e01b      	b.n	8005236 <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	68ba      	ldr	r2, [r7, #8]
 8005202:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	88fa      	ldrh	r2, [r7, #6]
 8005208:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800520a:	88bb      	ldrh	r3, [r7, #4]
 800520c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005210:	b299      	uxth	r1, r3
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	88d3      	ldrh	r3, [r2, #6]
 8005216:	f361 030e 	bfi	r3, r1, #0, #15
 800521a:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	79d3      	ldrb	r3, [r2, #7]
 8005220:	7e39      	ldrb	r1, [r7, #24]
 8005222:	f361 13c7 	bfi	r3, r1, #7, #1
 8005226:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8005234:	2301      	movs	r3, #1
}
 8005236:	4618      	mov	r0, r3
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr

08005242 <tu_fifo_clear>:

// clear fifo by resetting read and write indices
void tu_fifo_clear(tu_fifo_t *f) {
 8005242:	b480      	push	{r7}
 8005244:	b083      	sub	sp, #12
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 8005256:	bf00      	nop
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr

08005262 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
void tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 8005262:	b480      	push	{r7}
 8005264:	b083      	sub	sp, #12
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	460b      	mov	r3, r1
 800526c:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	79db      	ldrb	r3, [r3, #7]
 8005272:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005276:	b2db      	uxtb	r3, r3
 8005278:	78fa      	ldrb	r2, [r7, #3]
 800527a:	429a      	cmp	r2, r3
 800527c:	d006      	beq.n	800528c <tu_fifo_set_overwritable+0x2a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	79d3      	ldrb	r3, [r2, #7]
 8005282:	78f9      	ldrb	r1, [r7, #3]
 8005284:	f361 13c7 	bfi	r3, r1, #7, #1
 8005288:	71d3      	strb	r3, [r2, #7]
 800528a:	e000      	b.n	800528e <tu_fifo_set_overwritable+0x2c>
    return;
 800528c:	bf00      	nop

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 800528e:	370c      	adds	r7, #12
 8005290:	46bd      	mov	sp, r7
 8005292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005296:	4770      	bx	lr

08005298 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 8005298:	b580      	push	{r7, lr}
 800529a:	b08a      	sub	sp, #40	@ 0x28
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	4613      	mov	r3, r2
 80052a4:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 80052a6:	88fb      	ldrh	r3, [r7, #6]
 80052a8:	089b      	lsrs	r3, r3, #2
 80052aa:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 80052ac:	e00d      	b.n	80052ca <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	623b      	str	r3, [r7, #32]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	61fb      	str	r3, [r7, #28]
 80052b8:	6a3b      	ldr	r3, [r7, #32]
 80052ba:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	601a      	str	r2, [r3, #0]
}
 80052c2:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	3304      	adds	r3, #4
 80052c8:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 80052ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80052cc:	1e5a      	subs	r2, r3, #1
 80052ce:	84fa      	strh	r2, [r7, #38]	@ 0x26
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1ec      	bne.n	80052ae <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 80052d4:	88fb      	ldrh	r3, [r7, #6]
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 80052e0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 80052ee:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80052f2:	f107 0314 	add.w	r3, r7, #20
 80052f6:	4619      	mov	r1, r3
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f005 fa9d 	bl	800a838 <memcpy>
  }
}
 80052fe:	bf00      	nop
 8005300:	3728      	adds	r7, #40	@ 0x28
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 8005306:	b580      	push	{r7, lr}
 8005308:	b088      	sub	sp, #32
 800530a:	af00      	add	r7, sp, #0
 800530c:	60f8      	str	r0, [r7, #12]
 800530e:	60b9      	str	r1, [r7, #8]
 8005310:	4613      	mov	r3, r2
 8005312:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	089b      	lsrs	r3, r3, #2
 8005318:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800531a:	e008      	b.n	800532e <ff_pull_fixed_addr_rw32+0x28>
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	3304      	adds	r3, #4
 800532c:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800532e:	8bfb      	ldrh	r3, [r7, #30]
 8005330:	1e5a      	subs	r2, r3, #1
 8005332:	83fa      	strh	r2, [r7, #30]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1f1      	bne.n	800531c <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 8005338:	88fb      	ldrh	r3, [r7, #6]
 800533a:	b2db      	uxtb	r3, r3
 800533c:	f003 0303 	and.w	r3, r3, #3
 8005340:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8005342:	7f7b      	ldrb	r3, [r7, #29]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00b      	beq.n	8005360 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800534c:	7f7a      	ldrb	r2, [r7, #29]
 800534e:	f107 0314 	add.w	r3, r7, #20
 8005352:	68b9      	ldr	r1, [r7, #8]
 8005354:	4618      	mov	r0, r3
 8005356:	f005 fa6f 	bl	800a838 <memcpy>
    *reg_tx = tmp32;
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	601a      	str	r2, [r3, #0]
  }
}
 8005360:	bf00      	nop
 8005362:	3720      	adds	r7, #32
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 8005368:	b580      	push	{r7, lr}
 800536a:	b092      	sub	sp, #72	@ 0x48
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	4611      	mov	r1, r2
 8005374:	461a      	mov	r2, r3
 8005376:	460b      	mov	r3, r1
 8005378:	80fb      	strh	r3, [r7, #6]
 800537a:	4613      	mov	r3, r2
 800537c:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	889a      	ldrh	r2, [r3, #4]
 8005382:	88bb      	ldrh	r3, [r7, #4]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 8005388:	88fa      	ldrh	r2, [r7, #6]
 800538a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	88db      	ldrh	r3, [r3, #6]
 8005394:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005398:	b29b      	uxth	r3, r3
 800539a:	461a      	mov	r2, r3
 800539c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800539e:	fb13 f302 	smulbb	r3, r3, r2
 80053a2:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	88db      	ldrh	r3, [r3, #6]
 80053a8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	461a      	mov	r2, r3
 80053b0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80053b2:	fb13 f302 	smulbb	r3, r3, r2
 80053b6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	88ba      	ldrh	r2, [r7, #4]
 80053c0:	68f9      	ldr	r1, [r7, #12]
 80053c2:	88c9      	ldrh	r1, [r1, #6]
 80053c4:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80053c8:	b289      	uxth	r1, r1
 80053ca:	fb01 f202 	mul.w	r2, r1, r2
 80053ce:	4413      	add	r3, r2
 80053d0:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 80053d2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d002      	beq.n	80053e0 <ff_push_n+0x78>
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d023      	beq.n	8005426 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80053de:	e0ba      	b.n	8005556 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 80053e0:	88fa      	ldrh	r2, [r7, #6]
 80053e2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d80d      	bhi.n	8005404 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 80053e8:	88fb      	ldrh	r3, [r7, #6]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	88d2      	ldrh	r2, [r2, #6]
 80053ee:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80053f2:	b292      	uxth	r2, r2
 80053f4:	fb02 f303 	mul.w	r3, r2, r3
 80053f8:	461a      	mov	r2, r3
 80053fa:	68b9      	ldr	r1, [r7, #8]
 80053fc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80053fe:	f005 fa1b 	bl	800a838 <memcpy>
      break;
 8005402:	e0a8      	b.n	8005556 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 8005404:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005406:	461a      	mov	r2, r3
 8005408:	68b9      	ldr	r1, [r7, #8]
 800540a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800540c:	f005 fa14 	bl	800a838 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	6818      	ldr	r0, [r3, #0]
 8005414:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	4413      	add	r3, r2
 800541a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800541e:	4619      	mov	r1, r3
 8005420:	f005 fa0a 	bl	800a838 <memcpy>
      break;
 8005424:	e097      	b.n	8005556 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800542a:	88fa      	ldrh	r2, [r7, #6]
 800542c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800542e:	429a      	cmp	r2, r3
 8005430:	d80f      	bhi.n	8005452 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	88db      	ldrh	r3, [r3, #6]
 8005436:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800543a:	b29b      	uxth	r3, r3
 800543c:	461a      	mov	r2, r3
 800543e:	88fb      	ldrh	r3, [r7, #6]
 8005440:	fb13 f302 	smulbb	r3, r3, r2
 8005444:	b29b      	uxth	r3, r3
 8005446:	461a      	mov	r2, r3
 8005448:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800544a:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800544c:	f7ff ff24 	bl	8005298 <ff_push_fixed_addr_rw32>
      break;
 8005450:	e080      	b.n	8005554 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8005452:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005454:	f023 0303 	bic.w	r3, r3, #3
 8005458:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800545a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800545c:	461a      	mov	r2, r3
 800545e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005460:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005462:	f7ff ff19 	bl	8005298 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8005466:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800546a:	4413      	add	r3, r2
 800546c:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800546e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005470:	b2db      	uxtb	r3, r3
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800547a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800547e:	2b00      	cmp	r3, #0
 8005480:	d05a      	beq.n	8005538 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8005482:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8005486:	b29b      	uxth	r3, r3
 8005488:	f1c3 0304 	rsb	r3, r3, #4
 800548c:	b29a      	uxth	r2, r3
 800548e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005492:	82fb      	strh	r3, [r7, #22]
 8005494:	4613      	mov	r3, r2
 8005496:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8005498:	8afa      	ldrh	r2, [r7, #22]
 800549a:	8abb      	ldrh	r3, [r7, #20]
 800549c:	4293      	cmp	r3, r2
 800549e:	bf28      	it	cs
 80054a0:	4613      	movcs	r3, r2
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 80054a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054b4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80054b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80054ba:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80054be:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 80054c2:	61fb      	str	r3, [r7, #28]
 80054c4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80054c8:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 80054ca:	2300      	movs	r3, #0
 80054cc:	76bb      	strb	r3, [r7, #26]
 80054ce:	e00b      	b.n	80054e8 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 80054d0:	7ebb      	ldrb	r3, [r7, #26]
 80054d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054d4:	4413      	add	r3, r2
 80054d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054d8:	b2d2      	uxtb	r2, r2
 80054da:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 80054dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054de:	0a1b      	lsrs	r3, r3, #8
 80054e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 80054e2:	7ebb      	ldrb	r3, [r7, #26]
 80054e4:	3301      	adds	r3, #1
 80054e6:	76bb      	strb	r3, [r7, #26]
 80054e8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80054ec:	7ebb      	ldrb	r3, [r7, #26]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d8ee      	bhi.n	80054d0 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 80054f2:	2300      	movs	r3, #0
 80054f4:	767b      	strb	r3, [r7, #25]
 80054f6:	e00b      	b.n	8005510 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 80054f8:	7e7b      	ldrb	r3, [r7, #25]
 80054fa:	69fa      	ldr	r2, [r7, #28]
 80054fc:	4413      	add	r3, r2
 80054fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005500:	b2d2      	uxtb	r2, r2
 8005502:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8005504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005506:	0a1b      	lsrs	r3, r3, #8
 8005508:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800550a:	7e7b      	ldrb	r3, [r7, #25]
 800550c:	3301      	adds	r3, #1
 800550e:	767b      	strb	r3, [r7, #25]
 8005510:	7efa      	ldrb	r2, [r7, #27]
 8005512:	7e7b      	ldrb	r3, [r7, #25]
 8005514:	429a      	cmp	r2, r3
 8005516:	d8ef      	bhi.n	80054f8 <ff_push_n+0x190>
}
 8005518:	bf00      	nop
          wrap_bytes -= remrem;
 800551a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800551e:	b29b      	uxth	r3, r3
 8005520:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005532:	4413      	add	r3, r2
 8005534:	643b      	str	r3, [r7, #64]	@ 0x40
 8005536:	e002      	b.n	800553e <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800553e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005542:	2b00      	cmp	r3, #0
 8005544:	d006      	beq.n	8005554 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 8005546:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800554a:	461a      	mov	r2, r3
 800554c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800554e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005550:	f7ff fea2 	bl	8005298 <ff_push_fixed_addr_rw32>
      break;
 8005554:	bf00      	nop
  }
}
 8005556:	bf00      	nop
 8005558:	3748      	adds	r7, #72	@ 0x48
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}

0800555e <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800555e:	b580      	push	{r7, lr}
 8005560:	b092      	sub	sp, #72	@ 0x48
 8005562:	af00      	add	r7, sp, #0
 8005564:	60f8      	str	r0, [r7, #12]
 8005566:	60b9      	str	r1, [r7, #8]
 8005568:	4611      	mov	r1, r2
 800556a:	461a      	mov	r2, r3
 800556c:	460b      	mov	r3, r1
 800556e:	80fb      	strh	r3, [r7, #6]
 8005570:	4613      	mov	r3, r2
 8005572:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	889a      	ldrh	r2, [r3, #4]
 8005578:	88bb      	ldrh	r3, [r7, #4]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800557e:	88fa      	ldrh	r2, [r7, #6]
 8005580:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	88db      	ldrh	r3, [r3, #6]
 800558a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800558e:	b29b      	uxth	r3, r3
 8005590:	461a      	mov	r2, r3
 8005592:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005594:	fb13 f302 	smulbb	r3, r3, r2
 8005598:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	88db      	ldrh	r3, [r3, #6]
 800559e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	461a      	mov	r2, r3
 80055a6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80055a8:	fb13 f302 	smulbb	r3, r3, r2
 80055ac:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	88ba      	ldrh	r2, [r7, #4]
 80055b6:	68f9      	ldr	r1, [r7, #12]
 80055b8:	88c9      	ldrh	r1, [r1, #6]
 80055ba:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80055be:	b289      	uxth	r1, r1
 80055c0:	fb01 f202 	mul.w	r2, r1, r2
 80055c4:	4413      	add	r3, r2
 80055c6:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 80055c8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d002      	beq.n	80055d6 <ff_pull_n+0x78>
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d023      	beq.n	800561c <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80055d4:	e0c7      	b.n	8005766 <ff_pull_n+0x208>
      if (n <= lin_count) {
 80055d6:	88fa      	ldrh	r2, [r7, #6]
 80055d8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80055da:	429a      	cmp	r2, r3
 80055dc:	d80d      	bhi.n	80055fa <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 80055de:	88fb      	ldrh	r3, [r7, #6]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	88d2      	ldrh	r2, [r2, #6]
 80055e4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80055e8:	b292      	uxth	r2, r2
 80055ea:	fb02 f303 	mul.w	r3, r2, r3
 80055ee:	461a      	mov	r2, r3
 80055f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055f2:	68b8      	ldr	r0, [r7, #8]
 80055f4:	f005 f920 	bl	800a838 <memcpy>
      break;
 80055f8:	e0b5      	b.n	8005766 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 80055fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80055fc:	461a      	mov	r2, r3
 80055fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005600:	68b8      	ldr	r0, [r7, #8]
 8005602:	f005 f919 	bl	800a838 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 8005606:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	18d0      	adds	r0, r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005614:	4619      	mov	r1, r3
 8005616:	f005 f90f 	bl	800a838 <memcpy>
      break;
 800561a:	e0a4      	b.n	8005766 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8005620:	88fa      	ldrh	r2, [r7, #6]
 8005622:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005624:	429a      	cmp	r2, r3
 8005626:	d80f      	bhi.n	8005648 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	88db      	ldrh	r3, [r3, #6]
 800562c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005630:	b29b      	uxth	r3, r3
 8005632:	461a      	mov	r2, r3
 8005634:	88fb      	ldrh	r3, [r7, #6]
 8005636:	fb13 f302 	smulbb	r3, r3, r2
 800563a:	b29b      	uxth	r3, r3
 800563c:	461a      	mov	r2, r3
 800563e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005640:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005642:	f7ff fe60 	bl	8005306 <ff_pull_fixed_addr_rw32>
      break;
 8005646:	e08d      	b.n	8005764 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8005648:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800564a:	f023 0303 	bic.w	r3, r3, #3
 800564e:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 8005650:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005652:	461a      	mov	r2, r3
 8005654:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005656:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005658:	f7ff fe55 	bl	8005306 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800565c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800565e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005660:	4413      	add	r3, r2
 8005662:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8005664:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005666:	b2db      	uxtb	r3, r3
 8005668:	f003 0303 	and.w	r3, r3, #3
 800566c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8005670:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8005674:	2b00      	cmp	r3, #0
 8005676:	d067      	beq.n	8005748 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8005678:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800567c:	b29b      	uxth	r3, r3
 800567e:	f1c3 0304 	rsb	r3, r3, #4
 8005682:	b29a      	uxth	r2, r3
 8005684:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005688:	827b      	strh	r3, [r7, #18]
 800568a:	4613      	mov	r3, r2
 800568c:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800568e:	8a7a      	ldrh	r2, [r7, #18]
 8005690:	8a3b      	ldrh	r3, [r7, #16]
 8005692:	4293      	cmp	r3, r2
 8005694:	bf28      	it	cs
 8005696:	4613      	movcs	r3, r2
 8005698:	b29b      	uxth	r3, r3
 800569a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056a4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80056a6:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80056aa:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80056ae:	623b      	str	r3, [r7, #32]
 80056b0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80056b4:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 80056b6:	2300      	movs	r3, #0
 80056b8:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 80056ba:	2300      	movs	r3, #0
 80056bc:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 80056be:	2300      	movs	r3, #0
 80056c0:	75bb      	strb	r3, [r7, #22]
 80056c2:	e010      	b.n	80056e6 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 80056c4:	7dbb      	ldrb	r3, [r7, #22]
 80056c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056c8:	4413      	add	r3, r2
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	461a      	mov	r2, r3
 80056ce:	7dfb      	ldrb	r3, [r7, #23]
 80056d0:	fa02 f303 	lsl.w	r3, r2, r3
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	61bb      	str	r3, [r7, #24]
    shift += 8;
 80056da:	7dfb      	ldrb	r3, [r7, #23]
 80056dc:	3308      	adds	r3, #8
 80056de:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 80056e0:	7dbb      	ldrb	r3, [r7, #22]
 80056e2:	3301      	adds	r3, #1
 80056e4:	75bb      	strb	r3, [r7, #22]
 80056e6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80056ea:	7dbb      	ldrb	r3, [r7, #22]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d8e9      	bhi.n	80056c4 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 80056f0:	2300      	movs	r3, #0
 80056f2:	757b      	strb	r3, [r7, #21]
 80056f4:	e010      	b.n	8005718 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 80056f6:	7d7b      	ldrb	r3, [r7, #21]
 80056f8:	6a3a      	ldr	r2, [r7, #32]
 80056fa:	4413      	add	r3, r2
 80056fc:	781b      	ldrb	r3, [r3, #0]
 80056fe:	461a      	mov	r2, r3
 8005700:	7dfb      	ldrb	r3, [r7, #23]
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	69ba      	ldr	r2, [r7, #24]
 8005708:	4313      	orrs	r3, r2
 800570a:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800570c:	7dfb      	ldrb	r3, [r7, #23]
 800570e:	3308      	adds	r3, #8
 8005710:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 8005712:	7d7b      	ldrb	r3, [r7, #21]
 8005714:	3301      	adds	r3, #1
 8005716:	757b      	strb	r3, [r7, #21]
 8005718:	7ffa      	ldrb	r2, [r7, #31]
 800571a:	7d7b      	ldrb	r3, [r7, #21]
 800571c:	429a      	cmp	r2, r3
 800571e:	d8ea      	bhi.n	80056f6 <ff_pull_n+0x198>
  return result;
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 8005724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005726:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005728:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800572a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800572e:	b29b      	uxth	r3, r3
 8005730:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8005742:	4413      	add	r3, r2
 8005744:	643b      	str	r3, [r7, #64]	@ 0x40
 8005746:	e002      	b.n	800574e <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800574e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005752:	2b00      	cmp	r3, #0
 8005754:	d006      	beq.n	8005764 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 8005756:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800575a:	461a      	mov	r2, r3
 800575c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800575e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005760:	f7ff fdd1 	bl	8005306 <ff_pull_fixed_addr_rw32>
      break;
 8005764:	bf00      	nop
  }
}
 8005766:	bf00      	nop
 8005768:	3748      	adds	r7, #72	@ 0x48
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <advance_index>:
// Index Helper
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset) {
 800576e:	b480      	push	{r7}
 8005770:	b085      	sub	sp, #20
 8005772:	af00      	add	r7, sp, #0
 8005774:	4603      	mov	r3, r0
 8005776:	80fb      	strh	r3, [r7, #6]
 8005778:	460b      	mov	r3, r1
 800577a:	80bb      	strh	r3, [r7, #4]
 800577c:	4613      	mov	r3, r2
 800577e:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t)(idx + offset);
 8005780:	88ba      	ldrh	r2, [r7, #4]
 8005782:	887b      	ldrh	r3, [r7, #2]
 8005784:	4413      	add	r3, r2
 8005786:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8005788:	88ba      	ldrh	r2, [r7, #4]
 800578a:	89fb      	ldrh	r3, [r7, #14]
 800578c:	429a      	cmp	r2, r3
 800578e:	d804      	bhi.n	800579a <advance_index+0x2c>
 8005790:	89fa      	ldrh	r2, [r7, #14]
 8005792:	88fb      	ldrh	r3, [r7, #6]
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	429a      	cmp	r2, r3
 8005798:	db08      	blt.n	80057ac <advance_index+0x3e>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800579a:	88fb      	ldrh	r3, [r7, #6]
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	b29b      	uxth	r3, r3
 80057a0:	425b      	negs	r3, r3
 80057a2:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 80057a4:	89fa      	ldrh	r2, [r7, #14]
 80057a6:	89bb      	ldrh	r3, [r7, #12]
 80057a8:	4413      	add	r3, r2
 80057aa:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 80057ac:	89fb      	ldrh	r3, [r7, #14]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <correct_read_index>:
  return idx;
}

// Works on local copies of w
// When an overwritable fifo is overflowed, rd_idx will be re-index so that it forms a full fifo
static uint16_t correct_read_index(tu_fifo_t *f, uint16_t wr_idx) {
 80057ba:	b480      	push	{r7}
 80057bc:	b085      	sub	sp, #20
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
 80057c2:	460b      	mov	r3, r1
 80057c4:	807b      	strh	r3, [r7, #2]
  uint16_t rd_idx;
  if (wr_idx >= f->depth) {
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	889b      	ldrh	r3, [r3, #4]
 80057ca:	887a      	ldrh	r2, [r7, #2]
 80057cc:	429a      	cmp	r2, r3
 80057ce:	d305      	bcc.n	80057dc <correct_read_index+0x22>
    rd_idx = wr_idx - f->depth;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	889b      	ldrh	r3, [r3, #4]
 80057d4:	887a      	ldrh	r2, [r7, #2]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	81fb      	strh	r3, [r7, #14]
 80057da:	e004      	b.n	80057e6 <correct_read_index+0x2c>
  } else {
    rd_idx = wr_idx + f->depth;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	889a      	ldrh	r2, [r3, #4]
 80057e0:	887b      	ldrh	r3, [r7, #2]
 80057e2:	4413      	add	r3, r2
 80057e4:	81fb      	strh	r3, [r7, #14]
  }

  f->rd_idx = rd_idx;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	89fa      	ldrh	r2, [r7, #14]
 80057ea:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80057ec:	89fb      	ldrh	r3, [r7, #14]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr

080057fa <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 80057fa:	b580      	push	{r7, lr}
 80057fc:	b08c      	sub	sp, #48	@ 0x30
 80057fe:	af02      	add	r7, sp, #8
 8005800:	60f8      	str	r0, [r7, #12]
 8005802:	60b9      	str	r1, [r7, #8]
 8005804:	4611      	mov	r1, r2
 8005806:	461a      	mov	r2, r3
 8005808:	460b      	mov	r3, r1
 800580a:	80fb      	strh	r3, [r7, #6]
 800580c:	4613      	mov	r3, r2
 800580e:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	889b      	ldrh	r3, [r3, #4]
 8005814:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005816:	88bb      	ldrh	r3, [r7, #4]
 8005818:	843b      	strh	r3, [r7, #32]
 800581a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800581c:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800581e:	8c3a      	ldrh	r2, [r7, #32]
 8005820:	8bfb      	ldrh	r3, [r7, #30]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	2b00      	cmp	r3, #0
 800582a:	db02      	blt.n	8005832 <tu_fifo_peek_n_access_mode+0x38>
    return (uint16_t)diff;
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	b29b      	uxth	r3, r3
 8005830:	e006      	b.n	8005840 <tu_fifo_peek_n_access_mode+0x46>
    return (uint16_t)(2 * depth + diff);
 8005832:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005834:	005b      	lsls	r3, r3, #1
 8005836:	b29a      	uxth	r2, r3
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	b29b      	uxth	r3, r3
 800583c:	4413      	add	r3, r2
 800583e:	b29b      	uxth	r3, r3
 8005840:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8005842:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005844:	2b00      	cmp	r3, #0
 8005846:	d101      	bne.n	800584c <tu_fifo_peek_n_access_mode+0x52>
    return 0; // nothing to peek
 8005848:	2300      	movs	r3, #0
 800584a:	e02f      	b.n	80058ac <tu_fifo_peek_n_access_mode+0xb2>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	889b      	ldrh	r3, [r3, #4]
 8005850:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005852:	429a      	cmp	r2, r3
 8005854:	d909      	bls.n	800586a <tu_fifo_peek_n_access_mode+0x70>
    rd_idx = correct_read_index(f, wr_idx);
 8005856:	88bb      	ldrh	r3, [r7, #4]
 8005858:	4619      	mov	r1, r3
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f7ff ffad 	bl	80057ba <correct_read_index>
 8005860:	4603      	mov	r3, r0
 8005862:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	889b      	ldrh	r3, [r3, #4]
 8005868:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800586a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800586c:	88fb      	ldrh	r3, [r7, #6]
 800586e:	429a      	cmp	r2, r3
 8005870:	d201      	bcs.n	8005876 <tu_fifo_peek_n_access_mode+0x7c>
    n = count; // limit to available count
 8005872:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005874:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	889b      	ldrh	r3, [r3, #4]
 800587a:	82fb      	strh	r3, [r7, #22]
 800587c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800587e:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005880:	e003      	b.n	800588a <tu_fifo_peek_n_access_mode+0x90>
    idx -= depth;
 8005882:	8aba      	ldrh	r2, [r7, #20]
 8005884:	8afb      	ldrh	r3, [r7, #22]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 800588a:	8afa      	ldrh	r2, [r7, #22]
 800588c:	8abb      	ldrh	r3, [r7, #20]
 800588e:	429a      	cmp	r2, r3
 8005890:	d9f7      	bls.n	8005882 <tu_fifo_peek_n_access_mode+0x88>
  return idx;
 8005892:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005894:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8005896:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005898:	88fa      	ldrh	r2, [r7, #6]
 800589a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	460b      	mov	r3, r1
 80058a2:	68b9      	ldr	r1, [r7, #8]
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f7ff fe5a 	bl	800555e <ff_pull_n>

  return n;
 80058aa:	88fb      	ldrh	r3, [r7, #6]
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3728      	adds	r7, #40	@ 0x28
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af02      	add	r7, sp, #8
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	4611      	mov	r1, r2
 80058c0:	461a      	mov	r2, r3
 80058c2:	460b      	mov	r3, r1
 80058c4:	80fb      	strh	r3, [r7, #6]
 80058c6:	4613      	mov	r3, r2
 80058c8:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	891b      	ldrh	r3, [r3, #8]
 80058ce:	b298      	uxth	r0, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	895b      	ldrh	r3, [r3, #10]
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	88f9      	ldrh	r1, [r7, #6]
 80058d8:	797a      	ldrb	r2, [r7, #5]
 80058da:	9201      	str	r2, [sp, #4]
 80058dc:	9300      	str	r3, [sp, #0]
 80058de:	4603      	mov	r3, r0
 80058e0:	460a      	mov	r2, r1
 80058e2:	68b9      	ldr	r1, [r7, #8]
 80058e4:	68f8      	ldr	r0, [r7, #12]
 80058e6:	f7ff ff88 	bl	80057fa <tu_fifo_peek_n_access_mode>
 80058ea:	4603      	mov	r3, r0
 80058ec:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	8898      	ldrh	r0, [r3, #4]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	895b      	ldrh	r3, [r3, #10]
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	88fa      	ldrh	r2, [r7, #6]
 80058fa:	4619      	mov	r1, r3
 80058fc:	f7ff ff37 	bl	800576e <advance_index>
 8005900:	4603      	mov	r3, r0
 8005902:	461a      	mov	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 8005908:	88fb      	ldrh	r3, [r7, #6]
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8005912:	b580      	push	{r7, lr}
 8005914:	b094      	sub	sp, #80	@ 0x50
 8005916:	af02      	add	r7, sp, #8
 8005918:	60f8      	str	r0, [r7, #12]
 800591a:	60b9      	str	r1, [r7, #8]
 800591c:	4611      	mov	r1, r2
 800591e:	461a      	mov	r2, r3
 8005920:	460b      	mov	r3, r1
 8005922:	80fb      	strh	r3, [r7, #6]
 8005924:	4613      	mov	r3, r2
 8005926:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 8005928:	88fb      	ldrh	r3, [r7, #6]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800592e:	2300      	movs	r3, #0
 8005930:	e0c1      	b.n	8005ab6 <tu_fifo_write_n_access_mode+0x1a4>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	891b      	ldrh	r3, [r3, #8]
 8005936:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  uint16_t rd_idx = f->rd_idx;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	895b      	ldrh	r3, [r3, #10]
 800593e:	87fb      	strh	r3, [r7, #62]	@ 0x3e

  const uint8_t *buf8 = (const uint8_t *)data;
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	643b      	str	r3, [r7, #64]	@ 0x40

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	79db      	ldrb	r3, [r3, #7]
 8005948:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f083 0301 	eor.w	r3, r3, #1
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	d036      	beq.n	80059c6 <tu_fifo_write_n_access_mode+0xb4>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	889b      	ldrh	r3, [r3, #4]
 800595c:	867b      	strh	r3, [r7, #50]	@ 0x32
 800595e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005962:	863b      	strh	r3, [r7, #48]	@ 0x30
 8005964:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005966:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005968:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800596a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800596c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800596e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005970:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005972:	853b      	strh	r3, [r7, #40]	@ 0x28
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005974:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005976:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 800597c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597e:	2b00      	cmp	r3, #0
 8005980:	db02      	blt.n	8005988 <tu_fifo_write_n_access_mode+0x76>
    return (uint16_t)diff;
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005984:	b29b      	uxth	r3, r3
 8005986:	e006      	b.n	8005996 <tu_fifo_write_n_access_mode+0x84>
    return (uint16_t)(2 * depth + diff);
 8005988:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	b29a      	uxth	r2, r3
 800598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005990:	b29b      	uxth	r3, r3
 8005992:	4413      	add	r3, r2
 8005994:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8005996:	847b      	strh	r3, [r7, #34]	@ 0x22
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8005998:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800599a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800599c:	429a      	cmp	r2, r3
 800599e:	d904      	bls.n	80059aa <tu_fifo_write_n_access_mode+0x98>
 80059a0:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80059a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	e000      	b.n	80059ac <tu_fifo_write_n_access_mode+0x9a>
 80059aa:	2300      	movs	r3, #0
 80059ac:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80059ae:	88fb      	ldrh	r3, [r7, #6]
 80059b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80059b2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80059b4:	86bb      	strh	r3, [r7, #52]	@ 0x34
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80059b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80059b8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80059ba:	4293      	cmp	r3, r2
 80059bc:	bf28      	it	cs
 80059be:	4613      	movcs	r3, r2
 80059c0:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 80059c2:	80fb      	strh	r3, [r7, #6]
 80059c4:	e04d      	b.n	8005a62 <tu_fifo_write_n_access_mode+0x150>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	889b      	ldrh	r3, [r3, #4]
 80059ca:	88fa      	ldrh	r2, [r7, #6]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d318      	bcc.n	8005a02 <tu_fifo_write_n_access_mode+0xf0>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 80059d0:	797b      	ldrb	r3, [r7, #5]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10e      	bne.n	80059f4 <tu_fifo_write_n_access_mode+0xe2>
        buf8 += (n - f->depth) * f->item_size;
 80059d6:	88fb      	ldrh	r3, [r7, #6]
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	8892      	ldrh	r2, [r2, #4]
 80059dc:	1a9b      	subs	r3, r3, r2
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	88d2      	ldrh	r2, [r2, #6]
 80059e2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80059e6:	b292      	uxth	r2, r2
 80059e8:	fb02 f303 	mul.w	r3, r2, r3
 80059ec:	461a      	mov	r2, r3
 80059ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059f0:	4413      	add	r3, r2
 80059f2:	643b      	str	r3, [r7, #64]	@ 0x40
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	889b      	ldrh	r3, [r3, #4]
 80059f8:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 80059fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80059fc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005a00:	e02f      	b.n	8005a62 <tu_fifo_write_n_access_mode+0x150>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	889b      	ldrh	r3, [r3, #4]
 8005a06:	843b      	strh	r3, [r7, #32]
 8005a08:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005a0c:	83fb      	strh	r3, [r7, #30]
 8005a0e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005a10:	83bb      	strh	r3, [r7, #28]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005a12:	8bfa      	ldrh	r2, [r7, #30]
 8005a14:	8bbb      	ldrh	r3, [r7, #28]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	db02      	blt.n	8005a26 <tu_fifo_write_n_access_mode+0x114>
    return (uint16_t)diff;
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	e006      	b.n	8005a34 <tu_fifo_write_n_access_mode+0x122>
    return (uint16_t)(2 * depth + diff);
 8005a26:	8c3b      	ldrh	r3, [r7, #32]
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	4413      	add	r3, r2
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	87bb      	strh	r3, [r7, #60]	@ 0x3c
      if (overflowable_count + n >= 2 * f->depth) {
 8005a36:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8005a38:	88fb      	ldrh	r3, [r7, #6]
 8005a3a:	441a      	add	r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	889b      	ldrh	r3, [r3, #4]
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	429a      	cmp	r2, r3
 8005a44:	db0d      	blt.n	8005a62 <tu_fifo_write_n_access_mode+0x150>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	8898      	ldrh	r0, [r3, #4]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	889a      	ldrh	r2, [r3, #4]
 8005a4e:	88fb      	ldrh	r3, [r7, #6]
 8005a50:	1ad3      	subs	r3, r2, r3
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005a56:	4619      	mov	r1, r3
 8005a58:	f7ff fe89 	bl	800576e <advance_index>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8005a62:	88fb      	ldrh	r3, [r7, #6]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d025      	beq.n	8005ab4 <tu_fifo_write_n_access_mode+0x1a2>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	889b      	ldrh	r3, [r3, #4]
 8005a6c:	82fb      	strh	r3, [r7, #22]
 8005a6e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005a72:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005a74:	e003      	b.n	8005a7e <tu_fifo_write_n_access_mode+0x16c>
    idx -= depth;
 8005a76:	8aba      	ldrh	r2, [r7, #20]
 8005a78:	8afb      	ldrh	r3, [r7, #22]
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005a7e:	8afa      	ldrh	r2, [r7, #22]
 8005a80:	8abb      	ldrh	r3, [r7, #20]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d9f7      	bls.n	8005a76 <tu_fifo_write_n_access_mode+0x164>
  return idx;
 8005a86:	8abb      	ldrh	r3, [r7, #20]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005a88:	873b      	strh	r3, [r7, #56]	@ 0x38
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 8005a8a:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8005a8c:	88fa      	ldrh	r2, [r7, #6]
 8005a8e:	797b      	ldrb	r3, [r7, #5]
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	460b      	mov	r3, r1
 8005a94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f7ff fc66 	bl	8005368 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	889b      	ldrh	r3, [r3, #4]
 8005aa0:	88fa      	ldrh	r2, [r7, #6]
 8005aa2:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f7ff fe61 	bl	800576e <advance_index>
 8005aac:	4603      	mov	r3, r0
 8005aae:	461a      	mov	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8005ab4:	88fb      	ldrh	r3, [r7, #6]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3748      	adds	r7, #72	@ 0x48
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b08a      	sub	sp, #40	@ 0x28
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	60f8      	str	r0, [r7, #12]
 8005ac6:	60b9      	str	r1, [r7, #8]
 8005ac8:	4611      	mov	r1, r2
 8005aca:	461a      	mov	r2, r3
 8005acc:	460b      	mov	r3, r1
 8005ace:	80fb      	strh	r3, [r7, #6]
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	889b      	ldrh	r3, [r3, #4]
 8005ad8:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005ada:	88fb      	ldrh	r3, [r7, #6]
 8005adc:	843b      	strh	r3, [r7, #32]
 8005ade:	88bb      	ldrh	r3, [r7, #4]
 8005ae0:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005ae2:	8c3a      	ldrh	r2, [r7, #32]
 8005ae4:	8bfb      	ldrh	r3, [r7, #30]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8005aea:	69bb      	ldr	r3, [r7, #24]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	db02      	blt.n	8005af6 <ff_peek_local+0x38>
    return (uint16_t)diff;
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	e006      	b.n	8005b04 <ff_peek_local+0x46>
    return (uint16_t)(2 * depth + diff);
 8005af6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005af8:	005b      	lsls	r3, r3, #1
 8005afa:	b29a      	uxth	r2, r3
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	4413      	add	r3, r2
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8005b06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <ff_peek_local+0x52>
    return false; // nothing to peek
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	e030      	b.n	8005b72 <ff_peek_local+0xb4>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	889b      	ldrh	r3, [r3, #4]
 8005b14:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005b16:	429a      	cmp	r2, r3
 8005b18:	d906      	bls.n	8005b28 <ff_peek_local+0x6a>
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8005b1a:	88fb      	ldrh	r3, [r7, #6]
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f7ff fe4b 	bl	80057ba <correct_read_index>
 8005b24:	4603      	mov	r3, r0
 8005b26:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	889b      	ldrh	r3, [r3, #4]
 8005b2c:	82fb      	strh	r3, [r7, #22]
 8005b2e:	88bb      	ldrh	r3, [r7, #4]
 8005b30:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005b32:	e003      	b.n	8005b3c <ff_peek_local+0x7e>
    idx -= depth;
 8005b34:	8aba      	ldrh	r2, [r7, #20]
 8005b36:	8afb      	ldrh	r3, [r7, #22]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005b3c:	8afa      	ldrh	r2, [r7, #22]
 8005b3e:	8abb      	ldrh	r3, [r7, #20]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d9f7      	bls.n	8005b34 <ff_peek_local+0x76>
  return idx;
 8005b44:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005b46:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005b4e:	68f9      	ldr	r1, [r7, #12]
 8005b50:	88c9      	ldrh	r1, [r1, #6]
 8005b52:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8005b56:	b289      	uxth	r1, r1
 8005b58:	fb01 f202 	mul.w	r2, r1, r2
 8005b5c:	1899      	adds	r1, r3, r2
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	88db      	ldrh	r3, [r3, #6]
 8005b62:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	461a      	mov	r2, r3
 8005b6a:	68b8      	ldr	r0, [r7, #8]
 8005b6c:	f004 fe64 	bl	800a838 <memcpy>

  return true;
 8005b70:	2301      	movs	r3, #1
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3728      	adds	r7, #40	@ 0x28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b084      	sub	sp, #16
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
 8005b82:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	891b      	ldrh	r3, [r3, #8]
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	895b      	ldrh	r3, [r3, #10]
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	6839      	ldr	r1, [r7, #0]
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7ff ff93 	bl	8005abe <ff_peek_local>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 8005b9c:	7bfb      	ldrb	r3, [r7, #15]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00c      	beq.n	8005bbc <tu_fifo_read+0x42>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	8898      	ldrh	r0, [r3, #4]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	895b      	ldrh	r3, [r3, #10]
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	2201      	movs	r2, #1
 8005bae:	4619      	mov	r1, r3
 8005bb0:	f7ff fddd 	bl	800576e <advance_index>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8005bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3710      	adds	r7, #16
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b08a      	sub	sp, #40	@ 0x28
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	6078      	str	r0, [r7, #4]
 8005bce:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	891b      	ldrh	r3, [r3, #8]
 8005bd4:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	61fb      	str	r3, [r7, #28]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	8899      	ldrh	r1, [r3, #4]
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	891b      	ldrh	r3, [r3, #8]
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	895b      	ldrh	r3, [r3, #10]
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	8379      	strh	r1, [r7, #26]
 8005bec:	833a      	strh	r2, [r7, #24]
 8005bee:	82fb      	strh	r3, [r7, #22]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005bf0:	8b3a      	ldrh	r2, [r7, #24]
 8005bf2:	8afb      	ldrh	r3, [r7, #22]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	613b      	str	r3, [r7, #16]
  if (diff >= 0) {
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	db02      	blt.n	8005c04 <tu_fifo_write+0x3e>
    return (uint16_t)diff;
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	e006      	b.n	8005c12 <tu_fifo_write+0x4c>
    return (uint16_t)(2 * depth + diff);
 8005c04:	8b7b      	ldrh	r3, [r7, #26]
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	4413      	add	r3, r2
 8005c10:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8005c12:	69fa      	ldr	r2, [r7, #28]
 8005c14:	8892      	ldrh	r2, [r2, #4]
 8005c16:	4293      	cmp	r3, r2
 8005c18:	bf2c      	ite	cs
 8005c1a:	2301      	movcs	r3, #1
 8005c1c:	2300      	movcc	r3, #0
 8005c1e:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00d      	beq.n	8005c40 <tu_fifo_write+0x7a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	79db      	ldrb	r3, [r3, #7]
 8005c28:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	f083 0301 	eor.w	r3, r3, #1
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <tu_fifo_write+0x7a>
    ret = false;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005c3e:	e031      	b.n	8005ca4 <tu_fifo_write+0xde>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	889b      	ldrh	r3, [r3, #4]
 8005c44:	81fb      	strh	r3, [r7, #14]
 8005c46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c48:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8005c4a:	e003      	b.n	8005c54 <tu_fifo_write+0x8e>
    idx -= depth;
 8005c4c:	89ba      	ldrh	r2, [r7, #12]
 8005c4e:	89fb      	ldrh	r3, [r7, #14]
 8005c50:	1ad3      	subs	r3, r2, r3
 8005c52:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8005c54:	89fa      	ldrh	r2, [r7, #14]
 8005c56:	89bb      	ldrh	r3, [r7, #12]
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d9f7      	bls.n	8005c4c <tu_fifo_write+0x86>
  return idx;
 8005c5c:	89bb      	ldrh	r3, [r7, #12]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005c5e:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	88c9      	ldrh	r1, [r1, #6]
 8005c6a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8005c6e:	b289      	uxth	r1, r1
 8005c70:	fb01 f202 	mul.w	r2, r1, r2
 8005c74:	1898      	adds	r0, r3, r2
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	88db      	ldrh	r3, [r3, #6]
 8005c7a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	461a      	mov	r2, r3
 8005c82:	6839      	ldr	r1, [r7, #0]
 8005c84:	f004 fdd8 	bl	800a838 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	889b      	ldrh	r3, [r3, #4]
 8005c8c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005c8e:	2201      	movs	r2, #1
 8005c90:	4618      	mov	r0, r3
 8005c92:	f7ff fd6c 	bl	800576e <advance_index>
 8005c96:	4603      	mov	r3, r0
 8005c98:	461a      	mov	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 8005ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3728      	adds	r7, #40	@ 0x28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08a      	sub	sp, #40	@ 0x28
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	891b      	ldrh	r3, [r3, #8]
 8005cbe:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	895b      	ldrh	r3, [r3, #10]
 8005cc4:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	889b      	ldrh	r3, [r3, #4]
 8005cca:	83bb      	strh	r3, [r7, #28]
 8005ccc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005cce:	837b      	strh	r3, [r7, #26]
 8005cd0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005cd2:	833b      	strh	r3, [r7, #24]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005cd4:	8b7a      	ldrh	r2, [r7, #26]
 8005cd6:	8b3b      	ldrh	r3, [r7, #24]
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	617b      	str	r3, [r7, #20]
  if (diff >= 0) {
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	db02      	blt.n	8005ce8 <tu_fifo_get_read_info+0x38>
    return (uint16_t)diff;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	e006      	b.n	8005cf6 <tu_fifo_get_read_info+0x46>
    return (uint16_t)(2 * depth + diff);
 8005ce8:	8bbb      	ldrh	r3, [r7, #28]
 8005cea:	005b      	lsls	r3, r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	4413      	add	r3, r2
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	889b      	ldrh	r3, [r3, #4]
 8005cfc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d909      	bls.n	8005d16 <tu_fifo_get_read_info+0x66>
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8005d02:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005d04:	4619      	mov	r1, r3
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f7ff fd57 	bl	80057ba <correct_read_index>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	889b      	ldrh	r3, [r3, #4]
 8005d14:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 8005d16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10c      	bne.n	8005d36 <tu_fifo_get_read_info+0x86>
    info->linear.len  = 0;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2200      	movs	r2, #0
 8005d26:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2200      	movs	r2, #0
 8005d32:	60da      	str	r2, [r3, #12]
    return;
 8005d34:	e045      	b.n	8005dc2 <tu_fifo_get_read_info+0x112>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	889b      	ldrh	r3, [r3, #4]
 8005d3a:	81fb      	strh	r3, [r7, #14]
 8005d3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005d3e:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8005d40:	e003      	b.n	8005d4a <tu_fifo_get_read_info+0x9a>
    idx -= depth;
 8005d42:	89ba      	ldrh	r2, [r7, #12]
 8005d44:	89fb      	ldrh	r3, [r7, #14]
 8005d46:	1ad3      	subs	r3, r2, r3
 8005d48:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8005d4a:	89fa      	ldrh	r2, [r7, #14]
 8005d4c:	89bb      	ldrh	r3, [r7, #12]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d9f7      	bls.n	8005d42 <tu_fifo_get_read_info+0x92>
  return idx;
 8005d52:	89bb      	ldrh	r3, [r7, #12]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005d54:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	889b      	ldrh	r3, [r3, #4]
 8005d5a:	827b      	strh	r3, [r7, #18]
 8005d5c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d5e:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8005d60:	e003      	b.n	8005d6a <tu_fifo_get_read_info+0xba>
    idx -= depth;
 8005d62:	8a3a      	ldrh	r2, [r7, #16]
 8005d64:	8a7b      	ldrh	r3, [r7, #18]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8005d6a:	8a7a      	ldrh	r2, [r7, #18]
 8005d6c:	8a3b      	ldrh	r3, [r7, #16]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d9f7      	bls.n	8005d62 <tu_fifo_get_read_info+0xb2>
  return idx;
 8005d72:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005d74:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	8bfb      	ldrh	r3, [r7, #30]
 8005d7c:	441a      	add	r2, r3
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 8005d82:	8c3a      	ldrh	r2, [r7, #32]
 8005d84:	8bfb      	ldrh	r3, [r7, #30]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d909      	bls.n	8005d9e <tu_fifo_get_read_info+0xee>
    // Non wrapping case
    info->linear.len = cnt;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005d8e:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	2200      	movs	r2, #0
 8005d94:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	60da      	str	r2, [r3, #12]
 8005d9c:	e011      	b.n	8005dc2 <tu_fifo_get_read_info+0x112>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	889a      	ldrh	r2, [r3, #4]
 8005da2:	8bfb      	ldrh	r3, [r7, #30]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	b29a      	uxth	r2, r3
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	881b      	ldrh	r3, [r3, #0]
 8005db0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	60da      	str	r2, [r3, #12]
  }
}
 8005dc2:	3728      	adds	r7, #40	@ 0x28
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	4603      	mov	r3, r0
 8005dd0:	6039      	str	r1, [r7, #0]
 8005dd2:	71fb      	strb	r3, [r7, #7]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8005dd8:	bf00      	nop
 8005dda:	370c      	adds	r7, #12
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8005dec:	bf00      	nop
 8005dee:	370c      	adds	r7, #12
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
  return NULL;
}

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  return NULL;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	4603      	mov	r3, r0
 8005e10:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8005e20:	b480      	push	{r7}
 8005e22:	af00      	add	r7, sp, #0
}
 8005e24:	bf00      	nop
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr

08005e2e <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8005e2e:	b480      	push	{r7}
 8005e30:	af00      	add	r7, sp, #0
}
 8005e32:	bf00      	nop
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8005e3c:	b480      	push	{r7}
 8005e3e:	b083      	sub	sp, #12
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	4603      	mov	r3, r0
 8005e44:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8005e46:	bf00      	nop
 8005e48:	370c      	adds	r7, #12
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8005e52:	b480      	push	{r7}
 8005e54:	af00      	add	r7, sp, #0
}
 8005e56:	bf00      	nop
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8005e6a:	2301      	movs	r3, #1
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	701a      	strb	r2, [r3, #0]
  return NULL;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 8005e94:	b480      	push	{r7}
 8005e96:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 8005e98:	4b05      	ldr	r3, [pc, #20]	@ (8005eb0 <tud_mounted+0x1c>)
 8005e9a:	791b      	ldrb	r3, [r3, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	bf14      	ite	ne
 8005ea0:	2301      	movne	r3, #1
 8005ea2:	2300      	moveq	r3, #0
 8005ea4:	b2db      	uxtb	r3, r3
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr
 8005eb0:	200007fc 	.word	0x200007fc

08005eb4 <tud_suspended>:

bool tud_suspended(void) {
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 8005eb8:	4b06      	ldr	r3, [pc, #24]	@ (8005ed4 <tud_suspended+0x20>)
 8005eba:	789b      	ldrb	r3, [r3, #2]
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	bf14      	ite	ne
 8005ec2:	2301      	movne	r3, #1
 8005ec4:	2300      	moveq	r3, #0
 8005ec6:	b2db      	uxtb	r3, r3
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	200007fc 	.word	0x200007fc

08005ed8 <tud_inited>:

void tud_sof_cb_enable(bool en) {
  usbd_sof_enable(_usbd_rhport, SOF_CONSUMER_USER, en);
}

bool tud_inited(void) {
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8005edc:	4b05      	ldr	r3, [pc, #20]	@ (8005ef4 <tud_inited+0x1c>)
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	2bff      	cmp	r3, #255	@ 0xff
 8005ee2:	bf14      	ite	ne
 8005ee4:	2301      	movne	r3, #1
 8005ee6:	2300      	moveq	r3, #0
 8005ee8:	b2db      	uxtb	r3, r3
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr
 8005ef4:	20000025 	.word	0x20000025

08005ef8 <tud_rhport_init>:

bool tud_configure(uint8_t rhport, uint32_t cfg_id, const void* cfg_param) {
  return dcd_configure(rhport, cfg_id, cfg_param);
}

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b08e      	sub	sp, #56	@ 0x38
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	4603      	mov	r3, r0
 8005f00:	6039      	str	r1, [r7, #0]
 8005f02:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8005f04:	f7ff ffe8 	bl	8005ed8 <tud_inited>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d001      	beq.n	8005f12 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e0b0      	b.n	8006074 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10a      	bne.n	8005f2e <tud_rhport_init+0x36>
 8005f18:	4b58      	ldr	r3, [pc, #352]	@ (800607c <tud_rhport_init+0x184>)
 8005f1a:	61fb      	str	r3, [r7, #28]
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0301 	and.w	r3, r3, #1
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d000      	beq.n	8005f2a <tud_rhport_init+0x32>
 8005f28:	be00      	bkpt	0x0000
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	e0a2      	b.n	8006074 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8005f2e:	222f      	movs	r2, #47	@ 0x2f
 8005f30:	2100      	movs	r1, #0
 8005f32:	4853      	ldr	r0, [pc, #332]	@ (8006080 <tud_rhport_init+0x188>)
 8005f34:	f004 fc4c 	bl	800a7d0 <memset>
  _usbd_queued_setup = 0;
 8005f38:	4b52      	ldr	r3, [pc, #328]	@ (8006084 <tud_rhport_init+0x18c>)
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	701a      	strb	r2, [r3, #0]
 8005f3e:	4b52      	ldr	r3, [pc, #328]	@ (8006088 <tud_rhport_init+0x190>)
 8005f40:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8005f42:	bf00      	nop
 8005f44:	4b51      	ldr	r3, [pc, #324]	@ (800608c <tud_rhport_init+0x194>)
 8005f46:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff f978 	bl	8005242 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8005f52:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8005f54:	4a4e      	ldr	r2, [pc, #312]	@ (8006090 <tud_rhport_init+0x198>)
 8005f56:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8005f58:	4b4d      	ldr	r3, [pc, #308]	@ (8006090 <tud_rhport_init+0x198>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10a      	bne.n	8005f76 <tud_rhport_init+0x7e>
 8005f60:	4b46      	ldr	r3, [pc, #280]	@ (800607c <tud_rhport_init+0x184>)
 8005f62:	623b      	str	r3, [r7, #32]
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d000      	beq.n	8005f72 <tud_rhport_init+0x7a>
 8005f70:	be00      	bkpt	0x0000
 8005f72:	2300      	movs	r3, #0
 8005f74:	e07e      	b.n	8006074 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8005f76:	4847      	ldr	r0, [pc, #284]	@ (8006094 <tud_rhport_init+0x19c>)
 8005f78:	f7ff ff7e 	bl	8005e78 <usbd_app_driver_get_cb>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	4a46      	ldr	r2, [pc, #280]	@ (8006098 <tud_rhport_init+0x1a0>)
 8005f80:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8005f82:	4b44      	ldr	r3, [pc, #272]	@ (8006094 <tud_rhport_init+0x19c>)
 8005f84:	781b      	ldrb	r3, [r3, #0]
 8005f86:	2bfd      	cmp	r3, #253	@ 0xfd
 8005f88:	d90a      	bls.n	8005fa0 <tud_rhport_init+0xa8>
 8005f8a:	4b3c      	ldr	r3, [pc, #240]	@ (800607c <tud_rhport_init+0x184>)
 8005f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0301 	and.w	r3, r3, #1
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d000      	beq.n	8005f9c <tud_rhport_init+0xa4>
 8005f9a:	be00      	bkpt	0x0000
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	e069      	b.n	8006074 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005fa6:	e03f      	b.n	8006028 <tud_rhport_init+0x130>
 8005fa8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005fac:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005fb2:	4b38      	ldr	r3, [pc, #224]	@ (8006094 <tud_rhport_init+0x19c>)
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	7cfa      	ldrb	r2, [r7, #19]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d209      	bcs.n	8005fd0 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8005fbc:	4b36      	ldr	r3, [pc, #216]	@ (8006098 <tud_rhport_init+0x1a0>)
 8005fbe:	6819      	ldr	r1, [r3, #0]
 8005fc0:	7cfa      	ldrb	r2, [r7, #19]
 8005fc2:	4613      	mov	r3, r2
 8005fc4:	00db      	lsls	r3, r3, #3
 8005fc6:	4413      	add	r3, r2
 8005fc8:	009b      	lsls	r3, r3, #2
 8005fca:	440b      	add	r3, r1
 8005fcc:	60fb      	str	r3, [r7, #12]
 8005fce:	e00f      	b.n	8005ff0 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8005fd0:	4b30      	ldr	r3, [pc, #192]	@ (8006094 <tud_rhport_init+0x19c>)
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	7cfa      	ldrb	r2, [r7, #19]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005fda:	7cfb      	ldrb	r3, [r7, #19]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d807      	bhi.n	8005ff0 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8005fe0:	7cfa      	ldrb	r2, [r7, #19]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	00db      	lsls	r3, r3, #3
 8005fe6:	4413      	add	r3, r2
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	4a2c      	ldr	r2, [pc, #176]	@ (800609c <tud_rhport_init+0x1a4>)
 8005fec:	4413      	add	r3, r2
 8005fee:	60fb      	str	r3, [r7, #12]
  return driver;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8005ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <tud_rhport_init+0x10a>
 8005ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10a      	bne.n	8006018 <tud_rhport_init+0x120>
 8006002:	4b1e      	ldr	r3, [pc, #120]	@ (800607c <tud_rhport_init+0x184>)
 8006004:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d000      	beq.n	8006014 <tud_rhport_init+0x11c>
 8006012:	be00      	bkpt	0x0000
 8006014:	2300      	movs	r3, #0
 8006016:	e02d      	b.n	8006074 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8006018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800601e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006022:	3301      	adds	r3, #1
 8006024:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8006028:	4b1a      	ldr	r3, [pc, #104]	@ (8006094 <tud_rhport_init+0x19c>)
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	3302      	adds	r3, #2
 800602e:	b2db      	uxtb	r3, r3
 8006030:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8006034:	429a      	cmp	r2, r3
 8006036:	d3b7      	bcc.n	8005fa8 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8006038:	4a19      	ldr	r2, [pc, #100]	@ (80060a0 <tud_rhport_init+0x1a8>)
 800603a:	79fb      	ldrb	r3, [r7, #7]
 800603c:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800603e:	79fb      	ldrb	r3, [r7, #7]
 8006040:	6839      	ldr	r1, [r7, #0]
 8006042:	4618      	mov	r0, r3
 8006044:	f002 fb74 	bl	8008730 <dcd_init>
 8006048:	4603      	mov	r3, r0
 800604a:	f083 0301 	eor.w	r3, r3, #1
 800604e:	b2db      	uxtb	r3, r3
 8006050:	2b00      	cmp	r3, #0
 8006052:	d00a      	beq.n	800606a <tud_rhport_init+0x172>
 8006054:	4b09      	ldr	r3, [pc, #36]	@ (800607c <tud_rhport_init+0x184>)
 8006056:	633b      	str	r3, [r7, #48]	@ 0x30
 8006058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b00      	cmp	r3, #0
 8006062:	d000      	beq.n	8006066 <tud_rhport_init+0x16e>
 8006064:	be00      	bkpt	0x0000
 8006066:	2300      	movs	r3, #0
 8006068:	e004      	b.n	8006074 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800606a:	79fb      	ldrb	r3, [r7, #7]
 800606c:	4618      	mov	r0, r3
 800606e:	f002 fbf9 	bl	8008864 <dcd_int_enable>

  return true;
 8006072:	2301      	movs	r3, #1
}
 8006074:	4618      	mov	r0, r3
 8006076:	3738      	adds	r7, #56	@ 0x38
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	e000edf0 	.word	0xe000edf0
 8006080:	200007fc 	.word	0x200007fc
 8006084:	2000082b 	.word	0x2000082b
 8006088:	20000028 	.word	0x20000028
 800608c:	20000030 	.word	0x20000030
 8006090:	200008f4 	.word	0x200008f4
 8006094:	20000830 	.word	0x20000830
 8006098:	2000082c 	.word	0x2000082c
 800609c:	0800b2b8 	.word	0x0800b2b8
 80060a0:	20000025 	.word	0x20000025

080060a4 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b088      	sub	sp, #32
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	4603      	mov	r3, r0
 80060ac:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80060ae:	2300      	movs	r3, #0
 80060b0:	77fb      	strb	r3, [r7, #31]
 80060b2:	e039      	b.n	8006128 <configuration_reset+0x84>
 80060b4:	7ffb      	ldrb	r3, [r7, #31]
 80060b6:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 80060b8:	2300      	movs	r3, #0
 80060ba:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 80060bc:	4b28      	ldr	r3, [pc, #160]	@ (8006160 <configuration_reset+0xbc>)
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	7cfa      	ldrb	r2, [r7, #19]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d209      	bcs.n	80060da <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 80060c6:	4b27      	ldr	r3, [pc, #156]	@ (8006164 <configuration_reset+0xc0>)
 80060c8:	6819      	ldr	r1, [r3, #0]
 80060ca:	7cfa      	ldrb	r2, [r7, #19]
 80060cc:	4613      	mov	r3, r2
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	4413      	add	r3, r2
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	440b      	add	r3, r1
 80060d6:	60fb      	str	r3, [r7, #12]
 80060d8:	e00f      	b.n	80060fa <configuration_reset+0x56>
    drvid -= _app_driver_count;
 80060da:	4b21      	ldr	r3, [pc, #132]	@ (8006160 <configuration_reset+0xbc>)
 80060dc:	781b      	ldrb	r3, [r3, #0]
 80060de:	7cfa      	ldrb	r2, [r7, #19]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80060e4:	7cfb      	ldrb	r3, [r7, #19]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d807      	bhi.n	80060fa <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 80060ea:	7cfa      	ldrb	r2, [r7, #19]
 80060ec:	4613      	mov	r3, r2
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	4413      	add	r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006168 <configuration_reset+0xc4>)
 80060f6:	4413      	add	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]
  return driver;
 80060fa:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 80060fc:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d109      	bne.n	8006118 <configuration_reset+0x74>
 8006104:	4b19      	ldr	r3, [pc, #100]	@ (800616c <configuration_reset+0xc8>)
 8006106:	617b      	str	r3, [r7, #20]
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	2b00      	cmp	r3, #0
 8006112:	d020      	beq.n	8006156 <configuration_reset+0xb2>
 8006114:	be00      	bkpt	0x0000
 8006116:	e01e      	b.n	8006156 <configuration_reset+0xb2>
    driver->reset(rhport);
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	79fa      	ldrb	r2, [r7, #7]
 800611e:	4610      	mov	r0, r2
 8006120:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006122:	7ffb      	ldrb	r3, [r7, #31]
 8006124:	3301      	adds	r3, #1
 8006126:	77fb      	strb	r3, [r7, #31]
 8006128:	4b0d      	ldr	r3, [pc, #52]	@ (8006160 <configuration_reset+0xbc>)
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	3302      	adds	r3, #2
 800612e:	b2db      	uxtb	r3, r3
 8006130:	7ffa      	ldrb	r2, [r7, #31]
 8006132:	429a      	cmp	r2, r3
 8006134:	d3be      	bcc.n	80060b4 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8006136:	222f      	movs	r2, #47	@ 0x2f
 8006138:	2100      	movs	r1, #0
 800613a:	480d      	ldr	r0, [pc, #52]	@ (8006170 <configuration_reset+0xcc>)
 800613c:	f004 fb48 	bl	800a7d0 <memset>
  (void)memset(_usbd_dev.itf2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8006140:	2210      	movs	r2, #16
 8006142:	21ff      	movs	r1, #255	@ 0xff
 8006144:	480b      	ldr	r0, [pc, #44]	@ (8006174 <configuration_reset+0xd0>)
 8006146:	f004 fb43 	bl	800a7d0 <memset>
  (void)memset(_usbd_dev.ep2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.ep2drv));   // invalid mapping
 800614a:	220c      	movs	r2, #12
 800614c:	21ff      	movs	r1, #255	@ 0xff
 800614e:	480a      	ldr	r0, [pc, #40]	@ (8006178 <configuration_reset+0xd4>)
 8006150:	f004 fb3e 	bl	800a7d0 <memset>
 8006154:	e000      	b.n	8006158 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8006156:	bf00      	nop
}
 8006158:	3720      	adds	r7, #32
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	20000830 	.word	0x20000830
 8006164:	2000082c 	.word	0x2000082c
 8006168:	0800b2b8 	.word	0x0800b2b8
 800616c:	e000edf0 	.word	0xe000edf0
 8006170:	200007fc 	.word	0x200007fc
 8006174:	20000803 	.word	0x20000803
 8006178:	20000813 	.word	0x20000813

0800617c <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800617c:	b580      	push	{r7, lr}
 800617e:	b082      	sub	sp, #8
 8006180:	af00      	add	r7, sp, #0
 8006182:	4603      	mov	r3, r0
 8006184:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	4618      	mov	r0, r3
 800618a:	f7ff ff8b 	bl	80060a4 <configuration_reset>
  usbd_control_reset();
 800618e:	f001 fd03 	bl	8007b98 <usbd_control_reset>
}
 8006192:	bf00      	nop
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
	...

0800619c <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800619c:	b590      	push	{r4, r7, lr}
 800619e:	b093      	sub	sp, #76	@ 0x4c
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	460b      	mov	r3, r1
 80061a6:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 80061a8:	f7ff fe96 	bl	8005ed8 <tud_inited>
 80061ac:	4603      	mov	r3, r0
 80061ae:	f083 0301 	eor.w	r3, r3, #1
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f040 818b 	bne.w	80064d0 <tud_task_ext+0x334>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 80061ba:	4bb2      	ldr	r3, [pc, #712]	@ (8006484 <tud_task_ext+0x2e8>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	633b      	str	r3, [r7, #48]	@ 0x30
 80061c0:	f107 030c 	add.w	r3, r7, #12
 80061c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 80061ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2000      	movs	r0, #0
 80061d0:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 80061d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d4:	3304      	adds	r3, #4
 80061d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061d8:	4618      	mov	r0, r3
 80061da:	f7ff fcce 	bl	8005b7a <tu_fifo_read>
 80061de:	4603      	mov	r3, r0
 80061e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 80061e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2001      	movs	r0, #1
 80061ea:	4798      	blx	r3

  return success;
 80061ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061f0:	f083 0301 	eor.w	r3, r3, #1
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	f040 816c 	bne.w	80064d4 <tud_task_ext+0x338>
      TU_LOG_USBD("\r\n"); // extra line for setup
    }
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 80061fc:	7b7b      	ldrb	r3, [r7, #13]
 80061fe:	3b01      	subs	r3, #1
 8006200:	2b07      	cmp	r3, #7
 8006202:	f200 814d 	bhi.w	80064a0 <tud_task_ext+0x304>
 8006206:	a201      	add	r2, pc, #4	@ (adr r2, 800620c <tud_task_ext+0x70>)
 8006208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620c:	0800622d 	.word	0x0800622d
 8006210:	0800623d 	.word	0x0800623d
 8006214:	08006453 	.word	0x08006453
 8006218:	0800640d 	.word	0x0800640d
 800621c:	08006433 	.word	0x08006433
 8006220:	0800624b 	.word	0x0800624b
 8006224:	080062f7 	.word	0x080062f7
 8006228:	08006443 	.word	0x08006443
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800622c:	7b3b      	ldrb	r3, [r7, #12]
 800622e:	4618      	mov	r0, r3
 8006230:	f7ff ffa4 	bl	800617c <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8006234:	7c3a      	ldrb	r2, [r7, #16]
 8006236:	4b94      	ldr	r3, [pc, #592]	@ (8006488 <tud_task_ext+0x2ec>)
 8006238:	715a      	strb	r2, [r3, #5]
        break;
 800623a:	e148      	b.n	80064ce <tud_task_ext+0x332>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800623c:	7b3b      	ldrb	r3, [r7, #12]
 800623e:	4618      	mov	r0, r3
 8006240:	f7ff ff9c 	bl	800617c <usbd_reset>
        tud_umount_cb();
 8006244:	f7ff fdf3 	bl	8005e2e <tud_umount_cb>
        break;
 8006248:	e141      	b.n	80064ce <tud_task_ext+0x332>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800624a:	4b90      	ldr	r3, [pc, #576]	@ (800648c <tud_task_ext+0x2f0>)
 800624c:	781b      	ldrb	r3, [r3, #0]
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b00      	cmp	r3, #0
 8006252:	d10a      	bne.n	800626a <tud_task_ext+0xce>
 8006254:	4b8e      	ldr	r3, [pc, #568]	@ (8006490 <tud_task_ext+0x2f4>)
 8006256:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b00      	cmp	r3, #0
 8006262:	f000 8139 	beq.w	80064d8 <tud_task_ext+0x33c>
 8006266:	be00      	bkpt	0x0000
 8006268:	e136      	b.n	80064d8 <tud_task_ext+0x33c>
        _usbd_queued_setup--;
 800626a:	4b88      	ldr	r3, [pc, #544]	@ (800648c <tud_task_ext+0x2f0>)
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	b2db      	uxtb	r3, r3
 8006270:	3b01      	subs	r3, #1
 8006272:	b2da      	uxtb	r2, r3
 8006274:	4b85      	ldr	r3, [pc, #532]	@ (800648c <tud_task_ext+0x2f0>)
 8006276:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8006278:	4b84      	ldr	r3, [pc, #528]	@ (800648c <tud_task_ext+0x2f0>)
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	b2db      	uxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	f040 8118 	bne.w	80064b4 <tud_task_ext+0x318>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8006284:	4b80      	ldr	r3, [pc, #512]	@ (8006488 <tud_task_ext+0x2ec>)
 8006286:	2201      	movs	r2, #1
 8006288:	701a      	strb	r2, [r3, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800628a:	4a7f      	ldr	r2, [pc, #508]	@ (8006488 <tud_task_ext+0x2ec>)
 800628c:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 8006290:	f36f 0300 	bfc	r3, #0, #1
 8006294:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8006298:	4a7b      	ldr	r2, [pc, #492]	@ (8006488 <tud_task_ext+0x2ec>)
 800629a:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 800629e:	f36f 0382 	bfc	r3, #2, #1
 80062a2:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 80062a6:	4a78      	ldr	r2, [pc, #480]	@ (8006488 <tud_task_ext+0x2ec>)
 80062a8:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 80062ac:	f36f 0300 	bfc	r3, #0, #1
 80062b0:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 80062b4:	4a74      	ldr	r2, [pc, #464]	@ (8006488 <tud_task_ext+0x2ec>)
 80062b6:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 80062ba:	f36f 0382 	bfc	r3, #2, #1
 80062be:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 80062c2:	7b3a      	ldrb	r2, [r7, #12]
 80062c4:	f107 030c 	add.w	r3, r7, #12
 80062c8:	3304      	adds	r3, #4
 80062ca:	4619      	mov	r1, r3
 80062cc:	4610      	mov	r0, r2
 80062ce:	f000 f923 	bl	8006518 <process_control_request>
 80062d2:	4603      	mov	r3, r0
 80062d4:	f083 0301 	eor.w	r3, r3, #1
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 80ec 	beq.w	80064b8 <tud_task_ext+0x31c>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 80062e0:	7b3b      	ldrb	r3, [r7, #12]
 80062e2:	2100      	movs	r1, #0
 80062e4:	4618      	mov	r0, r3
 80062e6:	f002 fd4d 	bl	8008d84 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 80062ea:	7b3b      	ldrb	r3, [r7, #12]
 80062ec:	2180      	movs	r1, #128	@ 0x80
 80062ee:	4618      	mov	r0, r3
 80062f0:	f002 fd48 	bl	8008d84 <dcd_edpt_stall>
        }
        break;
 80062f4:	e0e0      	b.n	80064b8 <tud_task_ext+0x31c>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 80062f6:	7c3b      	ldrb	r3, [r7, #16]
 80062f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80062fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006300:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006304:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006308:	f003 030f 	and.w	r3, r3, #15
 800630c:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800630e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8006312:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006316:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800631a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800631e:	09db      	lsrs	r3, r3, #7
 8006320:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8006322:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8006326:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800632a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800632e:	4956      	ldr	r1, [pc, #344]	@ (8006488 <tud_task_ext+0x2ec>)
 8006330:	0052      	lsls	r2, r2, #1
 8006332:	440a      	add	r2, r1
 8006334:	4413      	add	r3, r2
 8006336:	f103 0220 	add.w	r2, r3, #32
 800633a:	78d3      	ldrb	r3, [r2, #3]
 800633c:	f36f 0300 	bfc	r3, #0, #1
 8006340:	70d3      	strb	r3, [r2, #3]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8006342:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8006346:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800634a:	494f      	ldr	r1, [pc, #316]	@ (8006488 <tud_task_ext+0x2ec>)
 800634c:	0052      	lsls	r2, r2, #1
 800634e:	440a      	add	r2, r1
 8006350:	4413      	add	r3, r2
 8006352:	f103 0220 	add.w	r2, r3, #32
 8006356:	78d3      	ldrb	r3, [r2, #3]
 8006358:	f36f 0382 	bfc	r3, #2, #1
 800635c:	70d3      	strb	r3, [r2, #3]

        if (0 == epnum) {
 800635e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8006362:	2b00      	cmp	r3, #0
 8006364:	d107      	bne.n	8006376 <tud_task_ext+0x1da>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8006366:	7b38      	ldrb	r0, [r7, #12]
 8006368:	7c7a      	ldrb	r2, [r7, #17]
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8006370:	f001 fc48 	bl	8007c04 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8006374:	e0ab      	b.n	80064ce <tud_task_ext+0x332>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006376:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800637a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800637e:	4942      	ldr	r1, [pc, #264]	@ (8006488 <tud_task_ext+0x2ec>)
 8006380:	0052      	lsls	r2, r2, #1
 8006382:	440a      	add	r2, r1
 8006384:	4413      	add	r3, r2
 8006386:	3317      	adds	r3, #23
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800638e:	2300      	movs	r3, #0
 8006390:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8006392:	4b40      	ldr	r3, [pc, #256]	@ (8006494 <tud_task_ext+0x2f8>)
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800639a:	429a      	cmp	r2, r3
 800639c:	d20a      	bcs.n	80063b4 <tud_task_ext+0x218>
    driver = &_app_driver[drvid];
 800639e:	4b3e      	ldr	r3, [pc, #248]	@ (8006498 <tud_task_ext+0x2fc>)
 80063a0:	6819      	ldr	r1, [r3, #0]
 80063a2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80063a6:	4613      	mov	r3, r2
 80063a8:	00db      	lsls	r3, r3, #3
 80063aa:	4413      	add	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	440b      	add	r3, r1
 80063b0:	623b      	str	r3, [r7, #32]
 80063b2:	e013      	b.n	80063dc <tud_task_ext+0x240>
    drvid -= _app_driver_count;
 80063b4:	4b37      	ldr	r3, [pc, #220]	@ (8006494 <tud_task_ext+0x2f8>)
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80063c2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d808      	bhi.n	80063dc <tud_task_ext+0x240>
      driver = &_usbd_driver[drvid];
 80063ca:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80063ce:	4613      	mov	r3, r2
 80063d0:	00db      	lsls	r3, r3, #3
 80063d2:	4413      	add	r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	4a31      	ldr	r2, [pc, #196]	@ (800649c <tud_task_ext+0x300>)
 80063d8:	4413      	add	r3, r2
 80063da:	623b      	str	r3, [r7, #32]
  return driver;
 80063dc:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80063de:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 80063e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d109      	bne.n	80063fa <tud_task_ext+0x25e>
 80063e6:	4b2a      	ldr	r3, [pc, #168]	@ (8006490 <tud_task_ext+0x2f4>)
 80063e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0301 	and.w	r3, r3, #1
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d072      	beq.n	80064dc <tud_task_ext+0x340>
 80063f6:	be00      	bkpt	0x0000
 80063f8:	e070      	b.n	80064dc <tud_task_ext+0x340>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80063fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063fc:	699c      	ldr	r4, [r3, #24]
 80063fe:	7b38      	ldrb	r0, [r7, #12]
 8006400:	7c7a      	ldrb	r2, [r7, #17]
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8006408:	47a0      	blx	r4
        break;
 800640a:	e060      	b.n	80064ce <tud_task_ext+0x332>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800640c:	4b1e      	ldr	r3, [pc, #120]	@ (8006488 <tud_task_ext+0x2ec>)
 800640e:	781b      	ldrb	r3, [r3, #0]
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d052      	beq.n	80064bc <tud_task_ext+0x320>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8006416:	4b1c      	ldr	r3, [pc, #112]	@ (8006488 <tud_task_ext+0x2ec>)
 8006418:	78db      	ldrb	r3, [r3, #3]
 800641a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800641e:	b2db      	uxtb	r3, r3
 8006420:	2b00      	cmp	r3, #0
 8006422:	bf14      	ite	ne
 8006424:	2301      	movne	r3, #1
 8006426:	2300      	moveq	r3, #0
 8006428:	b2db      	uxtb	r3, r3
 800642a:	4618      	mov	r0, r3
 800642c:	f7ff fd06 	bl	8005e3c <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8006430:	e044      	b.n	80064bc <tud_task_ext+0x320>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 8006432:	4b15      	ldr	r3, [pc, #84]	@ (8006488 <tud_task_ext+0x2ec>)
 8006434:	781b      	ldrb	r3, [r3, #0]
 8006436:	b2db      	uxtb	r3, r3
 8006438:	2b00      	cmp	r3, #0
 800643a:	d041      	beq.n	80064c0 <tud_task_ext+0x324>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800643c:	f7ff fd09 	bl	8005e52 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8006440:	e03e      	b.n	80064c0 <tud_task_ext+0x324>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d03d      	beq.n	80064c4 <tud_task_ext+0x328>
          event.func_call.func(event.func_call.param);
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	4610      	mov	r0, r2
 800644e:	4798      	blx	r3
        }
        break;
 8006450:	e038      	b.n	80064c4 <tud_task_ext+0x328>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8006452:	4b0d      	ldr	r3, [pc, #52]	@ (8006488 <tud_task_ext+0x2ec>)
 8006454:	799b      	ldrb	r3, [r3, #6]
 8006456:	b2db      	uxtb	r3, r3
 8006458:	61fb      	str	r3, [r7, #28]
 800645a:	2300      	movs	r3, #0
 800645c:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800645e:	7efb      	ldrb	r3, [r7, #27]
 8006460:	69fa      	ldr	r2, [r7, #28]
 8006462:	fa22 f303 	lsr.w	r3, r2, r3
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	2b00      	cmp	r3, #0
 800646c:	bf14      	ite	ne
 800646e:	2301      	movne	r3, #1
 8006470:	2300      	moveq	r3, #0
 8006472:	b2db      	uxtb	r3, r3
 8006474:	2b00      	cmp	r3, #0
 8006476:	d027      	beq.n	80064c8 <tud_task_ext+0x32c>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	4618      	mov	r0, r3
 800647c:	f7ff fcb2 	bl	8005de4 <tud_sof_cb>
        }
      break;
 8006480:	e022      	b.n	80064c8 <tud_task_ext+0x32c>
 8006482:	bf00      	nop
 8006484:	200008f4 	.word	0x200008f4
 8006488:	200007fc 	.word	0x200007fc
 800648c:	2000082b 	.word	0x2000082b
 8006490:	e000edf0 	.word	0xe000edf0
 8006494:	20000830 	.word	0x20000830
 8006498:	2000082c 	.word	0x2000082c
 800649c:	0800b2b8 	.word	0x0800b2b8

      default:
        TU_BREAKPOINT();
 80064a0:	4b10      	ldr	r3, [pc, #64]	@ (80064e4 <tud_task_ext+0x348>)
 80064a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80064a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d00d      	beq.n	80064cc <tud_task_ext+0x330>
 80064b0:	be00      	bkpt	0x0000
        break;
 80064b2:	e00b      	b.n	80064cc <tud_task_ext+0x330>
          break;
 80064b4:	bf00      	nop
 80064b6:	e680      	b.n	80061ba <tud_task_ext+0x1e>
        break;
 80064b8:	bf00      	nop
 80064ba:	e67e      	b.n	80061ba <tud_task_ext+0x1e>
        break;
 80064bc:	bf00      	nop
 80064be:	e67c      	b.n	80061ba <tud_task_ext+0x1e>
        break;
 80064c0:	bf00      	nop
 80064c2:	e67a      	b.n	80061ba <tud_task_ext+0x1e>
        break;
 80064c4:	bf00      	nop
 80064c6:	e678      	b.n	80061ba <tud_task_ext+0x1e>
      break;
 80064c8:	bf00      	nop
 80064ca:	e676      	b.n	80061ba <tud_task_ext+0x1e>
        break;
 80064cc:	bf00      	nop
  while (1) {
 80064ce:	e674      	b.n	80061ba <tud_task_ext+0x1e>
    return;
 80064d0:	bf00      	nop
 80064d2:	e004      	b.n	80064de <tud_task_ext+0x342>
      return;
 80064d4:	bf00      	nop
 80064d6:	e002      	b.n	80064de <tud_task_ext+0x342>
        TU_ASSERT(_usbd_queued_setup > 0,);
 80064d8:	bf00      	nop
 80064da:	e000      	b.n	80064de <tud_task_ext+0x342>
          TU_ASSERT(driver,);
 80064dc:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 80064de:	374c      	adds	r7, #76	@ 0x4c
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd90      	pop	{r4, r7, pc}
 80064e4:	e000edf0 	.word	0xe000edf0

080064e8 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	4603      	mov	r3, r0
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	4618      	mov	r0, r3
 80064fc:	f001 fb58 	bl	8007bb0 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	695b      	ldr	r3, [r3, #20]
 8006504:	7bf8      	ldrb	r0, [r7, #15]
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	2101      	movs	r1, #1
 800650a:	4798      	blx	r3
 800650c:	4603      	mov	r3, r0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
	...

08006518 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8006518:	b580      	push	{r7, lr}
 800651a:	b09a      	sub	sp, #104	@ 0x68
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	6039      	str	r1, [r7, #0]
 8006522:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8006524:	2000      	movs	r0, #0
 8006526:	f001 fb43 	bl	8007bb0 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b60      	cmp	r3, #96	@ 0x60
 8006536:	d10a      	bne.n	800654e <process_control_request+0x36>
 8006538:	4ba6      	ldr	r3, [pc, #664]	@ (80067d4 <process_control_request+0x2bc>)
 800653a:	633b      	str	r3, [r7, #48]	@ 0x30
 800653c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	2b00      	cmp	r3, #0
 8006546:	d000      	beq.n	800654a <process_control_request+0x32>
 8006548:	be00      	bkpt	0x0000
 800654a:	2300      	movs	r3, #0
 800654c:	e2be      	b.n	8006acc <process_control_request+0x5b4>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006556:	b2db      	uxtb	r3, r3
 8006558:	2b40      	cmp	r3, #64	@ 0x40
 800655a:	d10a      	bne.n	8006572 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800655c:	489e      	ldr	r0, [pc, #632]	@ (80067d8 <process_control_request+0x2c0>)
 800655e:	f001 fb27 	bl	8007bb0 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8006562:	79fb      	ldrb	r3, [r7, #7]
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	2101      	movs	r1, #1
 8006568:	4618      	mov	r0, r3
 800656a:	f7fa ff1d 	bl	80013a8 <tud_vendor_control_xfer_cb>
 800656e:	4603      	mov	r3, r0
 8006570:	e2ac      	b.n	8006acc <process_control_request+0x5b4>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	781b      	ldrb	r3, [r3, #0]
 8006576:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800657a:	b2db      	uxtb	r3, r3
 800657c:	2b02      	cmp	r3, #2
 800657e:	f000 81c3 	beq.w	8006908 <process_control_request+0x3f0>
 8006582:	2b02      	cmp	r3, #2
 8006584:	f300 8295 	bgt.w	8006ab2 <process_control_request+0x59a>
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <process_control_request+0x7c>
 800658c:	2b01      	cmp	r3, #1
 800658e:	f000 8145 	beq.w	800681c <process_control_request+0x304>
 8006592:	e28e      	b.n	8006ab2 <process_control_request+0x59a>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b20      	cmp	r3, #32
 80065a0:	d14a      	bne.n	8006638 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	889b      	ldrh	r3, [r3, #4]
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80065aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80065b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80065b6:	2b0f      	cmp	r3, #15
 80065b8:	d901      	bls.n	80065be <process_control_request+0xa6>
 80065ba:	2300      	movs	r3, #0
 80065bc:	e286      	b.n	8006acc <process_control_request+0x5b4>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80065be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80065c2:	4a86      	ldr	r2, [pc, #536]	@ (80067dc <process_control_request+0x2c4>)
 80065c4:	4413      	add	r3, r2
 80065c6:	79db      	ldrb	r3, [r3, #7]
 80065c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 80065cc:	2300      	movs	r3, #0
 80065ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 80065d0:	4b83      	ldr	r3, [pc, #524]	@ (80067e0 <process_control_request+0x2c8>)
 80065d2:	781b      	ldrb	r3, [r3, #0]
 80065d4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80065d8:	429a      	cmp	r2, r3
 80065da:	d20a      	bcs.n	80065f2 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 80065dc:	4b81      	ldr	r3, [pc, #516]	@ (80067e4 <process_control_request+0x2cc>)
 80065de:	6819      	ldr	r1, [r3, #0]
 80065e0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80065e4:	4613      	mov	r3, r2
 80065e6:	00db      	lsls	r3, r3, #3
 80065e8:	4413      	add	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	440b      	add	r3, r1
 80065ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065f0:	e013      	b.n	800661a <process_control_request+0x102>
    drvid -= _app_driver_count;
 80065f2:	4b7b      	ldr	r3, [pc, #492]	@ (80067e0 <process_control_request+0x2c8>)
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006600:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006604:	2b01      	cmp	r3, #1
 8006606:	d808      	bhi.n	800661a <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8006608:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800660c:	4613      	mov	r3, r2
 800660e:	00db      	lsls	r3, r3, #3
 8006610:	4413      	add	r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	4a74      	ldr	r2, [pc, #464]	@ (80067e8 <process_control_request+0x2d0>)
 8006616:	4413      	add	r3, r2
 8006618:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800661a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800661c:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800661e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <process_control_request+0x110>
 8006624:	2300      	movs	r3, #0
 8006626:	e251      	b.n	8006acc <process_control_request+0x5b4>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8006628:	79fb      	ldrb	r3, [r7, #7]
 800662a:	683a      	ldr	r2, [r7, #0]
 800662c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800662e:	4618      	mov	r0, r3
 8006630:	f7ff ff5a 	bl	80064e8 <invoke_class_control>
 8006634:	4603      	mov	r3, r0
 8006636:	e249      	b.n	8006acc <process_control_request+0x5b4>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d00a      	beq.n	800665c <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8006646:	4b63      	ldr	r3, [pc, #396]	@ (80067d4 <process_control_request+0x2bc>)
 8006648:	643b      	str	r3, [r7, #64]	@ 0x40
 800664a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0301 	and.w	r3, r3, #1
 8006652:	2b00      	cmp	r3, #0
 8006654:	d000      	beq.n	8006658 <process_control_request+0x140>
 8006656:	be00      	bkpt	0x0000
        return false;
 8006658:	2300      	movs	r3, #0
 800665a:	e237      	b.n	8006acc <process_control_request+0x5b4>
      }

      switch (p_request->bRequest) { //-V2520
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	785b      	ldrb	r3, [r3, #1]
 8006660:	2b09      	cmp	r3, #9
 8006662:	f200 80ce 	bhi.w	8006802 <process_control_request+0x2ea>
 8006666:	a201      	add	r2, pc, #4	@ (adr r2, 800666c <process_control_request+0x154>)
 8006668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666c:	080067ed 	.word	0x080067ed
 8006670:	080067af 	.word	0x080067af
 8006674:	08006803 	.word	0x08006803
 8006678:	08006789 	.word	0x08006789
 800667c:	08006803 	.word	0x08006803
 8006680:	08006695 	.word	0x08006695
 8006684:	0800676f 	.word	0x0800676f
 8006688:	08006803 	.word	0x08006803
 800668c:	080066b5 	.word	0x080066b5
 8006690:	080066cb 	.word	0x080066cb
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8006694:	6838      	ldr	r0, [r7, #0]
 8006696:	f001 fa9b 	bl	8007bd0 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	885b      	ldrh	r3, [r3, #2]
 800669e:	b29b      	uxth	r3, r3
 80066a0:	b2da      	uxtb	r2, r3
 80066a2:	79fb      	ldrb	r3, [r7, #7]
 80066a4:	4611      	mov	r1, r2
 80066a6:	4618      	mov	r0, r3
 80066a8:	f002 f92c 	bl	8008904 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 80066ac:	4b4b      	ldr	r3, [pc, #300]	@ (80067dc <process_control_request+0x2c4>)
 80066ae:	2201      	movs	r2, #1
 80066b0:	705a      	strb	r2, [r3, #1]
        break;
 80066b2:	e0b2      	b.n	800681a <process_control_request+0x302>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 80066b4:	4b49      	ldr	r3, [pc, #292]	@ (80067dc <process_control_request+0x2c4>)
 80066b6:	791b      	ldrb	r3, [r3, #4]
 80066b8:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 80066ba:	f107 0213 	add.w	r2, r7, #19
 80066be:	79f8      	ldrb	r0, [r7, #7]
 80066c0:	2301      	movs	r3, #1
 80066c2:	6839      	ldr	r1, [r7, #0]
 80066c4:	f001 f9f8 	bl	8007ab8 <tud_control_xfer>
        }
        break;
 80066c8:	e0a7      	b.n	800681a <process_control_request+0x302>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	885b      	ldrh	r3, [r3, #2]
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 80066d4:	4b41      	ldr	r3, [pc, #260]	@ (80067dc <process_control_request+0x2c4>)
 80066d6:	791b      	ldrb	r3, [r3, #4]
 80066d8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80066dc:	429a      	cmp	r2, r3
 80066de:	d040      	beq.n	8006762 <process_control_request+0x24a>
            if (_usbd_dev.cfg_num != 0) {
 80066e0:	4b3e      	ldr	r3, [pc, #248]	@ (80067dc <process_control_request+0x2c4>)
 80066e2:	791b      	ldrb	r3, [r3, #4]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d014      	beq.n	8006712 <process_control_request+0x1fa>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 80066e8:	79fb      	ldrb	r3, [r7, #7]
 80066ea:	2100      	movs	r1, #0
 80066ec:	4618      	mov	r0, r3
 80066ee:	f002 f987 	bl	8008a00 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 80066f2:	79fb      	ldrb	r3, [r7, #7]
 80066f4:	4618      	mov	r0, r3
 80066f6:	f002 f9f3 	bl	8008ae0 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 80066fa:	4b38      	ldr	r3, [pc, #224]	@ (80067dc <process_control_request+0x2c4>)
 80066fc:	795b      	ldrb	r3, [r3, #5]
 80066fe:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 8006702:	79fb      	ldrb	r3, [r7, #7]
 8006704:	4618      	mov	r0, r3
 8006706:	f7ff fccd 	bl	80060a4 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800670a:	4a34      	ldr	r2, [pc, #208]	@ (80067dc <process_control_request+0x2c4>)
 800670c:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8006710:	7153      	strb	r3, [r2, #5]
            }

            _usbd_dev.cfg_num = cfg_num;
 8006712:	4a32      	ldr	r2, [pc, #200]	@ (80067dc <process_control_request+0x2c4>)
 8006714:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006718:	7113      	strb	r3, [r2, #4]

            // Handle the new configuration
            if (cfg_num == 0) {
 800671a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800671e:	2b00      	cmp	r3, #0
 8006720:	d102      	bne.n	8006728 <process_control_request+0x210>
              tud_umount_cb();
 8006722:	f7ff fb84 	bl	8005e2e <tud_umount_cb>
 8006726:	e01c      	b.n	8006762 <process_control_request+0x24a>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 8006728:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800672c:	79fb      	ldrb	r3, [r7, #7]
 800672e:	4611      	mov	r1, r2
 8006730:	4618      	mov	r0, r3
 8006732:	f000 f9d1 	bl	8006ad8 <process_set_config>
 8006736:	4603      	mov	r3, r0
 8006738:	f083 0301 	eor.w	r3, r3, #1
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00d      	beq.n	800675e <process_control_request+0x246>
                _usbd_dev.cfg_num = 0;
 8006742:	4b26      	ldr	r3, [pc, #152]	@ (80067dc <process_control_request+0x2c4>)
 8006744:	2200      	movs	r2, #0
 8006746:	711a      	strb	r2, [r3, #4]
                TU_ASSERT(false);
 8006748:	4b22      	ldr	r3, [pc, #136]	@ (80067d4 <process_control_request+0x2bc>)
 800674a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800674c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b00      	cmp	r3, #0
 8006756:	d000      	beq.n	800675a <process_control_request+0x242>
 8006758:	be00      	bkpt	0x0000
 800675a:	2300      	movs	r3, #0
 800675c:	e1b6      	b.n	8006acc <process_control_request+0x5b4>
              }
              tud_mount_cb();
 800675e:	f7ff fb5f 	bl	8005e20 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 8006762:	79fb      	ldrb	r3, [r7, #7]
 8006764:	6839      	ldr	r1, [r7, #0]
 8006766:	4618      	mov	r0, r3
 8006768:	f001 f922 	bl	80079b0 <tud_control_status>
        }
        break;
 800676c:	e055      	b.n	800681a <process_control_request+0x302>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800676e:	79fb      	ldrb	r3, [r7, #7]
 8006770:	6839      	ldr	r1, [r7, #0]
 8006772:	4618      	mov	r0, r3
 8006774:	f000 fad8 	bl	8006d28 <process_get_descriptor>
 8006778:	4603      	mov	r3, r0
 800677a:	f083 0301 	eor.w	r3, r3, #1
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	d049      	beq.n	8006818 <process_control_request+0x300>
 8006784:	2300      	movs	r3, #0
 8006786:	e1a1      	b.n	8006acc <process_control_request+0x5b4>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	885b      	ldrh	r3, [r3, #2]
 800678c:	b29b      	uxth	r3, r3
 800678e:	2b01      	cmp	r3, #1
 8006790:	d10b      	bne.n	80067aa <process_control_request+0x292>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = 1;
 8006792:	4a12      	ldr	r2, [pc, #72]	@ (80067dc <process_control_request+0x2c4>)
 8006794:	78d3      	ldrb	r3, [r2, #3]
 8006796:	f043 0302 	orr.w	r3, r3, #2
 800679a:	70d3      	strb	r3, [r2, #3]
              tud_control_status(rhport, p_request);
 800679c:	79fb      	ldrb	r3, [r7, #7]
 800679e:	6839      	ldr	r1, [r7, #0]
 80067a0:	4618      	mov	r0, r3
 80067a2:	f001 f905 	bl	80079b0 <tud_control_status>
              break;
 80067a6:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 80067a8:	e037      	b.n	800681a <process_control_request+0x302>
            default: return false;
 80067aa:	2300      	movs	r3, #0
 80067ac:	e18e      	b.n	8006acc <process_control_request+0x5b4>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	885b      	ldrh	r3, [r3, #2]
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d001      	beq.n	80067bc <process_control_request+0x2a4>
 80067b8:	2300      	movs	r3, #0
 80067ba:	e187      	b.n	8006acc <process_control_request+0x5b4>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = 0;
 80067bc:	4a07      	ldr	r2, [pc, #28]	@ (80067dc <process_control_request+0x2c4>)
 80067be:	78d3      	ldrb	r3, [r2, #3]
 80067c0:	f36f 0341 	bfc	r3, #1, #1
 80067c4:	70d3      	strb	r3, [r2, #3]
          tud_control_status(rhport, p_request);
 80067c6:	79fb      	ldrb	r3, [r7, #7]
 80067c8:	6839      	ldr	r1, [r7, #0]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f001 f8f0 	bl	80079b0 <tud_control_status>
          break;
 80067d0:	e023      	b.n	800681a <process_control_request+0x302>
 80067d2:	bf00      	nop
 80067d4:	e000edf0 	.word	0xe000edf0
 80067d8:	080013a9 	.word	0x080013a9
 80067dc:	200007fc 	.word	0x200007fc
 80067e0:	20000830 	.word	0x20000830
 80067e4:	2000082c 	.word	0x2000082c
 80067e8:	0800b2b8 	.word	0x0800b2b8

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered TODO must invoke callback to get actual status
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t)_usbd_dev.dev_state_bm;
 80067ec:	4ba5      	ldr	r3, [pc, #660]	@ (8006a84 <process_control_request+0x56c>)
 80067ee:	78db      	ldrb	r3, [r3, #3]
 80067f0:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 80067f2:	f107 0210 	add.w	r2, r7, #16
 80067f6:	79f8      	ldrb	r0, [r7, #7]
 80067f8:	2302      	movs	r3, #2
 80067fa:	6839      	ldr	r1, [r7, #0]
 80067fc:	f001 f95c 	bl	8007ab8 <tud_control_xfer>
          break;
 8006800:	e00b      	b.n	800681a <process_control_request+0x302>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8006802:	4ba1      	ldr	r3, [pc, #644]	@ (8006a88 <process_control_request+0x570>)
 8006804:	647b      	str	r3, [r7, #68]	@ 0x44
 8006806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0301 	and.w	r3, r3, #1
 800680e:	2b00      	cmp	r3, #0
 8006810:	d000      	beq.n	8006814 <process_control_request+0x2fc>
 8006812:	be00      	bkpt	0x0000
 8006814:	2300      	movs	r3, #0
 8006816:	e159      	b.n	8006acc <process_control_request+0x5b4>
        break;
 8006818:	bf00      	nop
      }
    break;
 800681a:	e156      	b.n	8006aca <process_control_request+0x5b2>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	889b      	ldrh	r3, [r3, #4]
 8006820:	b29b      	uxth	r3, r3
 8006822:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006824:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006826:	b2db      	uxtb	r3, r3
 8006828:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800682c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006830:	2b0f      	cmp	r3, #15
 8006832:	d901      	bls.n	8006838 <process_control_request+0x320>
 8006834:	2300      	movs	r3, #0
 8006836:	e149      	b.n	8006acc <process_control_request+0x5b4>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006838:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800683c:	4a91      	ldr	r2, [pc, #580]	@ (8006a84 <process_control_request+0x56c>)
 800683e:	4413      	add	r3, r2
 8006840:	79db      	ldrb	r3, [r3, #7]
 8006842:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8006846:	2300      	movs	r3, #0
 8006848:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800684a:	4b90      	ldr	r3, [pc, #576]	@ (8006a8c <process_control_request+0x574>)
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006852:	429a      	cmp	r2, r3
 8006854:	d20a      	bcs.n	800686c <process_control_request+0x354>
    driver = &_app_driver[drvid];
 8006856:	4b8e      	ldr	r3, [pc, #568]	@ (8006a90 <process_control_request+0x578>)
 8006858:	6819      	ldr	r1, [r3, #0]
 800685a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800685e:	4613      	mov	r3, r2
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	4413      	add	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	440b      	add	r3, r1
 8006868:	623b      	str	r3, [r7, #32]
 800686a:	e013      	b.n	8006894 <process_control_request+0x37c>
    drvid -= _app_driver_count;
 800686c:	4b87      	ldr	r3, [pc, #540]	@ (8006a8c <process_control_request+0x574>)
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800687a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800687e:	2b01      	cmp	r3, #1
 8006880:	d808      	bhi.n	8006894 <process_control_request+0x37c>
      driver = &_usbd_driver[drvid];
 8006882:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006886:	4613      	mov	r3, r2
 8006888:	00db      	lsls	r3, r3, #3
 800688a:	4413      	add	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	4a81      	ldr	r2, [pc, #516]	@ (8006a94 <process_control_request+0x57c>)
 8006890:	4413      	add	r3, r2
 8006892:	623b      	str	r3, [r7, #32]
  return driver;
 8006894:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006896:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8006898:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <process_control_request+0x38a>
 800689e:	2300      	movs	r3, #0
 80068a0:	e114      	b.n	8006acc <process_control_request+0x5b4>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 80068a2:	79fb      	ldrb	r3, [r7, #7]
 80068a4:	683a      	ldr	r2, [r7, #0]
 80068a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7ff fe1d 	bl	80064e8 <invoke_class_control>
 80068ae:	4603      	mov	r3, r0
 80068b0:	f083 0301 	eor.w	r3, r3, #1
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	f000 8106 	beq.w	8006ac8 <process_control_request+0x5b0>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <process_control_request+0x3b6>
 80068ca:	2300      	movs	r3, #0
 80068cc:	e0fe      	b.n	8006acc <process_control_request+0x5b4>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 80068ce:	2000      	movs	r0, #0
 80068d0:	f001 f96e 	bl	8007bb0 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	785b      	ldrb	r3, [r3, #1]
 80068d8:	2b0a      	cmp	r3, #10
 80068da:	d002      	beq.n	80068e2 <process_control_request+0x3ca>
 80068dc:	2b0b      	cmp	r3, #11
 80068de:	d00a      	beq.n	80068f6 <process_control_request+0x3de>
 80068e0:	e00f      	b.n	8006902 <process_control_request+0x3ea>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 80068e2:	2300      	movs	r3, #0
 80068e4:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 80068e6:	f107 020f 	add.w	r2, r7, #15
 80068ea:	79f8      	ldrb	r0, [r7, #7]
 80068ec:	2301      	movs	r3, #1
 80068ee:	6839      	ldr	r1, [r7, #0]
 80068f0:	f001 f8e2 	bl	8007ab8 <tud_control_xfer>
            break;
 80068f4:	e007      	b.n	8006906 <process_control_request+0x3ee>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 80068f6:	79fb      	ldrb	r3, [r7, #7]
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	4618      	mov	r0, r3
 80068fc:	f001 f858 	bl	80079b0 <tud_control_status>
            break;
 8006900:	e001      	b.n	8006906 <process_control_request+0x3ee>

          default: return false;
 8006902:	2300      	movs	r3, #0
 8006904:	e0e2      	b.n	8006acc <process_control_request+0x5b4>
        }
      }
      break;
 8006906:	e0df      	b.n	8006ac8 <process_control_request+0x5b0>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	889b      	ldrh	r3, [r3, #4]
 800690c:	b29b      	uxth	r3, r3
 800690e:	83bb      	strh	r3, [r7, #28]
 8006910:	8bbb      	ldrh	r3, [r7, #28]
 8006912:	b2db      	uxtb	r3, r3
 8006914:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8006918:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800691c:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800691e:	7fbb      	ldrb	r3, [r7, #30]
 8006920:	f003 030f 	and.w	r3, r3, #15
 8006924:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8006926:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800692a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800692e:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006930:	7ffb      	ldrb	r3, [r7, #31]
 8006932:	09db      	lsrs	r3, r3, #7
 8006934:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8006936:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800693a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800693e:	2b05      	cmp	r3, #5
 8006940:	d90a      	bls.n	8006958 <process_control_request+0x440>
 8006942:	4b51      	ldr	r3, [pc, #324]	@ (8006a88 <process_control_request+0x570>)
 8006944:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006946:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d000      	beq.n	8006954 <process_control_request+0x43c>
 8006952:	be00      	bkpt	0x0000
 8006954:	2300      	movs	r3, #0
 8006956:	e0b9      	b.n	8006acc <process_control_request+0x5b4>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8006958:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800695c:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8006960:	4948      	ldr	r1, [pc, #288]	@ (8006a84 <process_control_request+0x56c>)
 8006962:	0052      	lsls	r2, r2, #1
 8006964:	440a      	add	r2, r1
 8006966:	4413      	add	r3, r2
 8006968:	3317      	adds	r3, #23
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800696e:	2300      	movs	r3, #0
 8006970:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 8006972:	4b46      	ldr	r3, [pc, #280]	@ (8006a8c <process_control_request+0x574>)
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	7efa      	ldrb	r2, [r7, #27]
 8006978:	429a      	cmp	r2, r3
 800697a:	d209      	bcs.n	8006990 <process_control_request+0x478>
    driver = &_app_driver[drvid];
 800697c:	4b44      	ldr	r3, [pc, #272]	@ (8006a90 <process_control_request+0x578>)
 800697e:	6819      	ldr	r1, [r3, #0]
 8006980:	7efa      	ldrb	r2, [r7, #27]
 8006982:	4613      	mov	r3, r2
 8006984:	00db      	lsls	r3, r3, #3
 8006986:	4413      	add	r3, r2
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	440b      	add	r3, r1
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	e00f      	b.n	80069b0 <process_control_request+0x498>
    drvid -= _app_driver_count;
 8006990:	4b3e      	ldr	r3, [pc, #248]	@ (8006a8c <process_control_request+0x574>)
 8006992:	781b      	ldrb	r3, [r3, #0]
 8006994:	7efa      	ldrb	r2, [r7, #27]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800699a:	7efb      	ldrb	r3, [r7, #27]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d807      	bhi.n	80069b0 <process_control_request+0x498>
      driver = &_usbd_driver[drvid];
 80069a0:	7efa      	ldrb	r2, [r7, #27]
 80069a2:	4613      	mov	r3, r2
 80069a4:	00db      	lsls	r3, r3, #3
 80069a6:	4413      	add	r3, r2
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	4a3a      	ldr	r2, [pc, #232]	@ (8006a94 <process_control_request+0x57c>)
 80069ac:	4413      	add	r3, r2
 80069ae:	617b      	str	r3, [r7, #20]
  return driver;
 80069b0:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 80069b2:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	781b      	ldrb	r3, [r3, #0]
 80069b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00c      	beq.n	80069dc <process_control_request+0x4c4>
        // Forward class request to its driver
        TU_VERIFY(driver);
 80069c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <process_control_request+0x4b4>
 80069c8:	2300      	movs	r3, #0
 80069ca:	e07f      	b.n	8006acc <process_control_request+0x5b4>
        return invoke_class_control(rhport, driver, p_request);
 80069cc:	79fb      	ldrb	r3, [r7, #7]
 80069ce:	683a      	ldr	r2, [r7, #0]
 80069d0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7ff fd88 	bl	80064e8 <invoke_class_control>
 80069d8:	4603      	mov	r3, r0
 80069da:	e077      	b.n	8006acc <process_control_request+0x5b4>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	785b      	ldrb	r3, [r3, #1]
 80069e0:	2b03      	cmp	r3, #3
 80069e2:	d01c      	beq.n	8006a1e <process_control_request+0x506>
 80069e4:	2b03      	cmp	r3, #3
 80069e6:	dc57      	bgt.n	8006a98 <process_control_request+0x580>
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d002      	beq.n	80069f2 <process_control_request+0x4da>
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d016      	beq.n	8006a1e <process_control_request+0x506>
 80069f0:	e052      	b.n	8006a98 <process_control_request+0x580>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 80069f2:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80069f6:	79fb      	ldrb	r3, [r7, #7]
 80069f8:	4611      	mov	r1, r2
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 ff80 	bl	8007900 <usbd_edpt_stalled>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d001      	beq.n	8006a0a <process_control_request+0x4f2>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <process_control_request+0x4f4>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 8006a0e:	f107 020c 	add.w	r2, r7, #12
 8006a12:	79f8      	ldrb	r0, [r7, #7]
 8006a14:	2302      	movs	r3, #2
 8006a16:	6839      	ldr	r1, [r7, #0]
 8006a18:	f001 f84e 	bl	8007ab8 <tud_control_xfer>
          }
          break;
 8006a1c:	e048      	b.n	8006ab0 <process_control_request+0x598>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	885b      	ldrh	r3, [r3, #2]
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d112      	bne.n	8006a4e <process_control_request+0x536>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	785b      	ldrb	r3, [r3, #1]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d107      	bne.n	8006a40 <process_control_request+0x528>
                usbd_edpt_clear_stall(rhport, ep_addr);
 8006a30:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8006a34:	79fb      	ldrb	r3, [r7, #7]
 8006a36:	4611      	mov	r1, r2
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f000 ff23 	bl	8007884 <usbd_edpt_clear_stall>
 8006a3e:	e006      	b.n	8006a4e <process_control_request+0x536>
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8006a40:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8006a44:	79fb      	ldrb	r3, [r7, #7]
 8006a46:	4611      	mov	r1, r2
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f000 fedd 	bl	8007808 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 8006a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d02c      	beq.n	8006aae <process_control_request+0x596>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8006a54:	79fb      	ldrb	r3, [r7, #7]
 8006a56:	683a      	ldr	r2, [r7, #0]
 8006a58:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7ff fd44 	bl	80064e8 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8006a60:	2000      	movs	r0, #0
 8006a62:	f001 f8a5 	bl	8007bb0 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8006a66:	4b07      	ldr	r3, [pc, #28]	@ (8006a84 <process_control_request+0x56c>)
 8006a68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a6c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d11b      	bne.n	8006aae <process_control_request+0x596>
                tud_control_status(rhport, p_request);
 8006a76:	79fb      	ldrb	r3, [r7, #7]
 8006a78:	6839      	ldr	r1, [r7, #0]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f000 ff98 	bl	80079b0 <tud_control_status>
              }
            }
          }
          break;
 8006a80:	e015      	b.n	8006aae <process_control_request+0x596>
 8006a82:	bf00      	nop
 8006a84:	200007fc 	.word	0x200007fc
 8006a88:	e000edf0 	.word	0xe000edf0
 8006a8c:	20000830 	.word	0x20000830
 8006a90:	2000082c 	.word	0x2000082c
 8006a94:	0800b2b8 	.word	0x0800b2b8

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8006a98:	4b0e      	ldr	r3, [pc, #56]	@ (8006ad4 <process_control_request+0x5bc>)
 8006a9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d000      	beq.n	8006aaa <process_control_request+0x592>
 8006aa8:	be00      	bkpt	0x0000
            return false;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	e00e      	b.n	8006acc <process_control_request+0x5b4>
          break;
 8006aae:	bf00      	nop
        }
      }
      break;
 8006ab0:	e00b      	b.n	8006aca <process_control_request+0x5b2>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 8006ab2:	4b08      	ldr	r3, [pc, #32]	@ (8006ad4 <process_control_request+0x5bc>)
 8006ab4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d000      	beq.n	8006ac4 <process_control_request+0x5ac>
 8006ac2:	be00      	bkpt	0x0000
      return false;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	e001      	b.n	8006acc <process_control_request+0x5b4>
      break;
 8006ac8:	bf00      	nop
  }

  return true;
 8006aca:	2301      	movs	r3, #1
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3768      	adds	r7, #104	@ 0x68
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	e000edf0 	.word	0xe000edf0

08006ad8 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num) {
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b09c      	sub	sp, #112	@ 0x70
 8006adc:	af02      	add	r7, sp, #8
 8006ade:	4603      	mov	r3, r0
 8006ae0:	460a      	mov	r2, r1
 8006ae2:	71fb      	strb	r3, [r7, #7]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  const tusb_desc_configuration_t *desc_cfg =
    (const tusb_desc_configuration_t *)tud_descriptor_configuration_cb(cfg_num - 1);
 8006ae8:	79bb      	ldrb	r3, [r7, #6]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7fa fbe4 	bl	80012bc <tud_descriptor_configuration_cb>
 8006af4:	65f8      	str	r0, [r7, #92]	@ 0x5c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 8006af6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <process_set_config+0x2c>
 8006afc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006afe:	785b      	ldrb	r3, [r3, #1]
 8006b00:	2b02      	cmp	r3, #2
 8006b02:	d00a      	beq.n	8006b1a <process_set_config+0x42>
 8006b04:	4b81      	ldr	r3, [pc, #516]	@ (8006d0c <process_set_config+0x234>)
 8006b06:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0301 	and.w	r3, r3, #1
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d000      	beq.n	8006b16 <process_set_config+0x3e>
 8006b14:	be00      	bkpt	0x0000
 8006b16:	2300      	movs	r3, #0
 8006b18:	e0f4      	b.n	8006d04 <process_set_config+0x22c>

  // Parse configuration descriptor
  _usbd_dev.self_powered = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED) ? 1u : 0u;
 8006b1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b1c:	79db      	ldrb	r3, [r3, #7]
 8006b1e:	119b      	asrs	r3, r3, #6
 8006b20:	f003 0301 	and.w	r3, r3, #1
 8006b24:	b2d9      	uxtb	r1, r3
 8006b26:	4a7a      	ldr	r2, [pc, #488]	@ (8006d10 <process_set_config+0x238>)
 8006b28:	78d3      	ldrb	r3, [r2, #3]
 8006b2a:	f361 0300 	bfi	r3, r1, #0, #1
 8006b2e:	70d3      	strb	r3, [r2, #3]

  // Parse interface descriptor
  const uint8_t *p_desc   = ((const uint8_t *)desc_cfg) + sizeof(tusb_desc_configuration_t);
 8006b30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b32:	3309      	adds	r3, #9
 8006b34:	667b      	str	r3, [r7, #100]	@ 0x64
  const uint8_t *desc_end = ((const uint8_t *)desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8006b36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b38:	885b      	ldrh	r3, [r3, #2]
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b40:	4413      	add	r3, r2
 8006b42:	65bb      	str	r3, [r7, #88]	@ 0x58

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8006b44:	e0c0      	b.n	8006cc8 <process_set_config+0x1f0>
 8006b46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b48:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	781b      	ldrb	r3, [r3, #0]
    // Class will always start with Interface Association (if any) and then Interface descriptor
    if (TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc)) {
 8006b50:	2b0b      	cmp	r3, #11
 8006b52:	d10a      	bne.n	8006b6a <process_set_config+0x92>
 8006b54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	461a      	mov	r2, r3
 8006b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b64:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc); // next to Interface
 8006b66:	667b      	str	r3, [r7, #100]	@ 0x64
      continue;
 8006b68:	e0ae      	b.n	8006cc8 <process_set_config+0x1f0>
 8006b6a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b70:	3301      	adds	r3, #1
 8006b72:	781b      	ldrb	r3, [r3, #0]
    }

    TU_ASSERT(TUSB_DESC_INTERFACE == tu_desc_type(p_desc));
 8006b74:	2b04      	cmp	r3, #4
 8006b76:	d00a      	beq.n	8006b8e <process_set_config+0xb6>
 8006b78:	4b64      	ldr	r3, [pc, #400]	@ (8006d0c <process_set_config+0x234>)
 8006b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0301 	and.w	r3, r3, #1
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d000      	beq.n	8006b8a <process_set_config+0xb2>
 8006b88:	be00      	bkpt	0x0000
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	e0ba      	b.n	8006d04 <process_set_config+0x22c>
    const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 8006b8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b90:	657b      	str	r3, [r7, #84]	@ 0x54

    // Find driver for this interface
    const uint16_t remaining_len = (uint16_t)(desc_end - p_desc);
 8006b92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b96:	1ad3      	subs	r3, r2, r3
 8006b98:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint8_t        drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8006ba2:	e076      	b.n	8006c92 <process_set_config+0x1ba>
 8006ba4:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8006ba8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  usbd_class_driver_t const *driver = NULL;
 8006bac:	2300      	movs	r3, #0
 8006bae:	61fb      	str	r3, [r7, #28]
  if (drvid < _app_driver_count) {
 8006bb0:	4b58      	ldr	r3, [pc, #352]	@ (8006d14 <process_set_config+0x23c>)
 8006bb2:	781b      	ldrb	r3, [r3, #0]
 8006bb4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d20a      	bcs.n	8006bd2 <process_set_config+0xfa>
    driver = &_app_driver[drvid];
 8006bbc:	4b56      	ldr	r3, [pc, #344]	@ (8006d18 <process_set_config+0x240>)
 8006bbe:	6819      	ldr	r1, [r3, #0]
 8006bc0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	00db      	lsls	r3, r3, #3
 8006bc8:	4413      	add	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	440b      	add	r3, r1
 8006bce:	61fb      	str	r3, [r7, #28]
 8006bd0:	e013      	b.n	8006bfa <process_set_config+0x122>
    drvid -= _app_driver_count;
 8006bd2:	4b50      	ldr	r3, [pc, #320]	@ (8006d14 <process_set_config+0x23c>)
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006be0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d808      	bhi.n	8006bfa <process_set_config+0x122>
      driver = &_usbd_driver[drvid];
 8006be8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006bec:	4613      	mov	r3, r2
 8006bee:	00db      	lsls	r3, r3, #3
 8006bf0:	4413      	add	r3, r2
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	4a49      	ldr	r2, [pc, #292]	@ (8006d1c <process_set_config+0x244>)
 8006bf6:	4413      	add	r3, r2
 8006bf8:	61fb      	str	r3, [r7, #28]
  return driver;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
      const usbd_class_driver_t *driver = get_driver(drv_id);
 8006bfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
      TU_ASSERT(driver);
 8006bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d10a      	bne.n	8006c1a <process_set_config+0x142>
 8006c04:	4b41      	ldr	r3, [pc, #260]	@ (8006d0c <process_set_config+0x234>)
 8006c06:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d000      	beq.n	8006c16 <process_set_config+0x13e>
 8006c14:	be00      	bkpt	0x0000
 8006c16:	2300      	movs	r3, #0
 8006c18:	e074      	b.n	8006d04 <process_set_config+0x22c>
      const uint16_t drv_len = driver->open(rhport, desc_itf, remaining_len);
 8006c1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8006c22:	79f8      	ldrb	r0, [r7, #7]
 8006c24:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c26:	4798      	blx	r3
 8006c28:	4603      	mov	r3, r0
 8006c2a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((sizeof(tusb_desc_interface_t) <= drv_len) && (drv_len <= remaining_len)) {
 8006c2e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006c32:	2b08      	cmp	r3, #8
 8006c34:	d928      	bls.n	8006c88 <process_set_config+0x1b0>
 8006c36:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8006c3a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d822      	bhi.n	8006c88 <process_set_config+0x1b0>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // bind found driver to all interfaces and endpoint within drv_len
        TU_ASSERT(tu_bind_driver_to_ep_itf(drv_id, _usbd_dev.ep2drv, _usbd_dev.itf2drv, CFG_TUD_INTERFACE_MAX, p_desc,
 8006c42:	f897 0063 	ldrb.w	r0, [r7, #99]	@ 0x63
 8006c46:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006c4a:	9301      	str	r3, [sp, #4]
 8006c4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c4e:	9300      	str	r3, [sp, #0]
 8006c50:	2310      	movs	r3, #16
 8006c52:	4a33      	ldr	r2, [pc, #204]	@ (8006d20 <process_set_config+0x248>)
 8006c54:	4933      	ldr	r1, [pc, #204]	@ (8006d24 <process_set_config+0x24c>)
 8006c56:	f003 fa3f 	bl	800a0d8 <tu_bind_driver_to_ep_itf>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	f083 0301 	eor.w	r3, r3, #1
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00a      	beq.n	8006c7c <process_set_config+0x1a4>
 8006c66:	4b29      	ldr	r3, [pc, #164]	@ (8006d0c <process_set_config+0x234>)
 8006c68:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d000      	beq.n	8006c78 <process_set_config+0x1a0>
 8006c76:	be00      	bkpt	0x0000
 8006c78:	2300      	movs	r3, #0
 8006c7a:	e043      	b.n	8006d04 <process_set_config+0x22c>
                                           drv_len));

        p_desc += drv_len; // next Interface
 8006c7c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006c80:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c82:	4413      	add	r3, r2
 8006c84:	667b      	str	r3, [r7, #100]	@ 0x64
        break; // exit driver find loop
 8006c86:	e00c      	b.n	8006ca2 <process_set_config+0x1ca>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 8006c88:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8006c92:	4b20      	ldr	r3, [pc, #128]	@ (8006d14 <process_set_config+0x23c>)
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	3302      	adds	r3, #2
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d380      	bcc.n	8006ba4 <process_set_config+0xcc>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8006ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8006d14 <process_set_config+0x23c>)
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	3302      	adds	r3, #2
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d30a      	bcc.n	8006cc8 <process_set_config+0x1f0>
 8006cb2:	4b16      	ldr	r3, [pc, #88]	@ (8006d0c <process_set_config+0x234>)
 8006cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d000      	beq.n	8006cc4 <process_set_config+0x1ec>
 8006cc2:	be00      	bkpt	0x0000
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	e01d      	b.n	8006d04 <process_set_config+0x22c>
 8006cc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cca:	61bb      	str	r3, [r7, #24]
 8006ccc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006cce:	617b      	str	r3, [r7, #20]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8006cd0:	69ba      	ldr	r2, [r7, #24]
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d20d      	bcs.n	8006cf4 <process_set_config+0x21c>
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8006cea:	697a      	ldr	r2, [r7, #20]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d301      	bcc.n	8006cf4 <process_set_config+0x21c>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e000      	b.n	8006cf6 <process_set_config+0x21e>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	f003 0301 	and.w	r3, r3, #1
 8006cfa:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f47f af22 	bne.w	8006b46 <process_set_config+0x6e>
  }

  return true;
 8006d02:	2301      	movs	r3, #1
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3768      	adds	r7, #104	@ 0x68
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	e000edf0 	.word	0xe000edf0
 8006d10:	200007fc 	.word	0x200007fc
 8006d14:	20000830 	.word	0x20000830
 8006d18:	2000082c 	.word	0x2000082c
 8006d1c:	0800b2b8 	.word	0x0800b2b8
 8006d20:	20000803 	.word	0x20000803
 8006d24:	20000813 	.word	0x20000813

08006d28 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b094      	sub	sp, #80	@ 0x50
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	4603      	mov	r3, r0
 8006d30:	6039      	str	r1, [r7, #0]
 8006d32:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	885b      	ldrh	r3, [r3, #2]
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8006d3c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d3e:	0a1b      	lsrs	r3, r3, #8
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	885b      	ldrh	r3, [r3, #2]
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006d50:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8006d58:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006d5c:	3b01      	subs	r3, #1
 8006d5e:	2b0e      	cmp	r3, #14
 8006d60:	f200 80b4 	bhi.w	8006ecc <process_get_descriptor+0x1a4>
 8006d64:	a201      	add	r2, pc, #4	@ (adr r2, 8006d6c <process_get_descriptor+0x44>)
 8006d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d6a:	bf00      	nop
 8006d6c:	08006da9 	.word	0x08006da9
 8006d70:	08006e0d 	.word	0x08006e0d
 8006d74:	08006e73 	.word	0x08006e73
 8006d78:	08006ecd 	.word	0x08006ecd
 8006d7c:	08006ecd 	.word	0x08006ecd
 8006d80:	08006ea7 	.word	0x08006ea7
 8006d84:	08006e0d 	.word	0x08006e0d
 8006d88:	08006ecd 	.word	0x08006ecd
 8006d8c:	08006ecd 	.word	0x08006ecd
 8006d90:	08006ecd 	.word	0x08006ecd
 8006d94:	08006ecd 	.word	0x08006ecd
 8006d98:	08006ecd 	.word	0x08006ecd
 8006d9c:	08006ecd 	.word	0x08006ecd
 8006da0:	08006ecd 	.word	0x08006ecd
 8006da4:	08006ddb 	.word	0x08006ddb
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8006da8:	f7fa fa7e 	bl	80012a8 <tud_descriptor_device_cb>
 8006dac:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 8006dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d10a      	bne.n	8006dca <process_get_descriptor+0xa2>
 8006db4:	4b48      	ldr	r3, [pc, #288]	@ (8006ed8 <process_get_descriptor+0x1b0>)
 8006db6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 0301 	and.w	r3, r3, #1
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d000      	beq.n	8006dc6 <process_get_descriptor+0x9e>
 8006dc4:	be00      	bkpt	0x0000
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	e081      	b.n	8006ece <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8006dca:	79f8      	ldrb	r0, [r7, #7]
 8006dcc:	2312      	movs	r3, #18
 8006dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dd0:	6839      	ldr	r1, [r7, #0]
 8006dd2:	f000 fe71 	bl	8007ab8 <tud_control_xfer>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	e079      	b.n	8006ece <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8006dda:	f7fa fadb 	bl	8001394 <tud_descriptor_bos_cb>
 8006dde:	4603      	mov	r3, r0
 8006de0:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 8006de2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d101      	bne.n	8006dec <process_get_descriptor+0xc4>
 8006de8:	2300      	movs	r3, #0
 8006dea:	e070      	b.n	8006ece <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8006dec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dee:	3302      	adds	r3, #2
 8006df0:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	881b      	ldrh	r3, [r3, #0]
 8006df6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8006dfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dfc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006e00:	79f8      	ldrb	r0, [r7, #7]
 8006e02:	6839      	ldr	r1, [r7, #0]
 8006e04:	f000 fe58 	bl	8007ab8 <tud_control_xfer>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	e060      	b.n	8006ece <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 8006e0c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006e10:	2b02      	cmp	r3, #2
 8006e12:	d114      	bne.n	8006e3e <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8006e14:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f7fa fa4f 	bl	80012bc <tud_descriptor_configuration_cb>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8006e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d116      	bne.n	8006e56 <process_get_descriptor+0x12e>
 8006e28:	4b2b      	ldr	r3, [pc, #172]	@ (8006ed8 <process_get_descriptor+0x1b0>)
 8006e2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 0301 	and.w	r3, r3, #1
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d000      	beq.n	8006e3a <process_get_descriptor+0x112>
 8006e38:	be00      	bkpt	0x0000
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e047      	b.n	8006ece <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8006e3e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7fe ffe0 	bl	8005e08 <tud_descriptor_other_speed_configuration_cb>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 8006e4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <process_get_descriptor+0x12e>
 8006e52:	2300      	movs	r3, #0
 8006e54:	e03b      	b.n	8006ece <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8006e56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e58:	3302      	adds	r3, #2
 8006e5a:	61fb      	str	r3, [r7, #28]
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	881b      	ldrh	r3, [r3, #0]
 8006e60:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8006e62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e64:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006e66:	79f8      	ldrb	r0, [r7, #7]
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	f000 fe25 	bl	8007ab8 <tud_control_xfer>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	e02d      	b.n	8006ece <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	889b      	ldrh	r3, [r3, #4]
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006e7c:	4611      	mov	r1, r2
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7fa fa2a 	bl	80012d8 <tud_descriptor_string_cb>
 8006e84:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 8006e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <process_get_descriptor+0x168>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	e01e      	b.n	8006ece <process_get_descriptor+0x1a6>
 8006e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e92:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8006e94:	69bb      	ldr	r3, [r7, #24]
 8006e96:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8006e98:	79f8      	ldrb	r0, [r7, #7]
 8006e9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e9c:	6839      	ldr	r1, [r7, #0]
 8006e9e:	f000 fe0b 	bl	8007ab8 <tud_control_xfer>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	e013      	b.n	8006ece <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8006ea6:	f7fe ffa7 	bl	8005df8 <tud_descriptor_device_qualifier_cb>
 8006eaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 8006eac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d101      	bne.n	8006eb6 <process_get_descriptor+0x18e>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	e00b      	b.n	8006ece <process_get_descriptor+0x1a6>
 8006eb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eb8:	617b      	str	r3, [r7, #20]
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8006ebe:	79f8      	ldrb	r0, [r7, #7]
 8006ec0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006ec2:	6839      	ldr	r1, [r7, #0]
 8006ec4:	f000 fdf8 	bl	8007ab8 <tud_control_xfer>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	e000      	b.n	8006ece <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 8006ecc:	2300      	movs	r3, #0
  }
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3750      	adds	r7, #80	@ 0x50
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	e000edf0 	.word	0xe000edf0

08006edc <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 8006edc:	b590      	push	{r4, r7, lr}
 8006ede:	b0a5      	sub	sp, #148	@ 0x94
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	785b      	ldrb	r3, [r3, #1]
 8006ef2:	3b02      	subs	r3, #2
 8006ef4:	2b05      	cmp	r3, #5
 8006ef6:	f200 822b 	bhi.w	8007350 <dcd_event_handler+0x474>
 8006efa:	a201      	add	r2, pc, #4	@ (adr r2, 8006f00 <dcd_event_handler+0x24>)
 8006efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f00:	08006f19 	.word	0x08006f19
 8006f04:	08006f6d 	.word	0x08006f6d
 8006f08:	08006f39 	.word	0x08006f39
 8006f0c:	08006f53 	.word	0x08006f53
 8006f10:	080071ab 	.word	0x080071ab
 8006f14:	080071dd 	.word	0x080071dd
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8006f18:	4ba9      	ldr	r3, [pc, #676]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed = 0;
 8006f1e:	4ba8      	ldr	r3, [pc, #672]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f20:	2200      	movs	r2, #0
 8006f22:	705a      	strb	r2, [r3, #1]
      _usbd_dev.cfg_num = 0;
 8006f24:	4ba6      	ldr	r3, [pc, #664]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f26:	2200      	movs	r2, #0
 8006f28:	711a      	strb	r2, [r3, #4]
      _usbd_dev.suspended = 0;
 8006f2a:	4ba5      	ldr	r3, [pc, #660]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	709a      	strb	r2, [r3, #2]
      send = true;
 8006f30:	2301      	movs	r3, #1
 8006f32:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8006f36:	e216      	b.n	8007366 <dcd_event_handler+0x48a>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8006f38:	4ba1      	ldr	r3, [pc, #644]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f3a:	781b      	ldrb	r3, [r3, #0]
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 820a 	beq.w	8007358 <dcd_event_handler+0x47c>
        _usbd_dev.suspended = 1;
 8006f44:	4b9e      	ldr	r3, [pc, #632]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f46:	2201      	movs	r2, #1
 8006f48:	709a      	strb	r2, [r3, #2]
        send = true;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006f50:	e202      	b.n	8007358 <dcd_event_handler+0x47c>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8006f52:	4b9b      	ldr	r3, [pc, #620]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 81ff 	beq.w	800735c <dcd_event_handler+0x480>
        _usbd_dev.suspended = 0;
 8006f5e:	4b98      	ldr	r3, [pc, #608]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8006f60:	2200      	movs	r2, #0
 8006f62:	709a      	strb	r2, [r3, #2]
        send = true;
 8006f64:	2301      	movs	r3, #1
 8006f66:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8006f6a:	e1f7      	b.n	800735c <dcd_event_handler+0x480>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006f72:	e044      	b.n	8006ffe <dcd_event_handler+0x122>
 8006f74:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006f78:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 8006f80:	4b90      	ldr	r3, [pc, #576]	@ (80071c4 <dcd_event_handler+0x2e8>)
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d20a      	bcs.n	8006fa2 <dcd_event_handler+0xc6>
    driver = &_app_driver[drvid];
 8006f8c:	4b8e      	ldr	r3, [pc, #568]	@ (80071c8 <dcd_event_handler+0x2ec>)
 8006f8e:	6819      	ldr	r1, [r3, #0]
 8006f90:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006f94:	4613      	mov	r3, r2
 8006f96:	00db      	lsls	r3, r3, #3
 8006f98:	4413      	add	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006fa0:	e013      	b.n	8006fca <dcd_event_handler+0xee>
    drvid -= _app_driver_count;
 8006fa2:	4b88      	ldr	r3, [pc, #544]	@ (80071c4 <dcd_event_handler+0x2e8>)
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006faa:	1ad3      	subs	r3, r2, r3
 8006fac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006fb0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d808      	bhi.n	8006fca <dcd_event_handler+0xee>
      driver = &_usbd_driver[drvid];
 8006fb8:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	00db      	lsls	r3, r3, #3
 8006fc0:	4413      	add	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	4a81      	ldr	r2, [pc, #516]	@ (80071cc <dcd_event_handler+0x2f0>)
 8006fc6:	4413      	add	r3, r2
 8006fc8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 8006fca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 8006fcc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 8006fd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00d      	beq.n	8006ff4 <dcd_event_handler+0x118>
 8006fd8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d008      	beq.n	8006ff4 <dcd_event_handler+0x118>
          driver->sof(event->rhport, event->sof.frame_count);
 8006fe2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fe6:	6a1b      	ldr	r3, [r3, #32]
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	7810      	ldrb	r0, [r2, #0]
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	6852      	ldr	r2, [r2, #4]
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006ff4:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8006ff8:	3301      	adds	r3, #1
 8006ffa:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8006ffe:	4b71      	ldr	r3, [pc, #452]	@ (80071c4 <dcd_event_handler+0x2e8>)
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	3302      	adds	r3, #2
 8007004:	b2db      	uxtb	r3, r3
 8007006:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800700a:	429a      	cmp	r2, r3
 800700c:	d3b2      	bcc.n	8006f74 <dcd_event_handler+0x98>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800700e:	4b6c      	ldr	r3, [pc, #432]	@ (80071c0 <dcd_event_handler+0x2e4>)
 8007010:	789b      	ldrb	r3, [r3, #2]
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b00      	cmp	r3, #0
 8007016:	d058      	beq.n	80070ca <dcd_event_handler+0x1ee>
        _usbd_dev.suspended = 0;
 8007018:	4b69      	ldr	r3, [pc, #420]	@ (80071c0 <dcd_event_handler+0x2e4>)
 800701a:	2200      	movs	r2, #0
 800701c:	709a      	strb	r2, [r3, #2]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800701e:	f107 0314 	add.w	r3, r7, #20
 8007022:	2200      	movs	r2, #0
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	605a      	str	r2, [r3, #4]
 8007028:	609a      	str	r2, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	781b      	ldrb	r3, [r3, #0]
 800702e:	753b      	strb	r3, [r7, #20]
 8007030:	2305      	movs	r3, #5
 8007032:	757b      	strb	r3, [r7, #21]
 8007034:	f107 0314 	add.w	r3, r7, #20
 8007038:	677b      	str	r3, [r7, #116]	@ 0x74
 800703a:	78fb      	ldrb	r3, [r7, #3]
 800703c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8007040:	4b63      	ldr	r3, [pc, #396]	@ (80071d0 <dcd_event_handler+0x2f4>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007048:	66bb      	str	r3, [r7, #104]	@ 0x68
 800704a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800704e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8007052:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8007056:	f083 0301 	eor.w	r3, r3, #1
 800705a:	b2db      	uxtb	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d003      	beq.n	8007068 <dcd_event_handler+0x18c>
    qhdl->interrupt_set(false);
 8007060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2000      	movs	r0, #0
 8007066:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 8007068:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800706a:	3304      	adds	r3, #4
 800706c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800706e:	4618      	mov	r0, r3
 8007070:	f7fe fda9 	bl	8005bc6 <tu_fifo_write>
 8007074:	4603      	mov	r3, r0
 8007076:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800707a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800707e:	f083 0301 	eor.w	r3, r3, #1
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b00      	cmp	r3, #0
 8007086:	d003      	beq.n	8007090 <dcd_event_handler+0x1b4>
    qhdl->interrupt_set(true);
 8007088:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2001      	movs	r0, #1
 800708e:	4798      	blx	r3
  }

  return success;
 8007090:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8007094:	f083 0301 	eor.w	r3, r3, #1
 8007098:	b2db      	uxtb	r3, r3
 800709a:	2b00      	cmp	r3, #0
 800709c:	d009      	beq.n	80070b2 <dcd_event_handler+0x1d6>
 800709e:	4b4d      	ldr	r3, [pc, #308]	@ (80071d4 <dcd_event_handler+0x2f8>)
 80070a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80070a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00c      	beq.n	80070c8 <dcd_event_handler+0x1ec>
 80070ae:	be00      	bkpt	0x0000
 80070b0:	e00a      	b.n	80070c8 <dcd_event_handler+0x1ec>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 80070b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070b4:	7818      	ldrb	r0, [r3, #0]
 80070b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070b8:	785b      	ldrb	r3, [r3, #1]
 80070ba:	4619      	mov	r1, r3
 80070bc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 80070c0:	461a      	mov	r2, r3
 80070c2:	f7fe fe81 	bl	8005dc8 <tud_event_hook_cb>
  return true;
 80070c6:	e000      	b.n	80070ca <dcd_event_handler+0x1ee>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80070c8:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 80070ca:	4b3d      	ldr	r3, [pc, #244]	@ (80071c0 <dcd_event_handler+0x2e4>)
 80070cc:	799b      	ldrb	r3, [r3, #6]
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80070d2:	2300      	movs	r3, #0
 80070d4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80070d8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80070dc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80070de:	fa22 f303 	lsr.w	r3, r2, r3
 80070e2:	f003 0301 	and.w	r3, r3, #1
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	bf14      	ite	ne
 80070ea:	2301      	movne	r3, #1
 80070ec:	2300      	moveq	r3, #0
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 8135 	beq.w	8007360 <dcd_event_handler+0x484>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 80070f6:	f107 0308 	add.w	r3, r7, #8
 80070fa:	2200      	movs	r2, #0
 80070fc:	601a      	str	r2, [r3, #0]
 80070fe:	605a      	str	r2, [r3, #4]
 8007100:	609a      	str	r2, [r3, #8]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	723b      	strb	r3, [r7, #8]
 8007108:	2303      	movs	r3, #3
 800710a:	727b      	strb	r3, [r7, #9]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	60fb      	str	r3, [r7, #12]
 8007112:	f107 0308 	add.w	r3, r7, #8
 8007116:	657b      	str	r3, [r7, #84]	@ 0x54
 8007118:	78fb      	ldrb	r3, [r7, #3]
 800711a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800711e:	4b2c      	ldr	r3, [pc, #176]	@ (80071d0 <dcd_event_handler+0x2f4>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007124:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007126:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007128:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800712c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 8007130:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007134:	f083 0301 	eor.w	r3, r3, #1
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <dcd_event_handler+0x26a>
    qhdl->interrupt_set(false);
 800713e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2000      	movs	r0, #0
 8007144:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8007146:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007148:	3304      	adds	r3, #4
 800714a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800714c:	4618      	mov	r0, r3
 800714e:	f7fe fd3a 	bl	8005bc6 <tu_fifo_write>
 8007152:	4603      	mov	r3, r0
 8007154:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 8007158:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800715c:	f083 0301 	eor.w	r3, r3, #1
 8007160:	b2db      	uxtb	r3, r3
 8007162:	2b00      	cmp	r3, #0
 8007164:	d003      	beq.n	800716e <dcd_event_handler+0x292>
    qhdl->interrupt_set(true);
 8007166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	2001      	movs	r0, #1
 800716c:	4798      	blx	r3
  return success;
 800716e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007172:	f083 0301 	eor.w	r3, r3, #1
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b00      	cmp	r3, #0
 800717a:	d009      	beq.n	8007190 <dcd_event_handler+0x2b4>
 800717c:	4b15      	ldr	r3, [pc, #84]	@ (80071d4 <dcd_event_handler+0x2f8>)
 800717e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007180:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0301 	and.w	r3, r3, #1
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00c      	beq.n	80071a6 <dcd_event_handler+0x2ca>
 800718c:	be00      	bkpt	0x0000
 800718e:	e00a      	b.n	80071a6 <dcd_event_handler+0x2ca>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8007190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007192:	7818      	ldrb	r0, [r3, #0]
 8007194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007196:	785b      	ldrb	r3, [r3, #1]
 8007198:	4619      	mov	r1, r3
 800719a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800719e:	461a      	mov	r2, r3
 80071a0:	f7fe fe12 	bl	8005dc8 <tud_event_hook_cb>
  return true;
 80071a4:	e000      	b.n	80071a8 <dcd_event_handler+0x2cc>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80071a6:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 80071a8:	e0da      	b.n	8007360 <dcd_event_handler+0x484>

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 80071aa:	4b0b      	ldr	r3, [pc, #44]	@ (80071d8 <dcd_event_handler+0x2fc>)
 80071ac:	781b      	ldrb	r3, [r3, #0]
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	3301      	adds	r3, #1
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	4b08      	ldr	r3, [pc, #32]	@ (80071d8 <dcd_event_handler+0x2fc>)
 80071b6:	701a      	strb	r2, [r3, #0]
      send = true;
 80071b8:	2301      	movs	r3, #1
 80071ba:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 80071be:	e0d2      	b.n	8007366 <dcd_event_handler+0x48a>
 80071c0:	200007fc 	.word	0x200007fc
 80071c4:	20000830 	.word	0x20000830
 80071c8:	2000082c 	.word	0x2000082c
 80071cc:	0800b2b8 	.word	0x0800b2b8
 80071d0:	200008f4 	.word	0x200008f4
 80071d4:	e000edf0 	.word	0xe000edf0
 80071d8:	2000082b 	.word	0x2000082b

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	791b      	ldrb	r3, [r3, #4]
 80071e0:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 80071e4:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80071e8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80071ec:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80071f0:	f003 030f 	and.w	r3, r3, #15
 80071f4:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 80071f6:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 80071fa:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 80071fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007202:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007206:	09db      	lsrs	r3, r3, #7
 8007208:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800720a:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800720e:	2301      	movs	r3, #1
 8007210:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 8007214:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 80a3 	beq.w	8007364 <dcd_event_handler+0x488>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800721e:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8007222:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8007226:	4979      	ldr	r1, [pc, #484]	@ (800740c <dcd_event_handler+0x530>)
 8007228:	0052      	lsls	r2, r2, #1
 800722a:	440a      	add	r2, r1
 800722c:	4413      	add	r3, r2
 800722e:	3317      	adds	r3, #23
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 8007236:	2300      	movs	r3, #0
 8007238:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800723a:	4b75      	ldr	r3, [pc, #468]	@ (8007410 <dcd_event_handler+0x534>)
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8007242:	429a      	cmp	r2, r3
 8007244:	d20a      	bcs.n	800725c <dcd_event_handler+0x380>
    driver = &_app_driver[drvid];
 8007246:	4b73      	ldr	r3, [pc, #460]	@ (8007414 <dcd_event_handler+0x538>)
 8007248:	6819      	ldr	r1, [r3, #0]
 800724a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800724e:	4613      	mov	r3, r2
 8007250:	00db      	lsls	r3, r3, #3
 8007252:	4413      	add	r3, r2
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	440b      	add	r3, r1
 8007258:	63bb      	str	r3, [r7, #56]	@ 0x38
 800725a:	e013      	b.n	8007284 <dcd_event_handler+0x3a8>
    drvid -= _app_driver_count;
 800725c:	4b6c      	ldr	r3, [pc, #432]	@ (8007410 <dcd_event_handler+0x534>)
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8007264:	1ad3      	subs	r3, r2, r3
 8007266:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800726a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800726e:	2b01      	cmp	r3, #1
 8007270:	d808      	bhi.n	8007284 <dcd_event_handler+0x3a8>
      driver = &_usbd_driver[drvid];
 8007272:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8007276:	4613      	mov	r3, r2
 8007278:	00db      	lsls	r3, r3, #3
 800727a:	4413      	add	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4a66      	ldr	r2, [pc, #408]	@ (8007418 <dcd_event_handler+0x53c>)
 8007280:	4413      	add	r3, r2
 8007282:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 8007284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8007286:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800728a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800728e:	2b00      	cmp	r3, #0
 8007290:	d068      	beq.n	8007364 <dcd_event_handler+0x488>
 8007292:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007296:	69db      	ldr	r3, [r3, #28]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d063      	beq.n	8007364 <dcd_event_handler+0x488>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800729c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 80072a0:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80072a4:	4959      	ldr	r1, [pc, #356]	@ (800740c <dcd_event_handler+0x530>)
 80072a6:	0052      	lsls	r2, r2, #1
 80072a8:	440a      	add	r2, r1
 80072aa:	4413      	add	r3, r2
 80072ac:	f103 0220 	add.w	r2, r3, #32
 80072b0:	78d3      	ldrb	r3, [r2, #3]
 80072b2:	f36f 0300 	bfc	r3, #0, #1
 80072b6:	70d3      	strb	r3, [r2, #3]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80072b8:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 80072bc:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80072c0:	4952      	ldr	r1, [pc, #328]	@ (800740c <dcd_event_handler+0x530>)
 80072c2:	0052      	lsls	r2, r2, #1
 80072c4:	440a      	add	r2, r1
 80072c6:	4413      	add	r3, r2
 80072c8:	f103 0220 	add.w	r2, r3, #32
 80072cc:	78d3      	ldrb	r3, [r2, #3]
 80072ce:	f36f 0382 	bfc	r3, #2, #1
 80072d2:	70d3      	strb	r3, [r2, #3]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 80072d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072d8:	69dc      	ldr	r4, [r3, #28]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	7818      	ldrb	r0, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	795a      	ldrb	r2, [r3, #5]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 80072ea:	47a0      	blx	r4
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bf14      	ite	ne
 80072f2:	2301      	movne	r3, #1
 80072f4:	2300      	moveq	r3, #0
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	f083 0301 	eor.w	r3, r3, #1
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8007302:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800730e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8007312:	2b00      	cmp	r3, #0
 8007314:	d026      	beq.n	8007364 <dcd_event_handler+0x488>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8007316:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800731a:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800731e:	493b      	ldr	r1, [pc, #236]	@ (800740c <dcd_event_handler+0x530>)
 8007320:	0052      	lsls	r2, r2, #1
 8007322:	440a      	add	r2, r1
 8007324:	4413      	add	r3, r2
 8007326:	f103 0220 	add.w	r2, r3, #32
 800732a:	78d3      	ldrb	r3, [r2, #3]
 800732c:	f043 0301 	orr.w	r3, r3, #1
 8007330:	70d3      	strb	r3, [r2, #3]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8007332:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8007336:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800733a:	4934      	ldr	r1, [pc, #208]	@ (800740c <dcd_event_handler+0x530>)
 800733c:	0052      	lsls	r2, r2, #1
 800733e:	440a      	add	r2, r1
 8007340:	4413      	add	r3, r2
 8007342:	f103 0220 	add.w	r2, r3, #32
 8007346:	78d3      	ldrb	r3, [r2, #3]
 8007348:	f043 0304 	orr.w	r3, r3, #4
 800734c:	70d3      	strb	r3, [r2, #3]
          }
        }
      }
      break;
 800734e:	e009      	b.n	8007364 <dcd_event_handler+0x488>
    }

    default:
      send = true;
 8007350:	2301      	movs	r3, #1
 8007352:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8007356:	e006      	b.n	8007366 <dcd_event_handler+0x48a>
      break;
 8007358:	bf00      	nop
 800735a:	e004      	b.n	8007366 <dcd_event_handler+0x48a>
      break;
 800735c:	bf00      	nop
 800735e:	e002      	b.n	8007366 <dcd_event_handler+0x48a>
      break;
 8007360:	bf00      	nop
 8007362:	e000      	b.n	8007366 <dcd_event_handler+0x48a>
      break;
 8007364:	bf00      	nop
  }

  if (send) {
 8007366:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800736a:	2b00      	cmp	r3, #0
 800736c:	d049      	beq.n	8007402 <dcd_event_handler+0x526>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	637b      	str	r3, [r7, #52]	@ 0x34
 8007372:	78fb      	ldrb	r3, [r7, #3]
 8007374:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8007378:	4b28      	ldr	r3, [pc, #160]	@ (800741c <dcd_event_handler+0x540>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800737e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007380:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007382:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007386:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800738a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800738e:	f083 0301 	eor.w	r3, r3, #1
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <dcd_event_handler+0x4c4>
    qhdl->interrupt_set(false);
 8007398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2000      	movs	r0, #0
 800739e:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 80073a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a2:	3304      	adds	r3, #4
 80073a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fe fc0d 	bl	8005bc6 <tu_fifo_write>
 80073ac:	4603      	mov	r3, r0
 80073ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 80073b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80073b6:	f083 0301 	eor.w	r3, r3, #1
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d003      	beq.n	80073c8 <dcd_event_handler+0x4ec>
    qhdl->interrupt_set(true);
 80073c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2001      	movs	r0, #1
 80073c6:	4798      	blx	r3
  return success;
 80073c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80073cc:	f083 0301 	eor.w	r3, r3, #1
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d009      	beq.n	80073ea <dcd_event_handler+0x50e>
 80073d6:	4b12      	ldr	r3, [pc, #72]	@ (8007420 <dcd_event_handler+0x544>)
 80073d8:	623b      	str	r3, [r7, #32]
 80073da:	6a3b      	ldr	r3, [r7, #32]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 0301 	and.w	r3, r3, #1
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00c      	beq.n	8007400 <dcd_event_handler+0x524>
 80073e6:	be00      	bkpt	0x0000
 80073e8:	e00a      	b.n	8007400 <dcd_event_handler+0x524>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 80073ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ec:	7818      	ldrb	r0, [r3, #0]
 80073ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073f0:	785b      	ldrb	r3, [r3, #1]
 80073f2:	4619      	mov	r1, r3
 80073f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80073f8:	461a      	mov	r2, r3
 80073fa:	f7fe fce5 	bl	8005dc8 <tud_event_hook_cb>
  return true;
 80073fe:	e000      	b.n	8007402 <dcd_event_handler+0x526>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8007400:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 8007402:	bf00      	nop
 8007404:	3794      	adds	r7, #148	@ 0x94
 8007406:	46bd      	mov	sp, r7
 8007408:	bd90      	pop	{r4, r7, pc}
 800740a:	bf00      	nop
 800740c:	200007fc 	.word	0x200007fc
 8007410:	20000830 	.word	0x20000830
 8007414:	2000082c 	.word	0x2000082c
 8007418:	0800b2b8 	.word	0x0800b2b8
 800741c:	200008f4 	.word	0x200008f4
 8007420:	e000edf0 	.word	0xe000edf0

08007424 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	4603      	mov	r3, r0
 800742c:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800742e:	79fb      	ldrb	r3, [r7, #7]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d005      	beq.n	8007440 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8007434:	4b07      	ldr	r3, [pc, #28]	@ (8007454 <usbd_int_set+0x30>)
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	4618      	mov	r0, r3
 800743a:	f001 fa13 	bl	8008864 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800743e:	e004      	b.n	800744a <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8007440:	4b04      	ldr	r3, [pc, #16]	@ (8007454 <usbd_int_set+0x30>)
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	4618      	mov	r0, r3
 8007446:	f001 fa35 	bl	80088b4 <dcd_int_disable>
}
 800744a:	bf00      	nop
 800744c:	3708      	adds	r7, #8
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	20000025 	.word	0x20000025

08007458 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	4603      	mov	r3, r0
 8007460:	71fb      	strb	r3, [r7, #7]
 8007462:	4b0e      	ldr	r3, [pc, #56]	@ (800749c <usbd_spin_lock+0x44>)
 8007464:	60fb      	str	r3, [r7, #12]
 8007466:	79fb      	ldrb	r3, [r7, #7]
 8007468:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800746a:	7afb      	ldrb	r3, [r7, #11]
 800746c:	f083 0301 	eor.w	r3, r3, #1
 8007470:	b2db      	uxtb	r3, r3
 8007472:	2b00      	cmp	r3, #0
 8007474:	d007      	beq.n	8007486 <usbd_spin_lock+0x2e>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d103      	bne.n	8007486 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	2000      	movs	r0, #0
 8007484:	4798      	blx	r3
  ctx->nested_count++;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	1c5a      	adds	r2, r3, #1
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	605a      	str	r2, [r3, #4]
}
 8007490:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 8007492:	bf00      	nop
 8007494:	3710      	adds	r7, #16
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
 800749a:	bf00      	nop
 800749c:	20000028 	.word	0x20000028

080074a0 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	4603      	mov	r3, r0
 80074a8:	71fb      	strb	r3, [r7, #7]
 80074aa:	4b10      	ldr	r3, [pc, #64]	@ (80074ec <usbd_spin_unlock+0x4c>)
 80074ac:	60fb      	str	r3, [r7, #12]
 80074ae:	79fb      	ldrb	r3, [r7, #7]
 80074b0:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d013      	beq.n	80074e2 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	1e5a      	subs	r2, r3, #1
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 80074c4:	7afb      	ldrb	r3, [r7, #11]
 80074c6:	f083 0301 	eor.w	r3, r3, #1
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d009      	beq.n	80074e4 <usbd_spin_unlock+0x44>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d105      	bne.n	80074e4 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2001      	movs	r0, #1
 80074de:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 80074e0:	e000      	b.n	80074e4 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 80074e2:	bf00      	nop
 80074e4:	bf00      	nop
 80074e6:	3710      	adds	r7, #16
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	20000028 	.word	0x20000028

080074f0 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b088      	sub	sp, #32
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	4603      	mov	r3, r0
 80074f8:	6039      	str	r1, [r7, #0]
 80074fa:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 80074fc:	4b1b      	ldr	r3, [pc, #108]	@ (800756c <usbd_edpt_open+0x7c>)
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8007502:	683b      	ldr	r3, [r7, #0]
 8007504:	789b      	ldrb	r3, [r3, #2]
 8007506:	75fb      	strb	r3, [r7, #23]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007508:	7dfb      	ldrb	r3, [r7, #23]
 800750a:	f003 030f 	and.w	r3, r3, #15
 800750e:	b2db      	uxtb	r3, r3
 8007510:	2b05      	cmp	r3, #5
 8007512:	d90a      	bls.n	800752a <usbd_edpt_open+0x3a>
 8007514:	4b16      	ldr	r3, [pc, #88]	@ (8007570 <usbd_edpt_open+0x80>)
 8007516:	61bb      	str	r3, [r7, #24]
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0301 	and.w	r3, r3, #1
 8007520:	2b00      	cmp	r3, #0
 8007522:	d000      	beq.n	8007526 <usbd_edpt_open+0x36>
 8007524:	be00      	bkpt	0x0000
 8007526:	2300      	movs	r3, #0
 8007528:	e01c      	b.n	8007564 <usbd_edpt_open+0x74>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t)_usbd_dev.speed));
 800752a:	4b12      	ldr	r3, [pc, #72]	@ (8007574 <usbd_edpt_open+0x84>)
 800752c:	795a      	ldrb	r2, [r3, #5]
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	613b      	str	r3, [r7, #16]
 8007532:	4613      	mov	r3, r2
 8007534:	73fb      	strb	r3, [r7, #15]
  return true;
 8007536:	2301      	movs	r3, #1
 8007538:	f083 0301 	eor.w	r3, r3, #1
 800753c:	b2db      	uxtb	r3, r3
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00a      	beq.n	8007558 <usbd_edpt_open+0x68>
 8007542:	4b0b      	ldr	r3, [pc, #44]	@ (8007570 <usbd_edpt_open+0x80>)
 8007544:	61fb      	str	r3, [r7, #28]
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f003 0301 	and.w	r3, r3, #1
 800754e:	2b00      	cmp	r3, #0
 8007550:	d000      	beq.n	8007554 <usbd_edpt_open+0x64>
 8007552:	be00      	bkpt	0x0000
 8007554:	2300      	movs	r3, #0
 8007556:	e005      	b.n	8007564 <usbd_edpt_open+0x74>

  return dcd_edpt_open(rhport, desc_ep);
 8007558:	79fb      	ldrb	r3, [r7, #7]
 800755a:	6839      	ldr	r1, [r7, #0]
 800755c:	4618      	mov	r0, r3
 800755e:	f001 fa85 	bl	8008a6c <dcd_edpt_open>
 8007562:	4603      	mov	r3, r0
}
 8007564:	4618      	mov	r0, r3
 8007566:	3720      	adds	r7, #32
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}
 800756c:	20000025 	.word	0x20000025
 8007570:	e000edf0 	.word	0xe000edf0
 8007574:	200007fc 	.word	0x200007fc

08007578 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	4603      	mov	r3, r0
 8007580:	460a      	mov	r2, r1
 8007582:	71fb      	strb	r3, [r7, #7]
 8007584:	4613      	mov	r3, r2
 8007586:	71bb      	strb	r3, [r7, #6]
 8007588:	79bb      	ldrb	r3, [r7, #6]
 800758a:	73bb      	strb	r3, [r7, #14]
 800758c:	7bbb      	ldrb	r3, [r7, #14]
 800758e:	f003 030f 	and.w	r3, r3, #15
 8007592:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007594:	75fb      	strb	r3, [r7, #23]
 8007596:	79bb      	ldrb	r3, [r7, #6]
 8007598:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800759a:	7bfb      	ldrb	r3, [r7, #15]
 800759c:	09db      	lsrs	r3, r3, #7
 800759e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80075a0:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 80075a2:	7dfa      	ldrb	r2, [r7, #23]
 80075a4:	7dbb      	ldrb	r3, [r7, #22]
 80075a6:	0052      	lsls	r2, r2, #1
 80075a8:	4413      	add	r3, r2
 80075aa:	3320      	adds	r3, #32
 80075ac:	4a06      	ldr	r2, [pc, #24]	@ (80075c8 <usbd_edpt_claim+0x50>)
 80075ae:	4413      	add	r3, r2
 80075b0:	3303      	adds	r3, #3
 80075b2:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 80075b4:	2100      	movs	r1, #0
 80075b6:	6938      	ldr	r0, [r7, #16]
 80075b8:	f002 fd27 	bl	800a00a <tu_edpt_claim>
 80075bc:	4603      	mov	r3, r0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3718      	adds	r7, #24
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	200007fc 	.word	0x200007fc

080075cc <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	4603      	mov	r3, r0
 80075d4:	460a      	mov	r2, r1
 80075d6:	71fb      	strb	r3, [r7, #7]
 80075d8:	4613      	mov	r3, r2
 80075da:	71bb      	strb	r3, [r7, #6]
 80075dc:	79bb      	ldrb	r3, [r7, #6]
 80075de:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80075e0:	7bbb      	ldrb	r3, [r7, #14]
 80075e2:	f003 030f 	and.w	r3, r3, #15
 80075e6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80075e8:	75fb      	strb	r3, [r7, #23]
 80075ea:	79bb      	ldrb	r3, [r7, #6]
 80075ec:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80075ee:	7bfb      	ldrb	r3, [r7, #15]
 80075f0:	09db      	lsrs	r3, r3, #7
 80075f2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80075f4:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 80075f6:	7dfa      	ldrb	r2, [r7, #23]
 80075f8:	7dbb      	ldrb	r3, [r7, #22]
 80075fa:	0052      	lsls	r2, r2, #1
 80075fc:	4413      	add	r3, r2
 80075fe:	3320      	adds	r3, #32
 8007600:	4a06      	ldr	r2, [pc, #24]	@ (800761c <usbd_edpt_release+0x50>)
 8007602:	4413      	add	r3, r2
 8007604:	3303      	adds	r3, #3
 8007606:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 8007608:	2100      	movs	r1, #0
 800760a:	6938      	ldr	r0, [r7, #16]
 800760c:	f002 fd39 	bl	800a082 <tu_edpt_release>
 8007610:	4603      	mov	r3, r0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3718      	adds	r7, #24
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	200007fc 	.word	0x200007fc

08007620 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8007620:	b580      	push	{r7, lr}
 8007622:	b088      	sub	sp, #32
 8007624:	af02      	add	r7, sp, #8
 8007626:	603a      	str	r2, [r7, #0]
 8007628:	461a      	mov	r2, r3
 800762a:	4603      	mov	r3, r0
 800762c:	71fb      	strb	r3, [r7, #7]
 800762e:	460b      	mov	r3, r1
 8007630:	71bb      	strb	r3, [r7, #6]
 8007632:	4613      	mov	r3, r2
 8007634:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 8007636:	4b34      	ldr	r3, [pc, #208]	@ (8007708 <usbd_edpt_xfer+0xe8>)
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	71fb      	strb	r3, [r7, #7]
 800763c:	79bb      	ldrb	r3, [r7, #6]
 800763e:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007640:	7abb      	ldrb	r3, [r7, #10]
 8007642:	f003 030f 	and.w	r3, r3, #15
 8007646:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007648:	75fb      	strb	r3, [r7, #23]
 800764a:	79bb      	ldrb	r3, [r7, #6]
 800764c:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800764e:	7afb      	ldrb	r3, [r7, #11]
 8007650:	09db      	lsrs	r3, r3, #7
 8007652:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007654:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8007656:	7dfa      	ldrb	r2, [r7, #23]
 8007658:	7dbb      	ldrb	r3, [r7, #22]
 800765a:	492c      	ldr	r1, [pc, #176]	@ (800770c <usbd_edpt_xfer+0xec>)
 800765c:	0052      	lsls	r2, r2, #1
 800765e:	440a      	add	r2, r1
 8007660:	4413      	add	r3, r2
 8007662:	3320      	adds	r3, #32
 8007664:	78db      	ldrb	r3, [r3, #3]
 8007666:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b00      	cmp	r3, #0
 800766e:	d00a      	beq.n	8007686 <usbd_edpt_xfer+0x66>
 8007670:	4b27      	ldr	r3, [pc, #156]	@ (8007710 <usbd_edpt_xfer+0xf0>)
 8007672:	60fb      	str	r3, [r7, #12]
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	2b00      	cmp	r3, #0
 800767e:	d000      	beq.n	8007682 <usbd_edpt_xfer+0x62>
 8007680:	be00      	bkpt	0x0000
 8007682:	2300      	movs	r3, #0
 8007684:	e03c      	b.n	8007700 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007686:	7dfa      	ldrb	r2, [r7, #23]
 8007688:	7dbb      	ldrb	r3, [r7, #22]
 800768a:	4920      	ldr	r1, [pc, #128]	@ (800770c <usbd_edpt_xfer+0xec>)
 800768c:	0052      	lsls	r2, r2, #1
 800768e:	440a      	add	r2, r1
 8007690:	4413      	add	r3, r2
 8007692:	f103 0220 	add.w	r2, r3, #32
 8007696:	78d3      	ldrb	r3, [r2, #3]
 8007698:	f043 0301 	orr.w	r3, r3, #1
 800769c:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800769e:	88ba      	ldrh	r2, [r7, #4]
 80076a0:	79b9      	ldrb	r1, [r7, #6]
 80076a2:	79f8      	ldrb	r0, [r7, #7]
 80076a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80076a8:	9300      	str	r3, [sp, #0]
 80076aa:	4613      	mov	r3, r2
 80076ac:	683a      	ldr	r2, [r7, #0]
 80076ae:	f001 faaf 	bl	8008c10 <dcd_edpt_xfer>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d001      	beq.n	80076bc <usbd_edpt_xfer+0x9c>
    return true;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e021      	b.n	8007700 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 80076bc:	7dfa      	ldrb	r2, [r7, #23]
 80076be:	7dbb      	ldrb	r3, [r7, #22]
 80076c0:	4912      	ldr	r1, [pc, #72]	@ (800770c <usbd_edpt_xfer+0xec>)
 80076c2:	0052      	lsls	r2, r2, #1
 80076c4:	440a      	add	r2, r1
 80076c6:	4413      	add	r3, r2
 80076c8:	f103 0220 	add.w	r2, r3, #32
 80076cc:	78d3      	ldrb	r3, [r2, #3]
 80076ce:	f36f 0300 	bfc	r3, #0, #1
 80076d2:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80076d4:	7dfa      	ldrb	r2, [r7, #23]
 80076d6:	7dbb      	ldrb	r3, [r7, #22]
 80076d8:	490c      	ldr	r1, [pc, #48]	@ (800770c <usbd_edpt_xfer+0xec>)
 80076da:	0052      	lsls	r2, r2, #1
 80076dc:	440a      	add	r2, r1
 80076de:	4413      	add	r3, r2
 80076e0:	f103 0220 	add.w	r2, r3, #32
 80076e4:	78d3      	ldrb	r3, [r2, #3]
 80076e6:	f36f 0382 	bfc	r3, #2, #1
 80076ea:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 80076ec:	4b08      	ldr	r3, [pc, #32]	@ (8007710 <usbd_edpt_xfer+0xf0>)
 80076ee:	613b      	str	r3, [r7, #16]
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d000      	beq.n	80076fe <usbd_edpt_xfer+0xde>
 80076fc:	be00      	bkpt	0x0000
    return false;
 80076fe:	2300      	movs	r3, #0
  }
}
 8007700:	4618      	mov	r0, r3
 8007702:	3718      	adds	r7, #24
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	20000025 	.word	0x20000025
 800770c:	200007fc 	.word	0x200007fc
 8007710:	e000edf0 	.word	0xe000edf0

08007714 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8007714:	b580      	push	{r7, lr}
 8007716:	b088      	sub	sp, #32
 8007718:	af02      	add	r7, sp, #8
 800771a:	603a      	str	r2, [r7, #0]
 800771c:	461a      	mov	r2, r3
 800771e:	4603      	mov	r3, r0
 8007720:	71fb      	strb	r3, [r7, #7]
 8007722:	460b      	mov	r3, r1
 8007724:	71bb      	strb	r3, [r7, #6]
 8007726:	4613      	mov	r3, r2
 8007728:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800772a:	4b34      	ldr	r3, [pc, #208]	@ (80077fc <usbd_edpt_xfer_fifo+0xe8>)
 800772c:	781b      	ldrb	r3, [r3, #0]
 800772e:	71fb      	strb	r3, [r7, #7]
 8007730:	79bb      	ldrb	r3, [r7, #6]
 8007732:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007734:	7abb      	ldrb	r3, [r7, #10]
 8007736:	f003 030f 	and.w	r3, r3, #15
 800773a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800773c:	75fb      	strb	r3, [r7, #23]
 800773e:	79bb      	ldrb	r3, [r7, #6]
 8007740:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007742:	7afb      	ldrb	r3, [r7, #11]
 8007744:	09db      	lsrs	r3, r3, #7
 8007746:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007748:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue FIFO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800774a:	7dfa      	ldrb	r2, [r7, #23]
 800774c:	7dbb      	ldrb	r3, [r7, #22]
 800774e:	492c      	ldr	r1, [pc, #176]	@ (8007800 <usbd_edpt_xfer_fifo+0xec>)
 8007750:	0052      	lsls	r2, r2, #1
 8007752:	440a      	add	r2, r1
 8007754:	4413      	add	r3, r2
 8007756:	3320      	adds	r3, #32
 8007758:	78db      	ldrb	r3, [r3, #3]
 800775a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800775e:	b2db      	uxtb	r3, r3
 8007760:	2b00      	cmp	r3, #0
 8007762:	d00a      	beq.n	800777a <usbd_edpt_xfer_fifo+0x66>
 8007764:	4b27      	ldr	r3, [pc, #156]	@ (8007804 <usbd_edpt_xfer_fifo+0xf0>)
 8007766:	60fb      	str	r3, [r7, #12]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f003 0301 	and.w	r3, r3, #1
 8007770:	2b00      	cmp	r3, #0
 8007772:	d000      	beq.n	8007776 <usbd_edpt_xfer_fifo+0x62>
 8007774:	be00      	bkpt	0x0000
 8007776:	2300      	movs	r3, #0
 8007778:	e03c      	b.n	80077f4 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800777a:	7dfa      	ldrb	r2, [r7, #23]
 800777c:	7dbb      	ldrb	r3, [r7, #22]
 800777e:	4920      	ldr	r1, [pc, #128]	@ (8007800 <usbd_edpt_xfer_fifo+0xec>)
 8007780:	0052      	lsls	r2, r2, #1
 8007782:	440a      	add	r2, r1
 8007784:	4413      	add	r3, r2
 8007786:	f103 0220 	add.w	r2, r3, #32
 800778a:	78d3      	ldrb	r3, [r2, #3]
 800778c:	f043 0301 	orr.w	r3, r3, #1
 8007790:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 8007792:	88ba      	ldrh	r2, [r7, #4]
 8007794:	79b9      	ldrb	r1, [r7, #6]
 8007796:	79f8      	ldrb	r0, [r7, #7]
 8007798:	f897 3020 	ldrb.w	r3, [r7, #32]
 800779c:	9300      	str	r3, [sp, #0]
 800779e:	4613      	mov	r3, r2
 80077a0:	683a      	ldr	r2, [r7, #0]
 80077a2:	f001 fa8d 	bl	8008cc0 <dcd_edpt_xfer_fifo>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d001      	beq.n	80077b0 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 80077ac:	2301      	movs	r3, #1
 80077ae:	e021      	b.n	80077f4 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 80077b0:	7dfa      	ldrb	r2, [r7, #23]
 80077b2:	7dbb      	ldrb	r3, [r7, #22]
 80077b4:	4912      	ldr	r1, [pc, #72]	@ (8007800 <usbd_edpt_xfer_fifo+0xec>)
 80077b6:	0052      	lsls	r2, r2, #1
 80077b8:	440a      	add	r2, r1
 80077ba:	4413      	add	r3, r2
 80077bc:	f103 0220 	add.w	r2, r3, #32
 80077c0:	78d3      	ldrb	r3, [r2, #3]
 80077c2:	f36f 0300 	bfc	r3, #0, #1
 80077c6:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80077c8:	7dfa      	ldrb	r2, [r7, #23]
 80077ca:	7dbb      	ldrb	r3, [r7, #22]
 80077cc:	490c      	ldr	r1, [pc, #48]	@ (8007800 <usbd_edpt_xfer_fifo+0xec>)
 80077ce:	0052      	lsls	r2, r2, #1
 80077d0:	440a      	add	r2, r1
 80077d2:	4413      	add	r3, r2
 80077d4:	f103 0220 	add.w	r2, r3, #32
 80077d8:	78d3      	ldrb	r3, [r2, #3]
 80077da:	f36f 0382 	bfc	r3, #2, #1
 80077de:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 80077e0:	4b08      	ldr	r3, [pc, #32]	@ (8007804 <usbd_edpt_xfer_fifo+0xf0>)
 80077e2:	613b      	str	r3, [r7, #16]
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 0301 	and.w	r3, r3, #1
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d000      	beq.n	80077f2 <usbd_edpt_xfer_fifo+0xde>
 80077f0:	be00      	bkpt	0x0000
    return false;
 80077f2:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3718      	adds	r7, #24
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	20000025 	.word	0x20000025
 8007800:	200007fc 	.word	0x200007fc
 8007804:	e000edf0 	.word	0xe000edf0

08007808 <usbd_edpt_stall>:
  uint8_t const dir = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	4603      	mov	r3, r0
 8007810:	460a      	mov	r2, r1
 8007812:	71fb      	strb	r3, [r7, #7]
 8007814:	4613      	mov	r3, r2
 8007816:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8007818:	4b18      	ldr	r3, [pc, #96]	@ (800787c <usbd_edpt_stall+0x74>)
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	71fb      	strb	r3, [r7, #7]
 800781e:	79bb      	ldrb	r3, [r7, #6]
 8007820:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007822:	7b3b      	ldrb	r3, [r7, #12]
 8007824:	f003 030f 	and.w	r3, r3, #15
 8007828:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800782a:	73fb      	strb	r3, [r7, #15]
 800782c:	79bb      	ldrb	r3, [r7, #6]
 800782e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007830:	7b7b      	ldrb	r3, [r7, #13]
 8007832:	09db      	lsrs	r3, r3, #7
 8007834:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007836:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 8007838:	79ba      	ldrb	r2, [r7, #6]
 800783a:	79fb      	ldrb	r3, [r7, #7]
 800783c:	4611      	mov	r1, r2
 800783e:	4618      	mov	r0, r3
 8007840:	f001 faa0 	bl	8008d84 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 8007844:	7bfa      	ldrb	r2, [r7, #15]
 8007846:	7bbb      	ldrb	r3, [r7, #14]
 8007848:	490d      	ldr	r1, [pc, #52]	@ (8007880 <usbd_edpt_stall+0x78>)
 800784a:	0052      	lsls	r2, r2, #1
 800784c:	440a      	add	r2, r1
 800784e:	4413      	add	r3, r2
 8007850:	f103 0220 	add.w	r2, r3, #32
 8007854:	78d3      	ldrb	r3, [r2, #3]
 8007856:	f043 0302 	orr.w	r3, r3, #2
 800785a:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800785c:	7bfa      	ldrb	r2, [r7, #15]
 800785e:	7bbb      	ldrb	r3, [r7, #14]
 8007860:	4907      	ldr	r1, [pc, #28]	@ (8007880 <usbd_edpt_stall+0x78>)
 8007862:	0052      	lsls	r2, r2, #1
 8007864:	440a      	add	r2, r1
 8007866:	4413      	add	r3, r2
 8007868:	f103 0220 	add.w	r2, r3, #32
 800786c:	78d3      	ldrb	r3, [r2, #3]
 800786e:	f043 0301 	orr.w	r3, r3, #1
 8007872:	70d3      	strb	r3, [r2, #3]
}
 8007874:	bf00      	nop
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}
 800787c:	20000025 	.word	0x20000025
 8007880:	200007fc 	.word	0x200007fc

08007884 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8007884:	b580      	push	{r7, lr}
 8007886:	b084      	sub	sp, #16
 8007888:	af00      	add	r7, sp, #0
 800788a:	4603      	mov	r3, r0
 800788c:	460a      	mov	r2, r1
 800788e:	71fb      	strb	r3, [r7, #7]
 8007890:	4613      	mov	r3, r2
 8007892:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8007894:	4b18      	ldr	r3, [pc, #96]	@ (80078f8 <usbd_edpt_clear_stall+0x74>)
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	71fb      	strb	r3, [r7, #7]
 800789a:	79bb      	ldrb	r3, [r7, #6]
 800789c:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800789e:	7b3b      	ldrb	r3, [r7, #12]
 80078a0:	f003 030f 	and.w	r3, r3, #15
 80078a4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80078a6:	73fb      	strb	r3, [r7, #15]
 80078a8:	79bb      	ldrb	r3, [r7, #6]
 80078aa:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80078ac:	7b7b      	ldrb	r3, [r7, #13]
 80078ae:	09db      	lsrs	r3, r3, #7
 80078b0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80078b2:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 80078b4:	79ba      	ldrb	r2, [r7, #6]
 80078b6:	79fb      	ldrb	r3, [r7, #7]
 80078b8:	4611      	mov	r1, r2
 80078ba:	4618      	mov	r0, r3
 80078bc:	f001 fa98 	bl	8008df0 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 80078c0:	7bfa      	ldrb	r2, [r7, #15]
 80078c2:	7bbb      	ldrb	r3, [r7, #14]
 80078c4:	490d      	ldr	r1, [pc, #52]	@ (80078fc <usbd_edpt_clear_stall+0x78>)
 80078c6:	0052      	lsls	r2, r2, #1
 80078c8:	440a      	add	r2, r1
 80078ca:	4413      	add	r3, r2
 80078cc:	f103 0220 	add.w	r2, r3, #32
 80078d0:	78d3      	ldrb	r3, [r2, #3]
 80078d2:	f36f 0341 	bfc	r3, #1, #1
 80078d6:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 80078d8:	7bfa      	ldrb	r2, [r7, #15]
 80078da:	7bbb      	ldrb	r3, [r7, #14]
 80078dc:	4907      	ldr	r1, [pc, #28]	@ (80078fc <usbd_edpt_clear_stall+0x78>)
 80078de:	0052      	lsls	r2, r2, #1
 80078e0:	440a      	add	r2, r1
 80078e2:	4413      	add	r3, r2
 80078e4:	f103 0220 	add.w	r2, r3, #32
 80078e8:	78d3      	ldrb	r3, [r2, #3]
 80078ea:	f36f 0300 	bfc	r3, #0, #1
 80078ee:	70d3      	strb	r3, [r2, #3]
}
 80078f0:	bf00      	nop
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	20000025 	.word	0x20000025
 80078fc:	200007fc 	.word	0x200007fc

08007900 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	4603      	mov	r3, r0
 8007908:	460a      	mov	r2, r1
 800790a:	71fb      	strb	r3, [r7, #7]
 800790c:	4613      	mov	r3, r2
 800790e:	71bb      	strb	r3, [r7, #6]
 8007910:	79bb      	ldrb	r3, [r7, #6]
 8007912:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007914:	7b3b      	ldrb	r3, [r7, #12]
 8007916:	f003 030f 	and.w	r3, r3, #15
 800791a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800791c:	73fb      	strb	r3, [r7, #15]
 800791e:	79bb      	ldrb	r3, [r7, #6]
 8007920:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007922:	7b7b      	ldrb	r3, [r7, #13]
 8007924:	09db      	lsrs	r3, r3, #7
 8007926:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007928:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800792a:	7bfa      	ldrb	r2, [r7, #15]
 800792c:	7bbb      	ldrb	r3, [r7, #14]
 800792e:	490a      	ldr	r1, [pc, #40]	@ (8007958 <usbd_edpt_stalled+0x58>)
 8007930:	0052      	lsls	r2, r2, #1
 8007932:	440a      	add	r2, r1
 8007934:	4413      	add	r3, r2
 8007936:	3320      	adds	r3, #32
 8007938:	78db      	ldrb	r3, [r3, #3]
 800793a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b00      	cmp	r3, #0
 8007942:	bf14      	ite	ne
 8007944:	2301      	movne	r3, #1
 8007946:	2300      	moveq	r3, #0
 8007948:	b2db      	uxtb	r3, r3
}
 800794a:	4618      	mov	r0, r3
 800794c:	3714      	adds	r7, #20
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	200007fc 	.word	0x200007fc

0800795c <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	4603      	mov	r3, r0
 8007964:	6039      	str	r1, [r7, #0]
 8007966:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 8007968:	bf00      	nop
 800796a:	370c      	adds	r7, #12
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 8007974:	b580      	push	{r7, lr}
 8007976:	b086      	sub	sp, #24
 8007978:	af02      	add	r7, sp, #8
 800797a:	4603      	mov	r3, r0
 800797c:	6039      	str	r1, [r7, #0]
 800797e:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	781b      	ldrb	r3, [r3, #0]
 8007984:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007988:	b2db      	uxtb	r3, r3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d001      	beq.n	8007992 <status_stage_xact+0x1e>
 800798e:	2300      	movs	r3, #0
 8007990:	e000      	b.n	8007994 <status_stage_xact+0x20>
 8007992:	2380      	movs	r3, #128	@ 0x80
 8007994:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 8007996:	7bf9      	ldrb	r1, [r7, #15]
 8007998:	79f8      	ldrb	r0, [r7, #7]
 800799a:	2300      	movs	r3, #0
 800799c:	9300      	str	r3, [sp, #0]
 800799e:	2300      	movs	r3, #0
 80079a0:	2200      	movs	r2, #0
 80079a2:	f7ff fe3d 	bl	8007620 <usbd_edpt_xfer>
 80079a6:	4603      	mov	r3, r0
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3710      	adds	r7, #16
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b082      	sub	sp, #8
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	4603      	mov	r3, r0
 80079b8:	6039      	str	r1, [r7, #0]
 80079ba:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 80079bc:	4b0b      	ldr	r3, [pc, #44]	@ (80079ec <tud_control_status+0x3c>)
 80079be:	683a      	ldr	r2, [r7, #0]
 80079c0:	6810      	ldr	r0, [r2, #0]
 80079c2:	6851      	ldr	r1, [r2, #4]
 80079c4:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 80079c6:	4b09      	ldr	r3, [pc, #36]	@ (80079ec <tud_control_status+0x3c>)
 80079c8:	2200      	movs	r2, #0
 80079ca:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 80079cc:	4b07      	ldr	r3, [pc, #28]	@ (80079ec <tud_control_status+0x3c>)
 80079ce:	2200      	movs	r2, #0
 80079d0:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 80079d2:	4b06      	ldr	r3, [pc, #24]	@ (80079ec <tud_control_status+0x3c>)
 80079d4:	2200      	movs	r2, #0
 80079d6:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 80079d8:	79fb      	ldrb	r3, [r7, #7]
 80079da:	6839      	ldr	r1, [r7, #0]
 80079dc:	4618      	mov	r0, r3
 80079de:	f7ff ffc9 	bl	8007974 <status_stage_xact>
 80079e2:	4603      	mov	r3, r0
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3708      	adds	r7, #8
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	200008f8 	.word	0x200008f8

080079f0 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 80079f0:	b590      	push	{r4, r7, lr}
 80079f2:	b08b      	sub	sp, #44	@ 0x2c
 80079f4:	af02      	add	r7, sp, #8
 80079f6:	4603      	mov	r3, r0
 80079f8:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 80079fa:	4b2d      	ldr	r3, [pc, #180]	@ (8007ab0 <data_stage_xact+0xc0>)
 80079fc:	899a      	ldrh	r2, [r3, #12]
 80079fe:	4b2c      	ldr	r3, [pc, #176]	@ (8007ab0 <data_stage_xact+0xc0>)
 8007a00:	89db      	ldrh	r3, [r3, #14]
 8007a02:	1ad3      	subs	r3, r2, r3
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	837b      	strh	r3, [r7, #26]
 8007a08:	2340      	movs	r3, #64	@ 0x40
 8007a0a:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007a0c:	8b7a      	ldrh	r2, [r7, #26]
 8007a0e:	8b3b      	ldrh	r3, [r7, #24]
 8007a10:	4293      	cmp	r3, r2
 8007a12:	bf28      	it	cs
 8007a14:	4613      	movcs	r3, r2
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 8007a1e:	4b24      	ldr	r3, [pc, #144]	@ (8007ab0 <data_stage_xact+0xc0>)
 8007a20:	781b      	ldrb	r3, [r3, #0]
 8007a22:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d02f      	beq.n	8007a8c <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 8007a2c:	2380      	movs	r3, #128	@ 0x80
 8007a2e:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 8007a30:	8bbb      	ldrh	r3, [r7, #28]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d02a      	beq.n	8007a8c <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 8007a36:	4b1e      	ldr	r3, [pc, #120]	@ (8007ab0 <data_stage_xact+0xc0>)
 8007a38:	689a      	ldr	r2, [r3, #8]
 8007a3a:	8bbb      	ldrh	r3, [r7, #28]
 8007a3c:	491d      	ldr	r1, [pc, #116]	@ (8007ab4 <data_stage_xact+0xc4>)
 8007a3e:	6179      	str	r1, [r7, #20]
 8007a40:	2140      	movs	r1, #64	@ 0x40
 8007a42:	6139      	str	r1, [r7, #16]
 8007a44:	60fa      	str	r2, [r7, #12]
 8007a46:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d102      	bne.n	8007a54 <data_stage_xact+0x64>
    return -1;
 8007a4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a52:	e017      	b.n	8007a84 <data_stage_xact+0x94>
  if (count == 0u) {
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d101      	bne.n	8007a5e <data_stage_xact+0x6e>
    return 0;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	e012      	b.n	8007a84 <data_stage_xact+0x94>
  if (src == NULL) {
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d102      	bne.n	8007a6a <data_stage_xact+0x7a>
    return -1;
 8007a64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a68:	e00c      	b.n	8007a84 <data_stage_xact+0x94>
  if (count > destsz) {
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d202      	bcs.n	8007a78 <data_stage_xact+0x88>
    return -1;
 8007a72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a76:	e005      	b.n	8007a84 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 8007a78:	68ba      	ldr	r2, [r7, #8]
 8007a7a:	68f9      	ldr	r1, [r7, #12]
 8007a7c:	6978      	ldr	r0, [r7, #20]
 8007a7e:	f002 fedb 	bl	800a838 <memcpy>
  return 0;
 8007a82:	2300      	movs	r3, #0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <data_stage_xact+0x9c>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	e00d      	b.n	8007aa8 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 8007a8c:	8bbb      	ldrh	r3, [r7, #28]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d001      	beq.n	8007a96 <data_stage_xact+0xa6>
 8007a92:	4a08      	ldr	r2, [pc, #32]	@ (8007ab4 <data_stage_xact+0xc4>)
 8007a94:	e000      	b.n	8007a98 <data_stage_xact+0xa8>
 8007a96:	2200      	movs	r2, #0
 8007a98:	8bbb      	ldrh	r3, [r7, #28]
 8007a9a:	7ff9      	ldrb	r1, [r7, #31]
 8007a9c:	79f8      	ldrb	r0, [r7, #7]
 8007a9e:	2400      	movs	r4, #0
 8007aa0:	9400      	str	r4, [sp, #0]
 8007aa2:	f7ff fdbd 	bl	8007620 <usbd_edpt_xfer>
 8007aa6:	4603      	mov	r3, r0
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3724      	adds	r7, #36	@ 0x24
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd90      	pop	{r4, r7, pc}
 8007ab0:	200008f8 	.word	0x200008f8
 8007ab4:	2000090c 	.word	0x2000090c

08007ab8 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b088      	sub	sp, #32
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60b9      	str	r1, [r7, #8]
 8007ac0:	607a      	str	r2, [r7, #4]
 8007ac2:	461a      	mov	r2, r3
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	73fb      	strb	r3, [r7, #15]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 8007acc:	4b30      	ldr	r3, [pc, #192]	@ (8007b90 <tud_control_xfer+0xd8>)
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	6810      	ldr	r0, [r2, #0]
 8007ad2:	6851      	ldr	r1, [r2, #4]
 8007ad4:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 8007ad6:	4a2e      	ldr	r2, [pc, #184]	@ (8007b90 <tud_control_xfer+0xd8>)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8007adc:	4b2c      	ldr	r3, [pc, #176]	@ (8007b90 <tud_control_xfer+0xd8>)
 8007ade:	2200      	movs	r2, #0
 8007ae0:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	88db      	ldrh	r3, [r3, #6]
 8007ae6:	b29a      	uxth	r2, r3
 8007ae8:	89bb      	ldrh	r3, [r7, #12]
 8007aea:	827b      	strh	r3, [r7, #18]
 8007aec:	4613      	mov	r3, r2
 8007aee:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007af0:	8a7a      	ldrh	r2, [r7, #18]
 8007af2:	8a3b      	ldrh	r3, [r7, #16]
 8007af4:	4293      	cmp	r3, r2
 8007af6:	bf28      	it	cs
 8007af8:	4613      	movcs	r3, r2
 8007afa:	b29a      	uxth	r2, r3
 8007afc:	4b24      	ldr	r3, [pc, #144]	@ (8007b90 <tud_control_xfer+0xd8>)
 8007afe:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	88db      	ldrh	r3, [r3, #6]
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d026      	beq.n	8007b58 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 8007b0a:	4b21      	ldr	r3, [pc, #132]	@ (8007b90 <tud_control_xfer+0xd8>)
 8007b0c:	899b      	ldrh	r3, [r3, #12]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d00d      	beq.n	8007b2e <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d10a      	bne.n	8007b2e <tud_control_xfer+0x76>
 8007b18:	4b1e      	ldr	r3, [pc, #120]	@ (8007b94 <tud_control_xfer+0xdc>)
 8007b1a:	61bb      	str	r3, [r7, #24]
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f003 0301 	and.w	r3, r3, #1
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d000      	beq.n	8007b2a <tud_control_xfer+0x72>
 8007b28:	be00      	bkpt	0x0000
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	e02b      	b.n	8007b86 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 8007b2e:	7bfb      	ldrb	r3, [r7, #15]
 8007b30:	4618      	mov	r0, r3
 8007b32:	f7ff ff5d 	bl	80079f0 <data_stage_xact>
 8007b36:	4603      	mov	r3, r0
 8007b38:	f083 0301 	eor.w	r3, r3, #1
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d020      	beq.n	8007b84 <tud_control_xfer+0xcc>
 8007b42:	4b14      	ldr	r3, [pc, #80]	@ (8007b94 <tud_control_xfer+0xdc>)
 8007b44:	617b      	str	r3, [r7, #20]
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f003 0301 	and.w	r3, r3, #1
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d000      	beq.n	8007b54 <tud_control_xfer+0x9c>
 8007b52:	be00      	bkpt	0x0000
 8007b54:	2300      	movs	r3, #0
 8007b56:	e016      	b.n	8007b86 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8007b58:	7bfb      	ldrb	r3, [r7, #15]
 8007b5a:	68b9      	ldr	r1, [r7, #8]
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7ff ff09 	bl	8007974 <status_stage_xact>
 8007b62:	4603      	mov	r3, r0
 8007b64:	f083 0301 	eor.w	r3, r3, #1
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d00a      	beq.n	8007b84 <tud_control_xfer+0xcc>
 8007b6e:	4b09      	ldr	r3, [pc, #36]	@ (8007b94 <tud_control_xfer+0xdc>)
 8007b70:	61fb      	str	r3, [r7, #28]
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0301 	and.w	r3, r3, #1
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d000      	beq.n	8007b80 <tud_control_xfer+0xc8>
 8007b7e:	be00      	bkpt	0x0000
 8007b80:	2300      	movs	r3, #0
 8007b82:	e000      	b.n	8007b86 <tud_control_xfer+0xce>
  }

  return true;
 8007b84:	2301      	movs	r3, #1
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3720      	adds	r7, #32
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
 8007b8e:	bf00      	nop
 8007b90:	200008f8 	.word	0x200008f8
 8007b94:	e000edf0 	.word	0xe000edf0

08007b98 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8007b9c:	2214      	movs	r2, #20
 8007b9e:	2100      	movs	r1, #0
 8007ba0:	4802      	ldr	r0, [pc, #8]	@ (8007bac <usbd_control_reset+0x14>)
 8007ba2:	f002 fe15 	bl	800a7d0 <memset>
}
 8007ba6:	bf00      	nop
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	200008f8 	.word	0x200008f8

08007bb0 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 8007bb8:	4a04      	ldr	r2, [pc, #16]	@ (8007bcc <usbd_control_set_complete_callback+0x1c>)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6113      	str	r3, [r2, #16]
}
 8007bbe:	bf00      	nop
 8007bc0:	370c      	adds	r7, #12
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc8:	4770      	bx	lr
 8007bca:	bf00      	nop
 8007bcc:	200008f8 	.word	0x200008f8

08007bd0 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 8007bd8:	4b09      	ldr	r3, [pc, #36]	@ (8007c00 <usbd_control_set_request+0x30>)
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6810      	ldr	r0, [r2, #0]
 8007bde:	6851      	ldr	r1, [r2, #4]
 8007be0:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 8007be2:	4b07      	ldr	r3, [pc, #28]	@ (8007c00 <usbd_control_set_request+0x30>)
 8007be4:	2200      	movs	r2, #0
 8007be6:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007be8:	4b05      	ldr	r3, [pc, #20]	@ (8007c00 <usbd_control_set_request+0x30>)
 8007bea:	2200      	movs	r2, #0
 8007bec:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8007bee:	4b04      	ldr	r3, [pc, #16]	@ (8007c00 <usbd_control_set_request+0x30>)
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	819a      	strh	r2, [r3, #12]
}
 8007bf4:	bf00      	nop
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr
 8007c00:	200008f8 	.word	0x200008f8

08007c04 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b088      	sub	sp, #32
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	603b      	str	r3, [r7, #0]
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	71fb      	strb	r3, [r7, #7]
 8007c10:	460b      	mov	r3, r1
 8007c12:	71bb      	strb	r3, [r7, #6]
 8007c14:	4613      	mov	r3, r2
 8007c16:	717b      	strb	r3, [r7, #5]
 8007c18:	79bb      	ldrb	r3, [r7, #6]
 8007c1a:	73fb      	strb	r3, [r7, #15]
 8007c1c:	7bfb      	ldrb	r3, [r7, #15]
 8007c1e:	09db      	lsrs	r3, r3, #7
 8007c20:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 8007c22:	4a4f      	ldr	r2, [pc, #316]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c24:	7812      	ldrb	r2, [r2, #0]
 8007c26:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8007c2a:	b2d2      	uxtb	r2, r2
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d01e      	beq.n	8007c6e <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00a      	beq.n	8007c4c <usbd_control_xfer_cb+0x48>
 8007c36:	4b4b      	ldr	r3, [pc, #300]	@ (8007d64 <usbd_control_xfer_cb+0x160>)
 8007c38:	613b      	str	r3, [r7, #16]
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d000      	beq.n	8007c48 <usbd_control_xfer_cb+0x44>
 8007c46:	be00      	bkpt	0x0000
 8007c48:	2300      	movs	r3, #0
 8007c4a:	e084      	b.n	8007d56 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8007c4c:	79fb      	ldrb	r3, [r7, #7]
 8007c4e:	4944      	ldr	r1, [pc, #272]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c50:	4618      	mov	r0, r3
 8007c52:	f7ff fe83 	bl	800795c <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 8007c56:	4b42      	ldr	r3, [pc, #264]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d005      	beq.n	8007c6a <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8007c5e:	4b40      	ldr	r3, [pc, #256]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	79f8      	ldrb	r0, [r7, #7]
 8007c64:	4a3e      	ldr	r2, [pc, #248]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c66:	2103      	movs	r1, #3
 8007c68:	4798      	blx	r3
    }

    return true;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e073      	b.n	8007d56 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 8007c6e:	4b3c      	ldr	r3, [pc, #240]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d10c      	bne.n	8007c96 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 8007c7c:	4b38      	ldr	r3, [pc, #224]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <usbd_control_xfer_cb+0x84>
 8007c84:	2300      	movs	r3, #0
 8007c86:	e066      	b.n	8007d56 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 8007c88:	4b35      	ldr	r3, [pc, #212]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	683a      	ldr	r2, [r7, #0]
 8007c8e:	4936      	ldr	r1, [pc, #216]	@ (8007d68 <usbd_control_xfer_cb+0x164>)
 8007c90:	4618      	mov	r0, r3
 8007c92:	f002 fdd1 	bl	800a838 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8007c96:	4b32      	ldr	r3, [pc, #200]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007c98:	89da      	ldrh	r2, [r3, #14]
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	4413      	add	r3, r2
 8007ca0:	b29a      	uxth	r2, r3
 8007ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007ca4:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8007ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007ca8:	689a      	ldr	r2, [r3, #8]
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	4413      	add	r3, r2
 8007cae:	4a2c      	ldr	r2, [pc, #176]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007cb0:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 8007cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007cb4:	88da      	ldrh	r2, [r3, #6]
 8007cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007cb8:	89db      	ldrh	r3, [r3, #14]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d002      	beq.n	8007cc4 <usbd_control_xfer_cb+0xc0>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b3f      	cmp	r3, #63	@ 0x3f
 8007cc2:	d831      	bhi.n	8007d28 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 8007cc8:	4b25      	ldr	r3, [pc, #148]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d007      	beq.n	8007ce0 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8007cd0:	4b23      	ldr	r3, [pc, #140]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	79f8      	ldrb	r0, [r7, #7]
 8007cd6:	4a22      	ldr	r2, [pc, #136]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007cd8:	2102      	movs	r1, #2
 8007cda:	4798      	blx	r3
 8007cdc:	4603      	mov	r3, r0
 8007cde:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 8007ce0:	7ffb      	ldrb	r3, [r7, #31]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d015      	beq.n	8007d12 <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 8007ce6:	79fb      	ldrb	r3, [r7, #7]
 8007ce8:	491d      	ldr	r1, [pc, #116]	@ (8007d60 <usbd_control_xfer_cb+0x15c>)
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7ff fe42 	bl	8007974 <status_stage_xact>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	f083 0301 	eor.w	r3, r3, #1
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d02a      	beq.n	8007d52 <usbd_control_xfer_cb+0x14e>
 8007cfc:	4b19      	ldr	r3, [pc, #100]	@ (8007d64 <usbd_control_xfer_cb+0x160>)
 8007cfe:	617b      	str	r3, [r7, #20]
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f003 0301 	and.w	r3, r3, #1
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d000      	beq.n	8007d0e <usbd_control_xfer_cb+0x10a>
 8007d0c:	be00      	bkpt	0x0000
 8007d0e:	2300      	movs	r3, #0
 8007d10:	e021      	b.n	8007d56 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8007d12:	79fb      	ldrb	r3, [r7, #7]
 8007d14:	2100      	movs	r1, #0
 8007d16:	4618      	mov	r0, r3
 8007d18:	f001 f834 	bl	8008d84 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8007d1c:	79fb      	ldrb	r3, [r7, #7]
 8007d1e:	2180      	movs	r1, #128	@ 0x80
 8007d20:	4618      	mov	r0, r3
 8007d22:	f001 f82f 	bl	8008d84 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007d26:	e014      	b.n	8007d52 <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 8007d28:	79fb      	ldrb	r3, [r7, #7]
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7ff fe60 	bl	80079f0 <data_stage_xact>
 8007d30:	4603      	mov	r3, r0
 8007d32:	f083 0301 	eor.w	r3, r3, #1
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d00b      	beq.n	8007d54 <usbd_control_xfer_cb+0x150>
 8007d3c:	4b09      	ldr	r3, [pc, #36]	@ (8007d64 <usbd_control_xfer_cb+0x160>)
 8007d3e:	61bb      	str	r3, [r7, #24]
 8007d40:	69bb      	ldr	r3, [r7, #24]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 0301 	and.w	r3, r3, #1
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d000      	beq.n	8007d4e <usbd_control_xfer_cb+0x14a>
 8007d4c:	be00      	bkpt	0x0000
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e001      	b.n	8007d56 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007d52:	bf00      	nop
  }

  return true;
 8007d54:	2301      	movs	r3, #1
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3720      	adds	r7, #32
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}
 8007d5e:	bf00      	nop
 8007d60:	200008f8 	.word	0x200008f8
 8007d64:	e000edf0 	.word	0xe000edf0
 8007d68:	2000090c 	.word	0x2000090c

08007d6c <__NVIC_EnableIRQ>:
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	4603      	mov	r3, r0
 8007d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	db0b      	blt.n	8007d96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007d7e:	79fb      	ldrb	r3, [r7, #7]
 8007d80:	f003 021f 	and.w	r2, r3, #31
 8007d84:	4907      	ldr	r1, [pc, #28]	@ (8007da4 <__NVIC_EnableIRQ+0x38>)
 8007d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d8a:	095b      	lsrs	r3, r3, #5
 8007d8c:	2001      	movs	r0, #1
 8007d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8007d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007d96:	bf00      	nop
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop
 8007da4:	e000e100 	.word	0xe000e100

08007da8 <__NVIC_DisableIRQ>:
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	4603      	mov	r3, r0
 8007db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	db12      	blt.n	8007de0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007dba:	79fb      	ldrb	r3, [r7, #7]
 8007dbc:	f003 021f 	and.w	r2, r3, #31
 8007dc0:	490a      	ldr	r1, [pc, #40]	@ (8007dec <__NVIC_DisableIRQ+0x44>)
 8007dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007dc6:	095b      	lsrs	r3, r3, #5
 8007dc8:	2001      	movs	r0, #1
 8007dca:	fa00 f202 	lsl.w	r2, r0, r2
 8007dce:	3320      	adds	r3, #32
 8007dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007dd4:	f3bf 8f4f 	dsb	sy
}
 8007dd8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007dda:	f3bf 8f6f 	isb	sy
}
 8007dde:	bf00      	nop
}
 8007de0:	bf00      	nop
 8007de2:	370c      	adds	r7, #12
 8007de4:	46bd      	mov	sp, r7
 8007de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dea:	4770      	bx	lr
 8007dec:	e000e100 	.word	0xe000e100

08007df0 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 8007df0:	b480      	push	{r7}
 8007df2:	b087      	sub	sp, #28
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	4603      	mov	r3, r0
 8007df8:	71fb      	strb	r3, [r7, #7]
 8007dfa:	79fb      	ldrb	r3, [r7, #7]
 8007dfc:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007dfe:	7cfb      	ldrb	r3, [r7, #19]
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d901      	bls.n	8007e08 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8007e04:	2300      	movs	r3, #0
 8007e06:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007e08:	7cfb      	ldrb	r3, [r7, #19]
 8007e0a:	4a15      	ldr	r2, [pc, #84]	@ (8007e60 <dma_setup_prepare+0x70>)
 8007e0c:	011b      	lsls	r3, r3, #4
 8007e0e:	4413      	add	r3, r2
 8007e10:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007e12:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e18:	4a12      	ldr	r2, [pc, #72]	@ (8007e64 <dma_setup_prepare+0x74>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d909      	bls.n	8007e32 <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e24:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	0fdb      	lsrs	r3, r3, #31
 8007e2c:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d110      	bne.n	8007e54 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	4a0c      	ldr	r2, [pc, #48]	@ (8007e68 <dma_setup_prepare+0x78>)
 8007e36:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 8007e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8007e6c <dma_setup_prepare+0x7c>)
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8007e48:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8007e52:	e000      	b.n	8007e56 <dma_setup_prepare+0x66>
      return;
 8007e54:	bf00      	nop
}
 8007e56:	371c      	adds	r7, #28
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr
 8007e60:	0800b300 	.word	0x0800b300
 8007e64:	4f543009 	.word	0x4f543009
 8007e68:	20080008 	.word	0x20080008
 8007e6c:	20000a74 	.word	0x20000a74

08007e70 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size, bool is_bulk) {
 8007e70:	b490      	push	{r4, r7}
 8007e72:	b090      	sub	sp, #64	@ 0x40
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	4604      	mov	r4, r0
 8007e78:	4608      	mov	r0, r1
 8007e7a:	4611      	mov	r1, r2
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	4623      	mov	r3, r4
 8007e80:	71fb      	strb	r3, [r7, #7]
 8007e82:	4603      	mov	r3, r0
 8007e84:	71bb      	strb	r3, [r7, #6]
 8007e86:	460b      	mov	r3, r1
 8007e88:	80bb      	strh	r3, [r7, #4]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	70fb      	strb	r3, [r7, #3]
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007e92:	7e7b      	ldrb	r3, [r7, #25]
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d901      	bls.n	8007e9c <dfifo_alloc+0x2c>
    rhport = 0;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007e9c:	7e7b      	ldrb	r3, [r7, #25]
 8007e9e:	4a6a      	ldr	r2, [pc, #424]	@ (8008048 <dfifo_alloc+0x1d8>)
 8007ea0:	011b      	lsls	r3, r3, #4
 8007ea2:	4413      	add	r3, r2
 8007ea4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007ea8:	79fb      	ldrb	r3, [r7, #7]
 8007eaa:	011b      	lsls	r3, r3, #4
 8007eac:	4a66      	ldr	r2, [pc, #408]	@ (8008048 <dfifo_alloc+0x1d8>)
 8007eae:	4413      	add	r3, r2
 8007eb0:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 8007eb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eb4:	7a1b      	ldrb	r3, [r3, #8]
 8007eb6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007eba:	79bb      	ldrb	r3, [r7, #6]
 8007ebc:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007ebe:	7ebb      	ldrb	r3, [r7, #26]
 8007ec0:	f003 030f 	and.w	r3, r3, #15
 8007ec4:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007ec6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8007eca:	79bb      	ldrb	r3, [r7, #6]
 8007ecc:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007ece:	7efb      	ldrb	r3, [r7, #27]
 8007ed0:	09db      	lsrs	r3, r3, #7
 8007ed2:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007ed4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 8007ed8:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8007edc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d30a      	bcc.n	8007efa <dfifo_alloc+0x8a>
 8007ee4:	4b59      	ldr	r3, [pc, #356]	@ (800804c <dfifo_alloc+0x1dc>)
 8007ee6:	61fb      	str	r3, [r7, #28]
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0301 	and.w	r3, r3, #1
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d000      	beq.n	8007ef6 <dfifo_alloc+0x86>
 8007ef4:	be00      	bkpt	0x0000
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	e0a0      	b.n	800803c <dfifo_alloc+0x1cc>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 8007efa:	88bb      	ldrh	r3, [r7, #4]
 8007efc:	617b      	str	r3, [r7, #20]
 8007efe:	2304      	movs	r3, #4
 8007f00:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8007f02:	697a      	ldr	r2, [r7, #20]
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	4413      	add	r3, r2
 8007f08:	1e5a      	subs	r2, r3, #1
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f10:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 8007f12:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d12a      	bne.n	8007f70 <dfifo_alloc+0x100>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007f1a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f1c:	009b      	lsls	r3, r3, #2
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	81fb      	strh	r3, [r7, #14]
 8007f22:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f26:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007f28:	89fb      	ldrh	r3, [r7, #14]
 8007f2a:	089b      	lsrs	r3, r3, #2
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	f103 0208 	add.w	r2, r3, #8
 8007f32:	7b7b      	ldrb	r3, [r7, #13]
 8007f34:	4413      	add	r3, r2
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	005b      	lsls	r3, r3, #1
 8007f3a:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007f3c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 8007f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d278      	bcs.n	800803a <dfifo_alloc+0x1ca>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 8007f48:	4b41      	ldr	r3, [pc, #260]	@ (8008050 <dfifo_alloc+0x1e0>)
 8007f4a:	889b      	ldrh	r3, [r3, #4]
 8007f4c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d90a      	bls.n	8007f68 <dfifo_alloc+0xf8>
 8007f52:	4b3e      	ldr	r3, [pc, #248]	@ (800804c <dfifo_alloc+0x1dc>)
 8007f54:	623b      	str	r3, [r7, #32]
 8007f56:	6a3b      	ldr	r3, [r7, #32]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 0301 	and.w	r3, r3, #1
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d000      	beq.n	8007f64 <dfifo_alloc+0xf4>
 8007f62:	be00      	bkpt	0x0000
 8007f64:	2300      	movs	r3, #0
 8007f66:	e069      	b.n	800803c <dfifo_alloc+0x1cc>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 8007f68:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8007f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8007f6e:	e064      	b.n	800803a <dfifo_alloc+0x1ca>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 8007f70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f72:	7a5b      	ldrb	r3, [r3, #9]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d016      	beq.n	8007fa6 <dfifo_alloc+0x136>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 8007f78:	4b35      	ldr	r3, [pc, #212]	@ (8008050 <dfifo_alloc+0x1e0>)
 8007f7a:	799a      	ldrb	r2, [r3, #6]
 8007f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f7e:	7a5b      	ldrb	r3, [r3, #9]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d30a      	bcc.n	8007f9a <dfifo_alloc+0x12a>
 8007f84:	4b31      	ldr	r3, [pc, #196]	@ (800804c <dfifo_alloc+0x1dc>)
 8007f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0301 	and.w	r3, r3, #1
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d000      	beq.n	8007f96 <dfifo_alloc+0x126>
 8007f94:	be00      	bkpt	0x0000
 8007f96:	2300      	movs	r3, #0
 8007f98:	e050      	b.n	800803c <dfifo_alloc+0x1cc>
      _dcd_data.allocated_epin_count++;
 8007f9a:	4b2d      	ldr	r3, [pc, #180]	@ (8008050 <dfifo_alloc+0x1e0>)
 8007f9c:	799b      	ldrb	r3, [r3, #6]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	b2da      	uxtb	r2, r3
 8007fa2:	4b2b      	ldr	r3, [pc, #172]	@ (8008050 <dfifo_alloc+0x1e0>)
 8007fa4:	719a      	strb	r2, [r3, #6]
    }

    // Enable double buffering if configured, only effective for non-periodic endpoints
    // Since we queue only 1 control transfer at a time, it's only applicable for bulk IN endpoints
    if (((_tud_cfg.bm_double_buffered & (1 << epnum)) != 0) && epnum > 0 && is_bulk) {
 8007fa6:	4b2b      	ldr	r3, [pc, #172]	@ (8008054 <dfifo_alloc+0x1e4>)
 8007fa8:	881b      	ldrh	r3, [r3, #0]
 8007faa:	461a      	mov	r2, r3
 8007fac:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007fb0:	fa42 f303 	asr.w	r3, r2, r3
 8007fb4:	f003 0301 	and.w	r3, r3, #1
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d009      	beq.n	8007fd0 <dfifo_alloc+0x160>
 8007fbc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d005      	beq.n	8007fd0 <dfifo_alloc+0x160>
 8007fc4:	78fb      	ldrb	r3, [r7, #3]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d002      	beq.n	8007fd0 <dfifo_alloc+0x160>
      fifo_size *= 2;
 8007fca:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007fcc:	005b      	lsls	r3, r3, #1
 8007fce:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 8007fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8008050 <dfifo_alloc+0x1e0>)
 8007fd2:	889b      	ldrh	r3, [r3, #4]
 8007fd4:	4619      	mov	r1, r3
 8007fd6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fdc:	4413      	add	r3, r2
 8007fde:	4299      	cmp	r1, r3
 8007fe0:	d20a      	bcs.n	8007ff8 <dfifo_alloc+0x188>
 8007fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800804c <dfifo_alloc+0x1dc>)
 8007fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f003 0301 	and.w	r3, r3, #1
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d000      	beq.n	8007ff4 <dfifo_alloc+0x184>
 8007ff2:	be00      	bkpt	0x0000
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	e021      	b.n	800803c <dfifo_alloc+0x1cc>
    _dcd_data.dfifo_top -= fifo_size;
 8007ff8:	4b15      	ldr	r3, [pc, #84]	@ (8008050 <dfifo_alloc+0x1e0>)
 8007ffa:	889a      	ldrh	r2, [r3, #4]
 8007ffc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007ffe:	1ad3      	subs	r3, r2, r3
 8008000:	b29a      	uxth	r2, r3
 8008002:	4b13      	ldr	r3, [pc, #76]	@ (8008050 <dfifo_alloc+0x1e0>)
 8008004:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 8008006:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800800a:	2b00      	cmp	r3, #0
 800800c:	d107      	bne.n	800801e <dfifo_alloc+0x1ae>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800800e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008010:	041b      	lsls	r3, r3, #16
 8008012:	4a0f      	ldr	r2, [pc, #60]	@ (8008050 <dfifo_alloc+0x1e0>)
 8008014:	8892      	ldrh	r2, [r2, #4]
 8008016:	431a      	orrs	r2, r3
 8008018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800801a:	629a      	str	r2, [r3, #40]	@ 0x28
 800801c:	e00d      	b.n	800803a <dfifo_alloc+0x1ca>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800801e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008020:	041a      	lsls	r2, r3, #16
 8008022:	4b0b      	ldr	r3, [pc, #44]	@ (8008050 <dfifo_alloc+0x1e0>)
 8008024:	889b      	ldrh	r3, [r3, #4]
 8008026:	4619      	mov	r1, r3
 8008028:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800802c:	3b01      	subs	r3, #1
 800802e:	430a      	orrs	r2, r1
 8008030:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008032:	3340      	adds	r3, #64	@ 0x40
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	440b      	add	r3, r1
 8008038:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800803a:	2301      	movs	r3, #1
}
 800803c:	4618      	mov	r0, r3
 800803e:	3740      	adds	r7, #64	@ 0x40
 8008040:	46bd      	mov	sp, r7
 8008042:	bc90      	pop	{r4, r7}
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	0800b300 	.word	0x0800b300
 800804c:	e000edf0 	.word	0xe000edf0
 8008050:	20000a6c 	.word	0x20000a6c
 8008054:	20000a7c 	.word	0x20000a7c

08008058 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 8008058:	b580      	push	{r7, lr}
 800805a:	b088      	sub	sp, #32
 800805c:	af00      	add	r7, sp, #0
 800805e:	4603      	mov	r3, r0
 8008060:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8008062:	79fb      	ldrb	r3, [r7, #7]
 8008064:	011b      	lsls	r3, r3, #4
 8008066:	4a27      	ldr	r2, [pc, #156]	@ (8008104 <dfifo_device_init+0xac>)
 8008068:	4413      	add	r3, r2
 800806a:	61fb      	str	r3, [r7, #28]
 800806c:	79fb      	ldrb	r3, [r7, #7]
 800806e:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008070:	7b3b      	ldrb	r3, [r7, #12]
 8008072:	2b01      	cmp	r3, #1
 8008074:	d901      	bls.n	800807a <dfifo_device_init+0x22>
    rhport = 0;
 8008076:	2300      	movs	r3, #0
 8008078:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800807a:	7b3b      	ldrb	r3, [r7, #12]
 800807c:	4a21      	ldr	r2, [pc, #132]	@ (8008104 <dfifo_device_init+0xac>)
 800807e:	011b      	lsls	r3, r3, #4
 8008080:	4413      	add	r3, r2
 8008082:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008084:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8008086:	69fb      	ldr	r3, [r7, #28]
 8008088:	7a1b      	ldrb	r3, [r3, #8]
 800808a:	2240      	movs	r2, #64	@ 0x40
 800808c:	81fa      	strh	r2, [r7, #14]
 800808e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8008090:	89fb      	ldrh	r3, [r7, #14]
 8008092:	089b      	lsrs	r3, r3, #2
 8008094:	b29b      	uxth	r3, r3
 8008096:	f103 0208 	add.w	r2, r3, #8
 800809a:	7b7b      	ldrb	r3, [r7, #13]
 800809c:	4413      	add	r3, r2
 800809e:	b29b      	uxth	r3, r3
 80080a0:	005b      	lsls	r3, r3, #1
 80080a2:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 80080a4:	461a      	mov	r2, r3
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080b2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80080b4:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 80080b6:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	089b      	lsrs	r3, r3, #2
 80080be:	b29a      	uxth	r2, r3
 80080c0:	4b11      	ldr	r3, [pc, #68]	@ (8008108 <dfifo_device_init+0xb0>)
 80080c2:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 80080c4:	7dfb      	ldrb	r3, [r7, #23]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d009      	beq.n	80080de <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 80080ca:	4b0f      	ldr	r3, [pc, #60]	@ (8008108 <dfifo_device_init+0xb0>)
 80080cc:	889a      	ldrh	r2, [r3, #4]
 80080ce:	69fb      	ldr	r3, [r7, #28]
 80080d0:	7a1b      	ldrb	r3, [r3, #8]
 80080d2:	005b      	lsls	r3, r3, #1
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	1ad3      	subs	r3, r2, r3
 80080d8:	b29a      	uxth	r2, r3
 80080da:	4b0b      	ldr	r3, [pc, #44]	@ (8008108 <dfifo_device_init+0xb0>)
 80080dc:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 80080de:	4b0a      	ldr	r3, [pc, #40]	@ (8008108 <dfifo_device_init+0xb0>)
 80080e0:	889b      	ldrh	r3, [r3, #4]
 80080e2:	461a      	mov	r2, r3
 80080e4:	4613      	mov	r3, r2
 80080e6:	041b      	lsls	r3, r3, #16
 80080e8:	441a      	add	r2, r3
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE, false);
 80080ee:	79f8      	ldrb	r0, [r7, #7]
 80080f0:	2300      	movs	r3, #0
 80080f2:	2240      	movs	r2, #64	@ 0x40
 80080f4:	2180      	movs	r1, #128	@ 0x80
 80080f6:	f7ff febb 	bl	8007e70 <dfifo_alloc>
}
 80080fa:	bf00      	nop
 80080fc:	3720      	adds	r7, #32
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	0800b300 	.word	0x0800b300
 8008108:	20000a6c 	.word	0x20000a6c

0800810c <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800810c:	b480      	push	{r7}
 800810e:	b08b      	sub	sp, #44	@ 0x2c
 8008110:	af00      	add	r7, sp, #0
 8008112:	4603      	mov	r3, r0
 8008114:	6039      	str	r1, [r7, #0]
 8008116:	71fb      	strb	r3, [r7, #7]
 8008118:	79fb      	ldrb	r3, [r7, #7]
 800811a:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800811c:	7c7b      	ldrb	r3, [r7, #17]
 800811e:	2b01      	cmp	r3, #1
 8008120:	d901      	bls.n	8008126 <edpt_activate+0x1a>
    rhport = 0;
 8008122:	2300      	movs	r3, #0
 8008124:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008126:	7c7b      	ldrb	r3, [r7, #17]
 8008128:	4a4f      	ldr	r2, [pc, #316]	@ (8008268 <edpt_activate+0x15c>)
 800812a:	011b      	lsls	r3, r3, #4
 800812c:	4413      	add	r3, r2
 800812e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008130:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	789b      	ldrb	r3, [r3, #2]
 8008136:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008138:	7cbb      	ldrb	r3, [r7, #18]
 800813a:	f003 030f 	and.w	r3, r3, #15
 800813e:	b2db      	uxtb	r3, r3
 8008140:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	789b      	ldrb	r3, [r3, #2]
 8008148:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800814a:	7cfb      	ldrb	r3, [r7, #19]
 800814c:	09db      	lsrs	r3, r3, #7
 800814e:	b2db      	uxtb	r3, r3
 8008150:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008154:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008158:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800815c:	0052      	lsls	r2, r2, #1
 800815e:	4413      	add	r3, r2
 8008160:	011b      	lsls	r3, r3, #4
 8008162:	4a42      	ldr	r2, [pc, #264]	@ (800826c <edpt_activate+0x160>)
 8008164:	4413      	add	r3, r2
 8008166:	61fb      	str	r3, [r7, #28]
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	889b      	ldrh	r3, [r3, #4]
 8008170:	b29b      	uxth	r3, r3
 8008172:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008176:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800817c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8008182:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 8008184:	7b3b      	ldrb	r3, [r7, #12]
 8008186:	f003 0306 	and.w	r3, r3, #6
 800818a:	b2db      	uxtb	r3, r3
 800818c:	2b00      	cmp	r3, #0
 800818e:	d109      	bne.n	80081a4 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	799b      	ldrb	r3, [r3, #6]
 8008194:	3b01      	subs	r3, #1
 8008196:	2201      	movs	r2, #1
 8008198:	fa02 f303 	lsl.w	r3, r2, r3
 800819c:	b2da      	uxtb	r2, r3
 800819e:	69fb      	ldr	r3, [r7, #28]
 80081a0:	731a      	strb	r2, [r3, #12]
 80081a2:	e003      	b.n	80081ac <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	799a      	ldrb	r2, [r3, #6]
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 80081ac:	2300      	movs	r3, #0
 80081ae:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 80081b0:	69fb      	ldr	r3, [r7, #28]
 80081b2:	895b      	ldrh	r3, [r3, #10]
 80081b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80081b8:	b29a      	uxth	r2, r3
 80081ba:	893b      	ldrh	r3, [r7, #8]
 80081bc:	f362 030a 	bfi	r3, r2, #0, #11
 80081c0:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 80081c2:	7a7b      	ldrb	r3, [r7, #9]
 80081c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081c8:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	78db      	ldrb	r3, [r3, #3]
 80081ce:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80081d2:	b2da      	uxtb	r2, r3
 80081d4:	7abb      	ldrb	r3, [r7, #10]
 80081d6:	f362 0383 	bfi	r3, r2, #2, #2
 80081da:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	78db      	ldrb	r3, [r3, #3]
 80081e0:	f003 0303 	and.w	r3, r3, #3
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d003      	beq.n	80081f2 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 80081ea:	7afb      	ldrb	r3, [r7, #11]
 80081ec:	f043 0310 	orr.w	r3, r3, #16
 80081f0:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 80081f2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d108      	bne.n	800820c <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 80081fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80081fe:	f003 030f 	and.w	r3, r3, #15
 8008202:	b2da      	uxtb	r2, r3
 8008204:	897b      	ldrh	r3, [r7, #10]
 8008206:	f362 1389 	bfi	r3, r2, #6, #4
 800820a:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800820c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8008210:	2b01      	cmp	r3, #1
 8008212:	bf14      	ite	ne
 8008214:	2301      	movne	r3, #1
 8008216:	2300      	moveq	r3, #0
 8008218:	b2db      	uxtb	r3, r3
 800821a:	461a      	mov	r2, r3
 800821c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008220:	0112      	lsls	r2, r2, #4
 8008222:	4413      	add	r3, r2
 8008224:	3348      	adds	r3, #72	@ 0x48
 8008226:	015b      	lsls	r3, r3, #5
 8008228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800822a:	4413      	add	r3, r2
 800822c:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800822e:	68ba      	ldr	r2, [r7, #8]
 8008230:	69bb      	ldr	r3, [r7, #24]
 8008232:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 8008234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008236:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800823a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800823e:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8008242:	2901      	cmp	r1, #1
 8008244:	d101      	bne.n	800824a <edpt_activate+0x13e>
 8008246:	2100      	movs	r1, #0
 8008248:	e000      	b.n	800824c <edpt_activate+0x140>
 800824a:	2110      	movs	r1, #16
 800824c:	440b      	add	r3, r1
 800824e:	2101      	movs	r1, #1
 8008250:	fa01 f303 	lsl.w	r3, r1, r3
 8008254:	431a      	orrs	r2, r3
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800825c:	bf00      	nop
 800825e:	372c      	adds	r7, #44	@ 0x2c
 8008260:	46bd      	mov	sp, r7
 8008262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008266:	4770      	bx	lr
 8008268:	0800b300 	.word	0x0800b300
 800826c:	2000094c 	.word	0x2000094c

08008270 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 8008270:	b480      	push	{r7}
 8008272:	b08d      	sub	sp, #52	@ 0x34
 8008274:	af00      	add	r7, sp, #0
 8008276:	4603      	mov	r3, r0
 8008278:	71fb      	strb	r3, [r7, #7]
 800827a:	460b      	mov	r3, r1
 800827c:	71bb      	strb	r3, [r7, #6]
 800827e:	4613      	mov	r3, r2
 8008280:	717b      	strb	r3, [r7, #5]
 8008282:	79fb      	ldrb	r3, [r7, #7]
 8008284:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008286:	7f7b      	ldrb	r3, [r7, #29]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d901      	bls.n	8008290 <edpt_disable+0x20>
    rhport = 0;
 800828c:	2300      	movs	r3, #0
 800828e:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008290:	7f7b      	ldrb	r3, [r7, #29]
 8008292:	4a5e      	ldr	r2, [pc, #376]	@ (800840c <edpt_disable+0x19c>)
 8008294:	011b      	lsls	r3, r3, #4
 8008296:	4413      	add	r3, r2
 8008298:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800829a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800829c:	79bb      	ldrb	r3, [r7, #6]
 800829e:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80082a0:	7fbb      	ldrb	r3, [r7, #30]
 80082a2:	f003 030f 	and.w	r3, r3, #15
 80082a6:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 80082a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ac:	79bb      	ldrb	r3, [r7, #6]
 80082ae:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80082b0:	7ffb      	ldrb	r3, [r7, #31]
 80082b2:	09db      	lsrs	r3, r3, #7
 80082b4:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 80082b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 80082ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80082be:	2b01      	cmp	r3, #1
 80082c0:	bf14      	ite	ne
 80082c2:	2301      	movne	r3, #1
 80082c4:	2300      	moveq	r3, #0
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	461a      	mov	r2, r3
 80082ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80082ce:	0112      	lsls	r2, r2, #4
 80082d0:	4413      	add	r3, r2
 80082d2:	3348      	adds	r3, #72	@ 0x48
 80082d4:	015b      	lsls	r3, r3, #5
 80082d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082d8:	4413      	add	r3, r2
 80082da:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 80082dc:	797b      	ldrb	r3, [r7, #5]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d002      	beq.n	80082e8 <edpt_disable+0x78>
 80082e2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80082e6:	e000      	b.n	80082ea <edpt_disable+0x7a>
 80082e8:	2300      	movs	r3, #0
 80082ea:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 80082ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80082f0:	2b01      	cmp	r3, #1
 80082f2:	d145      	bne.n	8008380 <edpt_disable+0x110>
 80082f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f6:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	0fdb      	lsrs	r3, r3, #31
 80082fe:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 8008300:	f083 0301 	eor.w	r3, r3, #1
 8008304:	b2db      	uxtb	r3, r3
 8008306:	2b00      	cmp	r3, #0
 8008308:	d008      	beq.n	800831c <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800830a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800830c:	681a      	ldr	r2, [r3, #0]
 800830e:	6a3b      	ldr	r3, [r7, #32]
 8008310:	4313      	orrs	r3, r2
 8008312:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	601a      	str	r2, [r3, #0]
 800831a:	e01e      	b.n	800835a <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800831c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008326:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 8008328:	bf00      	nop
 800832a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008332:	2b00      	cmp	r3, #0
 8008334:	d0f9      	beq.n	800832a <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 8008336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	6a3b      	ldr	r3, [r7, #32]
 800833c:	4313      	orrs	r3, r2
 800833e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008344:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 8008346:	bf00      	nop
 8008348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	f003 0302 	and.w	r3, r3, #2
 8008350:	2b00      	cmp	r3, #0
 8008352:	d0f9      	beq.n	8008348 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 8008354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008356:	2202      	movs	r2, #2
 8008358:	609a      	str	r2, [r3, #8]
 800835a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800835c:	617b      	str	r3, [r7, #20]
 800835e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008362:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008364:	7cfb      	ldrb	r3, [r7, #19]
 8008366:	019b      	lsls	r3, r3, #6
 8008368:	f043 0220 	orr.w	r2, r3, #32
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008370:	bf00      	nop
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	691b      	ldr	r3, [r3, #16]
 8008376:	f003 0320 	and.w	r3, r3, #32
 800837a:	2b00      	cmp	r3, #0
 800837c:	d1f9      	bne.n	8008372 <edpt_disable+0x102>
}
 800837e:	e03f      	b.n	8008400 <edpt_disable+0x190>
 8008380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008382:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	0fdb      	lsrs	r3, r3, #31
 800838a:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800838c:	f083 0301 	eor.w	r3, r3, #1
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b00      	cmp	r3, #0
 8008394:	d103      	bne.n	800839e <edpt_disable+0x12e>
 8008396:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800839a:	2b00      	cmp	r3, #0
 800839c:	d106      	bne.n	80083ac <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800839e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	6a3b      	ldr	r3, [r7, #32]
 80083a4:	431a      	orrs	r2, r3
 80083a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a8:	601a      	str	r2, [r3, #0]
 80083aa:	e029      	b.n	8008400 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 80083ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083ae:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80083b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80083b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083b8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 80083bc:	bf00      	nop
 80083be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d0f9      	beq.n	80083be <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 80083ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	6a3b      	ldr	r3, [r7, #32]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80083d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d8:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 80083da:	bf00      	nop
 80083dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	f003 0302 	and.w	r3, r3, #2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d0f9      	beq.n	80083dc <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 80083e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ea:	2202      	movs	r2, #2
 80083ec:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 80083ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80083f4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80083f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083fa:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 80083fe:	bf00      	nop
 8008400:	bf00      	nop
 8008402:	3734      	adds	r7, #52	@ 0x34
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr
 800840c:	0800b300 	.word	0x0800b300

08008410 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 8008410:	b580      	push	{r7, lr}
 8008412:	b08c      	sub	sp, #48	@ 0x30
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	460a      	mov	r2, r1
 800841a:	71fb      	strb	r3, [r7, #7]
 800841c:	4613      	mov	r3, r2
 800841e:	71bb      	strb	r3, [r7, #6]
 8008420:	79fb      	ldrb	r3, [r7, #7]
 8008422:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008424:	7cfb      	ldrb	r3, [r7, #19]
 8008426:	2b01      	cmp	r3, #1
 8008428:	d901      	bls.n	800842e <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800842a:	2300      	movs	r3, #0
 800842c:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800842e:	7cfb      	ldrb	r3, [r7, #19]
 8008430:	4a37      	ldr	r2, [pc, #220]	@ (8008510 <epin_write_tx_fifo+0x100>)
 8008432:	011b      	lsls	r3, r3, #4
 8008434:	4413      	add	r3, r2
 8008436:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008438:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800843a:	79bb      	ldrb	r3, [r7, #6]
 800843c:	3348      	adds	r3, #72	@ 0x48
 800843e:	015b      	lsls	r3, r3, #5
 8008440:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008442:	4413      	add	r3, r2
 8008444:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8008446:	79bb      	ldrb	r3, [r7, #6]
 8008448:	015b      	lsls	r3, r3, #5
 800844a:	3310      	adds	r3, #16
 800844c:	4a31      	ldr	r2, [pc, #196]	@ (8008514 <epin_write_tx_fifo+0x104>)
 800844e:	4413      	add	r3, r2
 8008450:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8008452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 8008458:	897b      	ldrh	r3, [r7, #10]
 800845a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800845e:	b29b      	uxth	r3, r3
 8008460:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 8008462:	2300      	movs	r3, #0
 8008464:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 8008466:	2300      	movs	r3, #0
 8008468:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800846a:	e045      	b.n	80084f8 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800846c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800846e:	691b      	ldr	r3, [r3, #16]
 8008470:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008478:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800847a:	6a3b      	ldr	r3, [r7, #32]
 800847c:	895a      	ldrh	r2, [r3, #10]
 800847e:	8bbb      	ldrh	r3, [r7, #28]
 8008480:	823b      	strh	r3, [r7, #16]
 8008482:	4613      	mov	r3, r2
 8008484:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008486:	8a3a      	ldrh	r2, [r7, #16]
 8008488:	89fb      	ldrh	r3, [r7, #14]
 800848a:	4293      	cmp	r3, r2
 800848c:	bf28      	it	cs
 800848e:	4613      	movcs	r3, r2
 8008490:	b29b      	uxth	r3, r3
 8008492:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 8008494:	8b7a      	ldrh	r2, [r7, #26]
 8008496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	0099      	lsls	r1, r3, #2
 800849c:	4b1e      	ldr	r3, [pc, #120]	@ (8008518 <epin_write_tx_fifo+0x108>)
 800849e:	400b      	ands	r3, r1
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d82e      	bhi.n	8008502 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 80084a4:	6a3b      	ldr	r3, [r7, #32]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d011      	beq.n	80084d0 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 80084ac:	79bb      	ldrb	r3, [r7, #6]
 80084ae:	3301      	adds	r3, #1
 80084b0:	031b      	lsls	r3, r3, #12
 80084b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084b4:	4413      	add	r3, r2
 80084b6:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 80084b8:	6a3b      	ldr	r3, [r7, #32]
 80084ba:	6858      	ldr	r0, [r3, #4]
 80084bc:	8b7a      	ldrh	r2, [r7, #26]
 80084be:	2301      	movs	r3, #1
 80084c0:	6979      	ldr	r1, [r7, #20]
 80084c2:	f7fd f9f7 	bl	80058b4 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 80084c6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80084c8:	8b7b      	ldrh	r3, [r7, #26]
 80084ca:	4413      	add	r3, r2
 80084cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80084ce:	e010      	b.n	80084f2 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 80084d0:	6a3b      	ldr	r3, [r7, #32]
 80084d2:	681a      	ldr	r2, [r3, #0]
 80084d4:	8b7b      	ldrh	r3, [r7, #26]
 80084d6:	79b9      	ldrb	r1, [r7, #6]
 80084d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80084da:	f001 fd4c 	bl	8009f76 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 80084de:	6a3b      	ldr	r3, [r7, #32]
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	8b7b      	ldrh	r3, [r7, #26]
 80084e4:	441a      	add	r2, r3
 80084e6:	6a3b      	ldr	r3, [r7, #32]
 80084e8:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 80084ea:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80084ec:	8b7b      	ldrh	r3, [r7, #26]
 80084ee:	4413      	add	r3, r2
 80084f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 80084f2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80084f4:	3301      	adds	r3, #1
 80084f6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80084f8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80084fa:	8bfb      	ldrh	r3, [r7, #30]
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d3b5      	bcc.n	800846c <epin_write_tx_fifo+0x5c>
 8008500:	e000      	b.n	8008504 <epin_write_tx_fifo+0xf4>
      break;
 8008502:	bf00      	nop
    }
  }
  return total_bytes_written;
 8008504:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8008506:	4618      	mov	r0, r3
 8008508:	3730      	adds	r7, #48	@ 0x30
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	0800b300 	.word	0x0800b300
 8008514:	2000094c 	.word	0x2000094c
 8008518:	0003fffc 	.word	0x0003fffc

0800851c <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800851c:	b580      	push	{r7, lr}
 800851e:	b092      	sub	sp, #72	@ 0x48
 8008520:	af00      	add	r7, sp, #0
 8008522:	4603      	mov	r3, r0
 8008524:	71fb      	strb	r3, [r7, #7]
 8008526:	460b      	mov	r3, r1
 8008528:	71bb      	strb	r3, [r7, #6]
 800852a:	4613      	mov	r3, r2
 800852c:	717b      	strb	r3, [r7, #5]
 800852e:	79fb      	ldrb	r3, [r7, #7]
 8008530:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008534:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008538:	2b01      	cmp	r3, #1
 800853a:	d902      	bls.n	8008542 <edpt_schedule_packets+0x26>
    rhport = 0;
 800853c:	2300      	movs	r3, #0
 800853e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008542:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008546:	4a77      	ldr	r2, [pc, #476]	@ (8008724 <edpt_schedule_packets+0x208>)
 8008548:	011b      	lsls	r3, r3, #4
 800854a:	4413      	add	r3, r2
 800854c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800854e:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 8008550:	79ba      	ldrb	r2, [r7, #6]
 8008552:	797b      	ldrb	r3, [r7, #5]
 8008554:	0052      	lsls	r2, r2, #1
 8008556:	4413      	add	r3, r2
 8008558:	011b      	lsls	r3, r3, #4
 800855a:	4a73      	ldr	r2, [pc, #460]	@ (8008728 <edpt_schedule_packets+0x20c>)
 800855c:	4413      	add	r3, r2
 800855e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008560:	797b      	ldrb	r3, [r7, #5]
 8008562:	2b01      	cmp	r3, #1
 8008564:	bf14      	ite	ne
 8008566:	2301      	movne	r3, #1
 8008568:	2300      	moveq	r3, #0
 800856a:	b2db      	uxtb	r3, r3
 800856c:	461a      	mov	r2, r3
 800856e:	79bb      	ldrb	r3, [r7, #6]
 8008570:	0112      	lsls	r2, r2, #4
 8008572:	4413      	add	r3, r2
 8008574:	3348      	adds	r3, #72	@ 0x48
 8008576:	015b      	lsls	r3, r3, #5
 8008578:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800857a:	4413      	add	r3, r2
 800857c:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800857e:	79bb      	ldrb	r3, [r7, #6]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d11e      	bne.n	80085c2 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 8008584:	797b      	ldrb	r3, [r7, #5]
 8008586:	4a69      	ldr	r2, [pc, #420]	@ (800872c <edpt_schedule_packets+0x210>)
 8008588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800858c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800858e:	2340      	movs	r3, #64	@ 0x40
 8008590:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008592:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8008594:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008596:	4293      	cmp	r3, r2
 8008598:	bf28      	it	cs
 800859a:	4613      	movcs	r3, r2
 800859c:	b29b      	uxth	r3, r3
 800859e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 80085a2:	797b      	ldrb	r3, [r7, #5]
 80085a4:	4a61      	ldr	r2, [pc, #388]	@ (800872c <edpt_schedule_packets+0x210>)
 80085a6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80085aa:	797b      	ldrb	r3, [r7, #5]
 80085ac:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80085b0:	1a8a      	subs	r2, r1, r2
 80085b2:	b291      	uxth	r1, r2
 80085b4:	4a5d      	ldr	r2, [pc, #372]	@ (800872c <edpt_schedule_packets+0x210>)
 80085b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 80085ba:	2301      	movs	r3, #1
 80085bc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80085c0:	e019      	b.n	80085f6 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 80085c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085c4:	891b      	ldrh	r3, [r3, #8]
 80085c6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 80085ca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80085ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80085d0:	8952      	ldrh	r2, [r2, #10]
 80085d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80085d4:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80085d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085d8:	6a3b      	ldr	r3, [r7, #32]
 80085da:	4413      	add	r3, r2
 80085dc:	1e5a      	subs	r2, r3, #1
 80085de:	6a3b      	ldr	r3, [r7, #32]
 80085e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085e4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 80085e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d102      	bne.n	80085f6 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 80085f0:	2301      	movs	r3, #1
 80085f2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 80085f6:	2300      	movs	r3, #0
 80085f8:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 80085fa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80085fe:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	f362 0312 	bfi	r3, r2, #0, #19
 8008608:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800860a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800860e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008612:	b29a      	uxth	r2, r3
 8008614:	8b7b      	ldrh	r3, [r7, #26]
 8008616:	f362 03cc 	bfi	r3, r2, #3, #10
 800861a:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800861c:	69ba      	ldr	r2, [r7, #24]
 800861e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008620:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 8008622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 8008628:	7dfb      	ldrb	r3, [r7, #23]
 800862a:	f043 0304 	orr.w	r3, r3, #4
 800862e:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 8008630:	7dfb      	ldrb	r3, [r7, #23]
 8008632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008636:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 8008638:	7dbb      	ldrb	r3, [r7, #22]
 800863a:	f003 030c 	and.w	r3, r3, #12
 800863e:	b2db      	uxtb	r3, r3
 8008640:	2b04      	cmp	r3, #4
 8008642:	d116      	bne.n	8008672 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8008644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008646:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800864a:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8008652:	b29b      	uxth	r3, r3
 8008654:	f003 0301 	and.w	r3, r3, #1
 8008658:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800865a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800865c:	2b00      	cmp	r3, #0
 800865e:	d004      	beq.n	800866a <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 8008660:	7dfb      	ldrb	r3, [r7, #23]
 8008662:	f043 0310 	orr.w	r3, r3, #16
 8008666:	75fb      	strb	r3, [r7, #23]
 8008668:	e003      	b.n	8008672 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800866a:	7dfb      	ldrb	r3, [r7, #23]
 800866c:	f043 0320 	orr.w	r3, r3, #32
 8008670:	75fb      	strb	r3, [r7, #23]
 8008672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008674:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800867a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800867c:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800867e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 8008682:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008686:	2b00      	cmp	r3, #0
 8008688:	d021      	beq.n	80086ce <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800868a:	797b      	ldrb	r3, [r7, #5]
 800868c:	2b01      	cmp	r3, #1
 800868e:	d10b      	bne.n	80086a8 <edpt_schedule_packets+0x18c>
 8008690:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008694:	2b00      	cmp	r3, #0
 8008696:	d007      	beq.n	80086a8 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 8008698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80086a0:	4611      	mov	r1, r2
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7fd fbdc 	bl	8005e60 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 80086a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	461a      	mov	r2, r3
 80086ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086b0:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 80086b2:	697a      	ldr	r2, [r7, #20]
 80086b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086b6:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 80086b8:	79bb      	ldrb	r3, [r7, #6]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d12e      	bne.n	800871c <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 80086be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80086c6:	441a      	add	r2, r3
 80086c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ca:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 80086cc:	e026      	b.n	800871c <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d2:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 80086d4:	797b      	ldrb	r3, [r7, #5]
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d120      	bne.n	800871c <edpt_schedule_packets+0x200>
 80086da:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d01c      	beq.n	800871c <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 80086e2:	79ba      	ldrb	r2, [r7, #6]
 80086e4:	79fb      	ldrb	r3, [r7, #7]
 80086e6:	4611      	mov	r1, r2
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7ff fe91 	bl	8008410 <epin_write_tx_fifo>
 80086ee:	4603      	mov	r3, r0
 80086f0:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 80086f2:	79bb      	ldrb	r3, [r7, #6]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d011      	beq.n	800871c <edpt_schedule_packets+0x200>
 80086f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086fa:	891b      	ldrh	r3, [r3, #8]
 80086fc:	461a      	mov	r2, r3
 80086fe:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008700:	1ad3      	subs	r3, r2, r3
 8008702:	2b00      	cmp	r3, #0
 8008704:	dd0a      	ble.n	800871c <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 8008706:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008708:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800870c:	79bb      	ldrb	r3, [r7, #6]
 800870e:	2101      	movs	r1, #1
 8008710:	fa01 f303 	lsl.w	r3, r1, r3
 8008714:	431a      	orrs	r2, r3
 8008716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008718:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800871c:	bf00      	nop
 800871e:	3748      	adds	r7, #72	@ 0x48
 8008720:	46bd      	mov	sp, r7
 8008722:	bd80      	pop	{r7, pc}
 8008724:	0800b300 	.word	0x0800b300
 8008728:	2000094c 	.word	0x2000094c
 800872c:	20000a6c 	.word	0x20000a6c

08008730 <dcd_init>:
  const tud_configure_param_t* const cfg = (const tud_configure_param_t*) cfg_param;
  _tud_cfg = cfg->dwc2;
  return true;
}

bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8008730:	b580      	push	{r7, lr}
 8008732:	b08c      	sub	sp, #48	@ 0x30
 8008734:	af00      	add	r7, sp, #0
 8008736:	4603      	mov	r3, r0
 8008738:	6039      	str	r1, [r7, #0]
 800873a:	71fb      	strb	r3, [r7, #7]
 800873c:	79fb      	ldrb	r3, [r7, #7]
 800873e:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008740:	7dfb      	ldrb	r3, [r7, #23]
 8008742:	2b01      	cmp	r3, #1
 8008744:	d901      	bls.n	800874a <dcd_init+0x1a>
    rhport = 0;
 8008746:	2300      	movs	r3, #0
 8008748:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800874a:	7dfb      	ldrb	r3, [r7, #23]
 800874c:	4a41      	ldr	r2, [pc, #260]	@ (8008854 <dcd_init+0x124>)
 800874e:	011b      	lsls	r3, r3, #4
 8008750:	4413      	add	r3, r2
 8008752:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008754:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 8008756:	2208      	movs	r2, #8
 8008758:	2100      	movs	r1, #0
 800875a:	483f      	ldr	r0, [pc, #252]	@ (8008858 <dcd_init+0x128>)
 800875c:	f002 f838 	bl	800a7d0 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 8008760:	2101      	movs	r1, #1
 8008762:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008764:	f001 fb0c 	bl	8009d80 <dwc2_core_is_highspeed>
 8008768:	4603      	mov	r3, r0
 800876a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800876e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008770:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008776:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008778:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800877a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800877e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008782:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8008786:	79fb      	ldrb	r3, [r7, #7]
 8008788:	4618      	mov	r0, r3
 800878a:	f001 fb17 	bl	8009dbc <dwc2_core_init>
 800878e:	4603      	mov	r3, r0
 8008790:	f083 0301 	eor.w	r3, r3, #1
 8008794:	b2db      	uxtb	r3, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	d00a      	beq.n	80087b0 <dcd_init+0x80>
 800879a:	4b30      	ldr	r3, [pc, #192]	@ (800885c <dcd_init+0x12c>)
 800879c:	61fb      	str	r3, [r7, #28]
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d000      	beq.n	80087ac <dcd_init+0x7c>
 80087aa:	be00      	bkpt	0x0000
 80087ac:	2300      	movs	r3, #0
 80087ae:	e04c      	b.n	800884a <dcd_init+0x11a>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 80087b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087b2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80087b6:	f023 0303 	bic.w	r3, r3, #3
 80087ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 80087bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00d      	beq.n	80087e0 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80087c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087c8:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 80087ca:	7b3b      	ldrb	r3, [r7, #12]
 80087cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b80      	cmp	r3, #128	@ 0x80
 80087d4:	d108      	bne.n	80087e8 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 80087d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80087dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80087de:	e003      	b.n	80087e8 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 80087e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e2:	f043 0303 	orr.w	r3, r3, #3
 80087e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 80087e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087ea:	f043 0304 	orr.w	r3, r3, #4
 80087ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 80087f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087f4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 80087f8:	79fb      	ldrb	r3, [r7, #7]
 80087fa:	4618      	mov	r0, r3
 80087fc:	f000 f8de 	bl	80089bc <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 8008800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008808:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800880c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880e:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 8008810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8008818:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800881c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800881e:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 8008820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008822:	699a      	ldr	r2, [r3, #24]
 8008824:	4b0e      	ldr	r3, [pc, #56]	@ (8008860 <dcd_init+0x130>)
 8008826:	4313      	orrs	r3, r2
 8008828:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800882a:	6193      	str	r3, [r2, #24]

  uint32_t gahbcfg = dwc2->gahbcfg;
 800882c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 8008832:	6a3b      	ldr	r3, [r7, #32]
 8008834:	f043 0301 	orr.w	r3, r3, #1
 8008838:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800883a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800883c:	6a3a      	ldr	r2, [r7, #32]
 800883e:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 8008840:	79fb      	ldrb	r3, [r7, #7]
 8008842:	4618      	mov	r0, r3
 8008844:	f000 f898 	bl	8008978 <dcd_connect>
  return true;
 8008848:	2301      	movs	r3, #1
}
 800884a:	4618      	mov	r0, r3
 800884c:	3730      	adds	r7, #48	@ 0x30
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	0800b300 	.word	0x0800b300
 8008858:	20000a6c 	.word	0x20000a6c
 800885c:	e000edf0 	.word	0xe000edf0
 8008860:	80003004 	.word	0x80003004

08008864 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 8008864:	b580      	push	{r7, lr}
 8008866:	b084      	sub	sp, #16
 8008868:	af00      	add	r7, sp, #0
 800886a:	4603      	mov	r3, r0
 800886c:	71fb      	strb	r3, [r7, #7]
 800886e:	79fb      	ldrb	r3, [r7, #7]
 8008870:	73fb      	strb	r3, [r7, #15]
 8008872:	2301      	movs	r3, #1
 8008874:	73bb      	strb	r3, [r7, #14]
 8008876:	2301      	movs	r3, #1
 8008878:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800887a:	7bfb      	ldrb	r3, [r7, #15]
 800887c:	4a0c      	ldr	r2, [pc, #48]	@ (80088b0 <dcd_int_enable+0x4c>)
 800887e:	011b      	lsls	r3, r3, #4
 8008880:	4413      	add	r3, r2
 8008882:	3304      	adds	r3, #4
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8008888:	7b7b      	ldrb	r3, [r7, #13]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d005      	beq.n	800889a <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800888e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8008892:	4618      	mov	r0, r3
 8008894:	f7ff fa6a 	bl	8007d6c <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 8008898:	e004      	b.n	80088a4 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800889a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800889e:	4618      	mov	r0, r3
 80088a0:	f7ff fa82 	bl	8007da8 <__NVIC_DisableIRQ>
}
 80088a4:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 80088a6:	bf00      	nop
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	bf00      	nop
 80088b0:	0800b300 	.word	0x0800b300

080088b4 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	4603      	mov	r3, r0
 80088bc:	71fb      	strb	r3, [r7, #7]
 80088be:	79fb      	ldrb	r3, [r7, #7]
 80088c0:	73fb      	strb	r3, [r7, #15]
 80088c2:	2301      	movs	r3, #1
 80088c4:	73bb      	strb	r3, [r7, #14]
 80088c6:	2300      	movs	r3, #0
 80088c8:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 80088ca:	7bfb      	ldrb	r3, [r7, #15]
 80088cc:	4a0c      	ldr	r2, [pc, #48]	@ (8008900 <dcd_int_disable+0x4c>)
 80088ce:	011b      	lsls	r3, r3, #4
 80088d0:	4413      	add	r3, r2
 80088d2:	3304      	adds	r3, #4
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80088d8:	7b7b      	ldrb	r3, [r7, #13]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d005      	beq.n	80088ea <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 80088de:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7ff fa42 	bl	8007d6c <__NVIC_EnableIRQ>
}
 80088e8:	e004      	b.n	80088f4 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 80088ea:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80088ee:	4618      	mov	r0, r3
 80088f0:	f7ff fa5a 	bl	8007da8 <__NVIC_DisableIRQ>
}
 80088f4:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 80088f6:	bf00      	nop
 80088f8:	3710      	adds	r7, #16
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	0800b300 	.word	0x0800b300

08008904 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 8008904:	b580      	push	{r7, lr}
 8008906:	b086      	sub	sp, #24
 8008908:	af02      	add	r7, sp, #8
 800890a:	4603      	mov	r3, r0
 800890c:	460a      	mov	r2, r1
 800890e:	71fb      	strb	r3, [r7, #7]
 8008910:	4613      	mov	r3, r2
 8008912:	71bb      	strb	r3, [r7, #6]
 8008914:	79fb      	ldrb	r3, [r7, #7]
 8008916:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008918:	7a7b      	ldrb	r3, [r7, #9]
 800891a:	2b01      	cmp	r3, #1
 800891c:	d901      	bls.n	8008922 <dcd_set_address+0x1e>
    rhport = 0;
 800891e:	2300      	movs	r3, #0
 8008920:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008922:	7a7b      	ldrb	r3, [r7, #9]
 8008924:	4a13      	ldr	r2, [pc, #76]	@ (8008974 <dcd_set_address+0x70>)
 8008926:	011b      	lsls	r3, r3, #4
 8008928:	4413      	add	r3, r2
 800892a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800892c:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8008934:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8008938:	79bb      	ldrb	r3, [r7, #6]
 800893a:	011b      	lsls	r3, r3, #4
 800893c:	431a      	orrs	r2, r3
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 8008944:	2300      	movs	r3, #0
 8008946:	72fb      	strb	r3, [r7, #11]
 8008948:	2301      	movs	r3, #1
 800894a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800894c:	7abb      	ldrb	r3, [r7, #10]
 800894e:	2b01      	cmp	r3, #1
 8008950:	d101      	bne.n	8008956 <dcd_set_address+0x52>
 8008952:	2280      	movs	r2, #128	@ 0x80
 8008954:	e000      	b.n	8008958 <dcd_set_address+0x54>
 8008956:	2200      	movs	r2, #0
 8008958:	7afb      	ldrb	r3, [r7, #11]
 800895a:	4313      	orrs	r3, r2
 800895c:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800895e:	79f8      	ldrb	r0, [r7, #7]
 8008960:	2300      	movs	r3, #0
 8008962:	9300      	str	r3, [sp, #0]
 8008964:	2300      	movs	r3, #0
 8008966:	2200      	movs	r2, #0
 8008968:	f000 f952 	bl	8008c10 <dcd_edpt_xfer>
}
 800896c:	bf00      	nop
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}
 8008974:	0800b300 	.word	0x0800b300

08008978 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 8008978:	b480      	push	{r7}
 800897a:	b085      	sub	sp, #20
 800897c:	af00      	add	r7, sp, #0
 800897e:	4603      	mov	r3, r0
 8008980:	71fb      	strb	r3, [r7, #7]
 8008982:	79fb      	ldrb	r3, [r7, #7]
 8008984:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008986:	7afb      	ldrb	r3, [r7, #11]
 8008988:	2b01      	cmp	r3, #1
 800898a:	d901      	bls.n	8008990 <dcd_connect+0x18>
    rhport = 0;
 800898c:	2300      	movs	r3, #0
 800898e:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008990:	7afb      	ldrb	r3, [r7, #11]
 8008992:	4a09      	ldr	r2, [pc, #36]	@ (80089b8 <dcd_connect+0x40>)
 8008994:	011b      	lsls	r3, r3, #4
 8008996:	4413      	add	r3, r2
 8008998:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800899a:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80089a2:	f023 0202 	bic.w	r2, r3, #2
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80089ac:	bf00      	nop
 80089ae:	3714      	adds	r7, #20
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr
 80089b8:	0800b300 	.word	0x0800b300

080089bc <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	4603      	mov	r3, r0
 80089c4:	71fb      	strb	r3, [r7, #7]
 80089c6:	79fb      	ldrb	r3, [r7, #7]
 80089c8:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80089ca:	7afb      	ldrb	r3, [r7, #11]
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d901      	bls.n	80089d4 <dcd_disconnect+0x18>
    rhport = 0;
 80089d0:	2300      	movs	r3, #0
 80089d2:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80089d4:	7afb      	ldrb	r3, [r7, #11]
 80089d6:	4a09      	ldr	r2, [pc, #36]	@ (80089fc <dcd_disconnect+0x40>)
 80089d8:	011b      	lsls	r3, r3, #4
 80089da:	4413      	add	r3, r2
 80089dc:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80089de:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80089e6:	f043 0202 	orr.w	r2, r3, #2
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80089f0:	bf00      	nop
 80089f2:	3714      	adds	r7, #20
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	0800b300 	.word	0x0800b300

08008a00 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	4603      	mov	r3, r0
 8008a08:	460a      	mov	r2, r1
 8008a0a:	71fb      	strb	r3, [r7, #7]
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	71bb      	strb	r3, [r7, #6]
 8008a10:	79fb      	ldrb	r3, [r7, #7]
 8008a12:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008a14:	7afb      	ldrb	r3, [r7, #11]
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d901      	bls.n	8008a1e <dcd_sof_enable+0x1e>
    rhport = 0;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008a1e:	7afb      	ldrb	r3, [r7, #11]
 8008a20:	4a10      	ldr	r2, [pc, #64]	@ (8008a64 <dcd_sof_enable+0x64>)
 8008a22:	011b      	lsls	r3, r3, #4
 8008a24:	4413      	add	r3, r2
 8008a26:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008a28:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 8008a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8008a68 <dcd_sof_enable+0x68>)
 8008a2c:	79bb      	ldrb	r3, [r7, #6]
 8008a2e:	71d3      	strb	r3, [r2, #7]

  if (en) {
 8008a30:	79bb      	ldrb	r3, [r7, #6]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d009      	beq.n	8008a4a <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2208      	movs	r2, #8
 8008a3a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	699b      	ldr	r3, [r3, #24]
 8008a40:	f043 0208 	orr.w	r2, r3, #8
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8008a48:	e005      	b.n	8008a56 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	699b      	ldr	r3, [r3, #24]
 8008a4e:	f023 0208 	bic.w	r2, r3, #8
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	619a      	str	r2, [r3, #24]
}
 8008a56:	bf00      	nop
 8008a58:	3714      	adds	r7, #20
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	0800b300 	.word	0x0800b300
 8008a68:	20000a6c 	.word	0x20000a6c

08008a6c <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b084      	sub	sp, #16
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	4603      	mov	r3, r0
 8008a74:	6039      	str	r1, [r7, #0]
 8008a76:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt),
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	7899      	ldrb	r1, [r3, #2]
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	889b      	ldrh	r3, [r3, #4]
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a8a:	b29a      	uxth	r2, r3
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	78db      	ldrb	r3, [r3, #3]
 8008a90:	f003 0303 	and.w	r3, r3, #3
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	2b02      	cmp	r3, #2
 8008a98:	bf0c      	ite	eq
 8008a9a:	2301      	moveq	r3, #1
 8008a9c:	2300      	movne	r3, #0
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	79f8      	ldrb	r0, [r7, #7]
 8008aa2:	f7ff f9e5 	bl	8007e70 <dfifo_alloc>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	f083 0301 	eor.w	r3, r3, #1
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d00a      	beq.n	8008ac8 <dcd_edpt_open+0x5c>
 8008ab2:	4b0a      	ldr	r3, [pc, #40]	@ (8008adc <dcd_edpt_open+0x70>)
 8008ab4:	60fb      	str	r3, [r7, #12]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f003 0301 	and.w	r3, r3, #1
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d000      	beq.n	8008ac4 <dcd_edpt_open+0x58>
 8008ac2:	be00      	bkpt	0x0000
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	e005      	b.n	8008ad4 <dcd_edpt_open+0x68>
                       desc_edpt->bmAttributes.xfer == TUSB_XFER_BULK));
  edpt_activate(rhport, desc_edpt);
 8008ac8:	79fb      	ldrb	r3, [r7, #7]
 8008aca:	6839      	ldr	r1, [r7, #0]
 8008acc:	4618      	mov	r0, r3
 8008ace:	f7ff fb1d 	bl	800810c <edpt_activate>
  return true;
 8008ad2:	2301      	movs	r3, #1
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3710      	adds	r7, #16
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	e000edf0 	.word	0xe000edf0

08008ae0 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b08c      	sub	sp, #48	@ 0x30
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	71fb      	strb	r3, [r7, #7]
 8008aea:	79fb      	ldrb	r3, [r7, #7]
 8008aec:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008aee:	7ffb      	ldrb	r3, [r7, #31]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d901      	bls.n	8008af8 <dcd_edpt_close_all+0x18>
    rhport = 0;
 8008af4:	2300      	movs	r3, #0
 8008af6:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008af8:	7ffb      	ldrb	r3, [r7, #31]
 8008afa:	4a42      	ldr	r2, [pc, #264]	@ (8008c04 <dcd_edpt_close_all+0x124>)
 8008afc:	011b      	lsls	r3, r3, #4
 8008afe:	4413      	add	r3, r2
 8008b00:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8008b04:	79fb      	ldrb	r3, [r7, #7]
 8008b06:	4a3f      	ldr	r2, [pc, #252]	@ (8008c04 <dcd_edpt_close_all+0x124>)
 8008b08:	011b      	lsls	r3, r3, #4
 8008b0a:	4413      	add	r3, r2
 8008b0c:	3308      	adds	r3, #8
 8008b0e:	781b      	ldrb	r3, [r3, #0]
 8008b10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 8008b14:	2000      	movs	r0, #0
 8008b16:	f7fe fc9f 	bl	8007458 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 8008b1a:	4b3b      	ldr	r3, [pc, #236]	@ (8008c08 <dcd_edpt_close_all+0x128>)
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 8008b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b22:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008b26:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008b30:	e038      	b.n	8008ba4 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 8008b32:	2300      	movs	r3, #0
 8008b34:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008b38:	e02b      	b.n	8008b92 <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 8008b3a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8008b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b42:	0112      	lsls	r2, r2, #4
 8008b44:	4413      	add	r3, r2
 8008b46:	3348      	adds	r3, #72	@ 0x48
 8008b48:	015b      	lsls	r3, r3, #5
 8008b4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b4c:	4413      	add	r3, r2
 8008b4e:	623b      	str	r3, [r7, #32]
 8008b50:	6a3b      	ldr	r3, [r7, #32]
 8008b52:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008b54:	69bb      	ldr	r3, [r7, #24]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	0fdb      	lsrs	r3, r3, #31
 8008b5a:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d005      	beq.n	8008b6c <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8008b60:	6a3b      	ldr	r3, [r7, #32]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008b68:	6a3b      	ldr	r3, [r7, #32]
 8008b6a:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8008b6c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008b70:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008b74:	f1c3 0301 	rsb	r3, r3, #1
 8008b78:	4924      	ldr	r1, [pc, #144]	@ (8008c0c <dcd_edpt_close_all+0x12c>)
 8008b7a:	0052      	lsls	r2, r2, #1
 8008b7c:	4413      	add	r3, r2
 8008b7e:	011b      	lsls	r3, r3, #4
 8008b80:	440b      	add	r3, r1
 8008b82:	330a      	adds	r3, #10
 8008b84:	2200      	movs	r2, #0
 8008b86:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8008b88:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008b92:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d9cf      	bls.n	8008b3a <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 8008b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008ba4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008ba8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008bac:	429a      	cmp	r2, r3
 8008bae:	d3c0      	bcc.n	8008b32 <dcd_edpt_close_all+0x52>
 8008bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb2:	613b      	str	r3, [r7, #16]
 8008bb4:	2310      	movs	r3, #16
 8008bb6:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008bb8:	7bfb      	ldrb	r3, [r7, #15]
 8008bba:	019b      	lsls	r3, r3, #6
 8008bbc:	f043 0220 	orr.w	r2, r3, #32
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008bc4:	bf00      	nop
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	691b      	ldr	r3, [r3, #16]
 8008bca:	f003 0320 	and.w	r3, r3, #32
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1f9      	bne.n	8008bc6 <dcd_edpt_close_all+0xe6>
}
 8008bd2:	bf00      	nop
 8008bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd6:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	2210      	movs	r2, #16
 8008bdc:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008bde:	bf00      	nop
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	691b      	ldr	r3, [r3, #16]
 8008be4:	f003 0310 	and.w	r3, r3, #16
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1f9      	bne.n	8008be0 <dcd_edpt_close_all+0x100>
}
 8008bec:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 8008bee:	79fb      	ldrb	r3, [r7, #7]
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7ff fa31 	bl	8008058 <dfifo_device_init>

  usbd_spin_unlock(false);
 8008bf6:	2000      	movs	r0, #0
 8008bf8:	f7fe fc52 	bl	80074a0 <usbd_spin_unlock>
}
 8008bfc:	bf00      	nop
 8008bfe:	3730      	adds	r7, #48	@ 0x30
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	0800b300 	.word	0x0800b300
 8008c08:	20000a6c 	.word	0x20000a6c
 8008c0c:	2000094c 	.word	0x2000094c

08008c10 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b086      	sub	sp, #24
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	603a      	str	r2, [r7, #0]
 8008c18:	461a      	mov	r2, r3
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	71fb      	strb	r3, [r7, #7]
 8008c1e:	460b      	mov	r3, r1
 8008c20:	71bb      	strb	r3, [r7, #6]
 8008c22:	4613      	mov	r3, r2
 8008c24:	80bb      	strh	r3, [r7, #4]
 8008c26:	79bb      	ldrb	r3, [r7, #6]
 8008c28:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008c2a:	7bbb      	ldrb	r3, [r7, #14]
 8008c2c:	f003 030f 	and.w	r3, r3, #15
 8008c30:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008c32:	75bb      	strb	r3, [r7, #22]
 8008c34:	79bb      	ldrb	r3, [r7, #6]
 8008c36:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008c38:	7bfb      	ldrb	r3, [r7, #15]
 8008c3a:	09db      	lsrs	r3, r3, #7
 8008c3c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008c3e:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008c40:	7dba      	ldrb	r2, [r7, #22]
 8008c42:	7d7b      	ldrb	r3, [r7, #21]
 8008c44:	0052      	lsls	r2, r2, #1
 8008c46:	4413      	add	r3, r2
 8008c48:	011b      	lsls	r3, r3, #4
 8008c4a:	4a1b      	ldr	r2, [pc, #108]	@ (8008cb8 <dcd_edpt_xfer+0xa8>)
 8008c4c:	4413      	add	r3, r2
 8008c4e:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008c50:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7fe fbff 	bl	8007458 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	895b      	ldrh	r3, [r3, #10]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d102      	bne.n	8008c68 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 8008c62:	2300      	movs	r3, #0
 8008c64:	75fb      	strb	r3, [r7, #23]
 8008c66:	e01c      	b.n	8008ca2 <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	683a      	ldr	r2, [r7, #0]
 8008c6c:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	2200      	movs	r2, #0
 8008c72:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	88ba      	ldrh	r2, [r7, #4]
 8008c78:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	7b1a      	ldrb	r2, [r3, #12]
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 8008c82:	7dbb      	ldrb	r3, [r7, #22]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d104      	bne.n	8008c92 <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8008c88:	7d7b      	ldrb	r3, [r7, #21]
 8008c8a:	490c      	ldr	r1, [pc, #48]	@ (8008cbc <dcd_edpt_xfer+0xac>)
 8008c8c:	88ba      	ldrh	r2, [r7, #4]
 8008c8e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 8008c92:	7d7a      	ldrb	r2, [r7, #21]
 8008c94:	7db9      	ldrb	r1, [r7, #22]
 8008c96:	79fb      	ldrb	r3, [r7, #7]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7ff fc3f 	bl	800851c <edpt_schedule_packets>
    ret = true;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008ca2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f7fe fbfa 	bl	80074a0 <usbd_spin_unlock>

  return ret;
 8008cac:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3718      	adds	r7, #24
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	2000094c 	.word	0x2000094c
 8008cbc:	20000a6c 	.word	0x20000a6c

08008cc0 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b086      	sub	sp, #24
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	603a      	str	r2, [r7, #0]
 8008cc8:	461a      	mov	r2, r3
 8008cca:	4603      	mov	r3, r0
 8008ccc:	71fb      	strb	r3, [r7, #7]
 8008cce:	460b      	mov	r3, r1
 8008cd0:	71bb      	strb	r3, [r7, #6]
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	88db      	ldrh	r3, [r3, #6]
 8008cda:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d00a      	beq.n	8008cfa <dcd_edpt_xfer_fifo+0x3a>
 8008ce4:	4b25      	ldr	r3, [pc, #148]	@ (8008d7c <dcd_edpt_xfer_fifo+0xbc>)
 8008ce6:	60fb      	str	r3, [r7, #12]
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0301 	and.w	r3, r3, #1
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d000      	beq.n	8008cf6 <dcd_edpt_xfer_fifo+0x36>
 8008cf4:	be00      	bkpt	0x0000
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	e03b      	b.n	8008d72 <dcd_edpt_xfer_fifo+0xb2>
 8008cfa:	79bb      	ldrb	r3, [r7, #6]
 8008cfc:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008cfe:	7abb      	ldrb	r3, [r7, #10]
 8008d00:	f003 030f 	and.w	r3, r3, #15
 8008d04:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008d06:	75bb      	strb	r3, [r7, #22]
 8008d08:	79bb      	ldrb	r3, [r7, #6]
 8008d0a:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008d0c:	7afb      	ldrb	r3, [r7, #11]
 8008d0e:	09db      	lsrs	r3, r3, #7
 8008d10:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008d12:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008d14:	7dba      	ldrb	r2, [r7, #22]
 8008d16:	7d7b      	ldrb	r3, [r7, #21]
 8008d18:	0052      	lsls	r2, r2, #1
 8008d1a:	4413      	add	r3, r2
 8008d1c:	011b      	lsls	r3, r3, #4
 8008d1e:	4a18      	ldr	r2, [pc, #96]	@ (8008d80 <dcd_edpt_xfer_fifo+0xc0>)
 8008d20:	4413      	add	r3, r2
 8008d22:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008d24:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fe fb95 	bl	8007458 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	895b      	ldrh	r3, [r3, #10]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d102      	bne.n	8008d3c <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 8008d36:	2300      	movs	r3, #0
 8008d38:	75fb      	strb	r3, [r7, #23]
 8008d3a:	e014      	b.n	8008d66 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	88ba      	ldrh	r2, [r7, #4]
 8008d4c:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	7b1a      	ldrb	r2, [r3, #12]
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 8008d56:	7d7a      	ldrb	r2, [r7, #21]
 8008d58:	7db9      	ldrb	r1, [r7, #22]
 8008d5a:	79fb      	ldrb	r3, [r7, #7]
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f7ff fbdd 	bl	800851c <edpt_schedule_packets>
    ret = true;
 8008d62:	2301      	movs	r3, #1
 8008d64:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008d66:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f7fe fb98 	bl	80074a0 <usbd_spin_unlock>

  return ret;
 8008d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3718      	adds	r7, #24
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	e000edf0 	.word	0xe000edf0
 8008d80:	2000094c 	.word	0x2000094c

08008d84 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b086      	sub	sp, #24
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	460a      	mov	r2, r1
 8008d8e:	71fb      	strb	r3, [r7, #7]
 8008d90:	4613      	mov	r3, r2
 8008d92:	71bb      	strb	r3, [r7, #6]
 8008d94:	79fb      	ldrb	r3, [r7, #7]
 8008d96:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008d98:	7cbb      	ldrb	r3, [r7, #18]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d901      	bls.n	8008da2 <dcd_edpt_stall+0x1e>
    rhport = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008da2:	7cbb      	ldrb	r3, [r7, #18]
 8008da4:	4a11      	ldr	r2, [pc, #68]	@ (8008dec <dcd_edpt_stall+0x68>)
 8008da6:	011b      	lsls	r3, r3, #4
 8008da8:	4413      	add	r3, r2
 8008daa:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008dac:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 8008dae:	79b9      	ldrb	r1, [r7, #6]
 8008db0:	79fb      	ldrb	r3, [r7, #7]
 8008db2:	2201      	movs	r2, #1
 8008db4:	4618      	mov	r0, r3
 8008db6:	f7ff fa5b 	bl	8008270 <edpt_disable>
 8008dba:	79bb      	ldrb	r3, [r7, #6]
 8008dbc:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008dbe:	7cfb      	ldrb	r3, [r7, #19]
 8008dc0:	f003 030f 	and.w	r3, r3, #15
 8008dc4:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d10b      	bne.n	8008de2 <dcd_edpt_stall+0x5e>
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008dd4:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d003      	beq.n	8008de2 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 8008dda:	79fb      	ldrb	r3, [r7, #7]
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7ff f807 	bl	8007df0 <dma_setup_prepare>
    }
  }
}
 8008de2:	bf00      	nop
 8008de4:	3718      	adds	r7, #24
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
 8008dea:	bf00      	nop
 8008dec:	0800b300 	.word	0x0800b300

08008df0 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8008df0:	b480      	push	{r7}
 8008df2:	b087      	sub	sp, #28
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	4603      	mov	r3, r0
 8008df8:	460a      	mov	r2, r1
 8008dfa:	71fb      	strb	r3, [r7, #7]
 8008dfc:	4613      	mov	r3, r2
 8008dfe:	71bb      	strb	r3, [r7, #6]
 8008e00:	79fb      	ldrb	r3, [r7, #7]
 8008e02:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008e04:	7a7b      	ldrb	r3, [r7, #9]
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d901      	bls.n	8008e0e <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008e0e:	7a7b      	ldrb	r3, [r7, #9]
 8008e10:	4a19      	ldr	r2, [pc, #100]	@ (8008e78 <dcd_edpt_clear_stall+0x88>)
 8008e12:	011b      	lsls	r3, r3, #4
 8008e14:	4413      	add	r3, r2
 8008e16:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008e18:	617b      	str	r3, [r7, #20]
 8008e1a:	79bb      	ldrb	r3, [r7, #6]
 8008e1c:	72bb      	strb	r3, [r7, #10]
 8008e1e:	7abb      	ldrb	r3, [r7, #10]
 8008e20:	f003 030f 	and.w	r3, r3, #15
 8008e24:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008e26:	74fb      	strb	r3, [r7, #19]
 8008e28:	79bb      	ldrb	r3, [r7, #6]
 8008e2a:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008e2c:	7afb      	ldrb	r3, [r7, #11]
 8008e2e:	09db      	lsrs	r3, r3, #7
 8008e30:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008e32:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008e34:	7cbb      	ldrb	r3, [r7, #18]
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	bf14      	ite	ne
 8008e3a:	2301      	movne	r3, #1
 8008e3c:	2300      	moveq	r3, #0
 8008e3e:	b2db      	uxtb	r3, r3
 8008e40:	461a      	mov	r2, r3
 8008e42:	7cfb      	ldrb	r3, [r7, #19]
 8008e44:	0112      	lsls	r2, r2, #4
 8008e46:	4413      	add	r3, r2
 8008e48:	3348      	adds	r3, #72	@ 0x48
 8008e4a:	015b      	lsls	r3, r3, #5
 8008e4c:	697a      	ldr	r2, [r7, #20]
 8008e4e:	4413      	add	r3, r2
 8008e50:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	601a      	str	r2, [r3, #0]
}
 8008e6a:	bf00      	nop
 8008e6c:	371c      	adds	r7, #28
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop
 8008e78:	0800b300 	.word	0x0800b300

08008e7c <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b090      	sub	sp, #64	@ 0x40
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	4603      	mov	r3, r0
 8008e84:	71fb      	strb	r3, [r7, #7]
 8008e86:	79fb      	ldrb	r3, [r7, #7]
 8008e88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008e8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d902      	bls.n	8008e9a <handle_bus_reset+0x1e>
    rhport = 0;
 8008e94:	2300      	movs	r3, #0
 8008e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008e9a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e9e:	4a75      	ldr	r2, [pc, #468]	@ (8009074 <handle_bus_reset+0x1f8>)
 8008ea0:	011b      	lsls	r3, r3, #4
 8008ea2:	4413      	add	r3, r2
 8008ea4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008ea6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008eb0:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 8008eb2:	7a7b      	ldrb	r3, [r7, #9]
 8008eb4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	3301      	adds	r3, #1
 8008ebc:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 8008ebe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 8008ec2:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	486b      	ldr	r0, [pc, #428]	@ (8009078 <handle_bus_reset+0x1fc>)
 8008eca:	f001 fc81 	bl	800a7d0 <memset>

  _dcd_data.sof_en = false;
 8008ece:	4b6b      	ldr	r3, [pc, #428]	@ (800907c <handle_bus_reset+0x200>)
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 8008ed4:	4b69      	ldr	r3, [pc, #420]	@ (800907c <handle_bus_reset+0x200>)
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008eda:	2300      	movs	r3, #0
 8008edc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008ee0:	e014      	b.n	8008f0c <handle_bus_reset+0x90>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 8008ee2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008ee6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ee8:	3358      	adds	r3, #88	@ 0x58
 8008eea:	015b      	lsls	r3, r3, #5
 8008eec:	4413      	add	r3, r2
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008ef4:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008ef8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008efa:	3358      	adds	r3, #88	@ 0x58
 8008efc:	015b      	lsls	r3, r3, #5
 8008efe:	440b      	add	r3, r1
 8008f00:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008f02:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008f06:	3301      	adds	r3, #1
 8008f08:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008f0c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008f10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008f14:	429a      	cmp	r2, r3
 8008f16:	d3e4      	bcc.n	8008ee2 <handle_bus_reset+0x66>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008f18:	2300      	movs	r3, #0
 8008f1a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008f1e:	e019      	b.n	8008f54 <handle_bus_reset+0xd8>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8008f20:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008f24:	3348      	adds	r3, #72	@ 0x48
 8008f26:	015b      	lsls	r3, r3, #5
 8008f28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f2a:	4413      	add	r3, r2
 8008f2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f30:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	0fdb      	lsrs	r3, r3, #31
 8008f38:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d005      	beq.n	8008f4a <handle_bus_reset+0xce>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8008f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f48:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008f4a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008f4e:	3301      	adds	r3, #1
 8008f50:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008f54:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008f58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d3df      	bcc.n	8008f20 <handle_bus_reset+0xa4>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8008f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f62:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008f66:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8008f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f6c:	2209      	movs	r2, #9
 8008f6e:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8008f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f74:	2209      	movs	r2, #9
 8008f76:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8008f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7c:	61fb      	str	r3, [r7, #28]
 8008f7e:	2310      	movs	r3, #16
 8008f80:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008f82:	7efb      	ldrb	r3, [r7, #27]
 8008f84:	019b      	lsls	r3, r3, #6
 8008f86:	f043 0220 	orr.w	r2, r3, #32
 8008f8a:	69fb      	ldr	r3, [r7, #28]
 8008f8c:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008f8e:	bf00      	nop
 8008f90:	69fb      	ldr	r3, [r7, #28]
 8008f92:	691b      	ldr	r3, [r3, #16]
 8008f94:	f003 0320 	and.w	r3, r3, #32
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d1f9      	bne.n	8008f90 <handle_bus_reset+0x114>
}
 8008f9c:	bf00      	nop
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa0:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008fa2:	6a3b      	ldr	r3, [r7, #32]
 8008fa4:	2210      	movs	r2, #16
 8008fa6:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008fa8:	bf00      	nop
 8008faa:	6a3b      	ldr	r3, [r7, #32]
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	f003 0310 	and.w	r3, r3, #16
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d1f9      	bne.n	8008faa <handle_bus_reset+0x12e>
}
 8008fb6:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 8008fb8:	79fb      	ldrb	r3, [r7, #7]
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff f84c 	bl	8008058 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 8008fc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8008fc6:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 8008fc8:	8a3b      	ldrh	r3, [r7, #16]
 8008fca:	f36f 130a 	bfc	r3, #4, #7
 8008fce:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8008fe4:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 8008fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe8:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8008fec:	f023 0203 	bic.w	r2, r3, #3
 8008ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff2:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 8008ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff8:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8008ffc:	f023 0203 	bic.w	r2, r3, #3
 8009000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009002:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 8009006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009008:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800900c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8009010:	431a      	orrs	r2, r3
 8009012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009014:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 8009018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800901a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800901e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8009022:	431a      	orrs	r2, r3
 8009024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009026:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800902a:	4b13      	ldr	r3, [pc, #76]	@ (8009078 <handle_bus_reset+0x1fc>)
 800902c:	2240      	movs	r2, #64	@ 0x40
 800902e:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8009030:	4b11      	ldr	r3, [pc, #68]	@ (8009078 <handle_bus_reset+0x1fc>)
 8009032:	2240      	movs	r2, #64	@ 0x40
 8009034:	835a      	strh	r2, [r3, #26]
 8009036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009038:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800903e:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8009040:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8009042:	2b00      	cmp	r3, #0
 8009044:	d004      	beq.n	8009050 <handle_bus_reset+0x1d4>
    dma_setup_prepare(rhport);
 8009046:	79fb      	ldrb	r3, [r7, #7]
 8009048:	4618      	mov	r0, r3
 800904a:	f7fe fed1 	bl	8007df0 <dma_setup_prepare>
 800904e:	e007      	b.n	8009060 <handle_bus_reset+0x1e4>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8009050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009052:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8009056:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800905a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800905c:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8009060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009062:	699b      	ldr	r3, [r3, #24]
 8009064:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 8009068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800906a:	619a      	str	r2, [r3, #24]
}
 800906c:	bf00      	nop
 800906e:	3740      	adds	r7, #64	@ 0x40
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}
 8009074:	0800b300 	.word	0x0800b300
 8009078:	2000094c 	.word	0x2000094c
 800907c:	20000a6c 	.word	0x20000a6c

08009080 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8009080:	b580      	push	{r7, lr}
 8009082:	b08a      	sub	sp, #40	@ 0x28
 8009084:	af00      	add	r7, sp, #0
 8009086:	4603      	mov	r3, r0
 8009088:	71fb      	strb	r3, [r7, #7]
 800908a:	79fb      	ldrb	r3, [r7, #7]
 800908c:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800908e:	7ffb      	ldrb	r3, [r7, #31]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d901      	bls.n	8009098 <handle_enum_done+0x18>
    rhport = 0;
 8009094:	2300      	movs	r3, #0
 8009096:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009098:	7ffb      	ldrb	r3, [r7, #31]
 800909a:	4a1b      	ldr	r2, [pc, #108]	@ (8009108 <handle_enum_done+0x88>)
 800909c:	011b      	lsls	r3, r3, #4
 800909e:	4413      	add	r3, r2
 80090a0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 80090a2:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 80090a4:	6a3b      	ldr	r3, [r7, #32]
 80090a6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80090aa:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 80090ac:	7e3b      	ldrb	r3, [r7, #24]
 80090ae:	f3c3 0341 	ubfx	r3, r3, #1, #2
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d002      	beq.n	80090be <handle_enum_done+0x3e>
 80090b8:	2b02      	cmp	r3, #2
 80090ba:	d004      	beq.n	80090c6 <handle_enum_done+0x46>
 80090bc:	e007      	b.n	80090ce <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 80090be:	2302      	movs	r3, #2
 80090c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80090c4:	e007      	b.n	80090d6 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 80090c6:	2301      	movs	r3, #1
 80090c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80090cc:	e003      	b.n	80090d6 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 80090ce:	2300      	movs	r3, #0
 80090d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80090d4:	bf00      	nop
 80090d6:	79fb      	ldrb	r3, [r7, #7]
 80090d8:	77bb      	strb	r3, [r7, #30]
 80090da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090de:	777b      	strb	r3, [r7, #29]
 80090e0:	2301      	movs	r3, #1
 80090e2:	773b      	strb	r3, [r7, #28]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 80090e4:	7fbb      	ldrb	r3, [r7, #30]
 80090e6:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 80090e8:	2301      	movs	r3, #1
 80090ea:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 80090ec:	7f7b      	ldrb	r3, [r7, #29]
 80090ee:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 80090f0:	7f3a      	ldrb	r2, [r7, #28]
 80090f2:	f107 030c 	add.w	r3, r7, #12
 80090f6:	4611      	mov	r1, r2
 80090f8:	4618      	mov	r0, r3
 80090fa:	f7fd feef 	bl	8006edc <dcd_event_handler>
}
 80090fe:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 8009100:	bf00      	nop
 8009102:	3728      	adds	r7, #40	@ 0x28
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}
 8009108:	0800b300 	.word	0x0800b300

0800910c <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800910c:	b580      	push	{r7, lr}
 800910e:	b08c      	sub	sp, #48	@ 0x30
 8009110:	af00      	add	r7, sp, #0
 8009112:	4603      	mov	r3, r0
 8009114:	71fb      	strb	r3, [r7, #7]
 8009116:	79fb      	ldrb	r3, [r7, #7]
 8009118:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800911a:	7cfb      	ldrb	r3, [r7, #19]
 800911c:	2b01      	cmp	r3, #1
 800911e:	d901      	bls.n	8009124 <handle_rxflvl_irq+0x18>
    rhport = 0;
 8009120:	2300      	movs	r3, #0
 8009122:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009124:	7cfb      	ldrb	r3, [r7, #19]
 8009126:	4a45      	ldr	r2, [pc, #276]	@ (800923c <handle_rxflvl_irq+0x130>)
 8009128:	011b      	lsls	r3, r3, #4
 800912a:	4413      	add	r3, r2
 800912c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800912e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8009130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009132:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009136:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8009138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800913a:	6a1b      	ldr	r3, [r3, #32]
 800913c:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800913e:	7b3b      	ldrb	r3, [r7, #12]
 8009140:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8009144:	b2db      	uxtb	r3, r3
 8009146:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800914a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800914e:	3358      	adds	r3, #88	@ 0x58
 8009150:	015b      	lsls	r3, r3, #5
 8009152:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009154:	4413      	add	r3, r2
 8009156:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8009158:	7bbb      	ldrb	r3, [r7, #14]
 800915a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800915e:	b2db      	uxtb	r3, r3
 8009160:	3b01      	subs	r3, #1
 8009162:	2b05      	cmp	r3, #5
 8009164:	d862      	bhi.n	800922c <handle_rxflvl_irq+0x120>
 8009166:	a201      	add	r2, pc, #4	@ (adr r2, 800916c <handle_rxflvl_irq+0x60>)
 8009168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800916c:	0800922d 	.word	0x0800922d
 8009170:	080091ab 	.word	0x080091ab
 8009174:	0800922d 	.word	0x0800922d
 8009178:	0800919d 	.word	0x0800919d
 800917c:	0800922d 	.word	0x0800922d
 8009180:	08009185 	.word	0x08009185
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 8009184:	4b2e      	ldr	r3, [pc, #184]	@ (8009240 <handle_rxflvl_irq+0x134>)
 8009186:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8009188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	3304      	adds	r3, #4
 8009194:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009196:	6812      	ldr	r2, [r2, #0]
 8009198:	601a      	str	r2, [r3, #0]
      break;
 800919a:	e04a      	b.n	8009232 <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800919c:	6a3b      	ldr	r3, [r7, #32]
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 80091a4:	6a3b      	ldr	r3, [r7, #32]
 80091a6:	611a      	str	r2, [r3, #16]
      break;
 80091a8:	e043      	b.n	8009232 <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 80091aa:	89bb      	ldrh	r3, [r7, #12]
 80091ac:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 80091b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80091b8:	015b      	lsls	r3, r3, #5
 80091ba:	4a22      	ldr	r2, [pc, #136]	@ (8009244 <handle_rxflvl_irq+0x138>)
 80091bc:	4413      	add	r3, r2
 80091be:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 80091c0:	8b7b      	ldrh	r3, [r7, #26]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d018      	beq.n	80091f8 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d007      	beq.n	80091de <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 80091ce:	697b      	ldr	r3, [r7, #20]
 80091d0:	6858      	ldr	r0, [r3, #4]
 80091d2:	8b7a      	ldrh	r2, [r7, #26]
 80091d4:	2301      	movs	r3, #1
 80091d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091d8:	f7fc fb9b 	bl	8005912 <tu_fifo_write_n_access_mode>
 80091dc:	e00c      	b.n	80091f8 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	8b7a      	ldrh	r2, [r7, #26]
 80091e4:	4619      	mov	r1, r3
 80091e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80091e8:	f000 fe74 	bl	8009ed4 <dfifo_read_packet>
          xfer->buffer += byte_count;
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	681a      	ldr	r2, [r3, #0]
 80091f0:	8b7b      	ldrh	r3, [r7, #26]
 80091f2:	441a      	add	r2, r3
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	895b      	ldrh	r3, [r3, #10]
 80091fc:	8b7a      	ldrh	r2, [r7, #26]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d216      	bcs.n	8009230 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 8009202:	6a3b      	ldr	r3, [r7, #32]
 8009204:	691b      	ldr	r3, [r3, #16]
 8009206:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	891a      	ldrh	r2, [r3, #8]
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009212:	b29b      	uxth	r3, r3
 8009214:	1ad3      	subs	r3, r2, r3
 8009216:	b29a      	uxth	r2, r3
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800921c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009220:	2b00      	cmp	r3, #0
 8009222:	d105      	bne.n	8009230 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 8009224:	4b08      	ldr	r3, [pc, #32]	@ (8009248 <handle_rxflvl_irq+0x13c>)
 8009226:	2200      	movs	r2, #0
 8009228:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800922a:	e001      	b.n	8009230 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800922c:	bf00      	nop
 800922e:	e000      	b.n	8009232 <handle_rxflvl_irq+0x126>
      break;
 8009230:	bf00      	nop
  }
}
 8009232:	bf00      	nop
 8009234:	3730      	adds	r7, #48	@ 0x30
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	0800b300 	.word	0x0800b300
 8009240:	20000a74 	.word	0x20000a74
 8009244:	2000094c 	.word	0x2000094c
 8009248:	20000a6c 	.word	0x20000a6c

0800924c <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800924c:	b580      	push	{r7, lr}
 800924e:	b090      	sub	sp, #64	@ 0x40
 8009250:	af00      	add	r7, sp, #0
 8009252:	4603      	mov	r3, r0
 8009254:	603a      	str	r2, [r7, #0]
 8009256:	71fb      	strb	r3, [r7, #7]
 8009258:	460b      	mov	r3, r1
 800925a:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800925c:	783b      	ldrb	r3, [r7, #0]
 800925e:	f003 0308 	and.w	r3, r3, #8
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b00      	cmp	r3, #0
 8009266:	d03d      	beq.n	80092e4 <handle_epout_slave+0x98>
 8009268:	79fb      	ldrb	r3, [r7, #7]
 800926a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800926e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009272:	2b01      	cmp	r3, #1
 8009274:	d902      	bls.n	800927c <handle_epout_slave+0x30>
    rhport = 0;
 8009276:	2300      	movs	r3, #0
 8009278:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800927c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009280:	4a3f      	ldr	r2, [pc, #252]	@ (8009380 <handle_epout_slave+0x134>)
 8009282:	011b      	lsls	r3, r3, #4
 8009284:	4413      	add	r3, r2
 8009286:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8009288:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800928c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800928e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009290:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 8009292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	0fdb      	lsrs	r3, r3, #31
 8009298:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800929a:	2b00      	cmp	r3, #0
 800929c:	d005      	beq.n	80092aa <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800929e:	79fb      	ldrb	r3, [r7, #7]
 80092a0:	2200      	movs	r2, #0
 80092a2:	2180      	movs	r1, #128	@ 0x80
 80092a4:	4618      	mov	r0, r3
 80092a6:	f7fe ffe3 	bl	8008270 <edpt_disable>
 80092aa:	79fb      	ldrb	r3, [r7, #7]
 80092ac:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80092b0:	4b34      	ldr	r3, [pc, #208]	@ (8009384 <handle_epout_slave+0x138>)
 80092b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80092b4:	2301      	movs	r3, #1
 80092b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

// helper to send setup received
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_setup_received(uint8_t rhport, uint8_t const * setup, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 80092ba:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80092be:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 80092c0:	2306      	movs	r3, #6
 80092c2:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 80092c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092c6:	f107 0318 	add.w	r3, r7, #24
 80092ca:	6810      	ldr	r0, [r2, #0]
 80092cc:	6851      	ldr	r1, [r2, #4]
 80092ce:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 80092d0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80092d4:	f107 0314 	add.w	r3, r7, #20
 80092d8:	4611      	mov	r1, r2
 80092da:	4618      	mov	r0, r3
 80092dc:	f7fd fdfe 	bl	8006edc <dcd_event_handler>
}
 80092e0:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 80092e2:	e04a      	b.n	800937a <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 80092e4:	783b      	ldrb	r3, [r7, #0]
 80092e6:	f003 0301 	and.w	r3, r3, #1
 80092ea:	b2db      	uxtb	r3, r3
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d044      	beq.n	800937a <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 80092f0:	783b      	ldrb	r3, [r7, #0]
 80092f2:	f003 0320 	and.w	r3, r3, #32
 80092f6:	b2db      	uxtb	r3, r3
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d13e      	bne.n	800937a <handle_epout_slave+0x12e>
 80092fc:	787b      	ldrb	r3, [r7, #1]
 80092fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009302:	b2db      	uxtb	r3, r3
 8009304:	2b00      	cmp	r3, #0
 8009306:	d138      	bne.n	800937a <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8009308:	79bb      	ldrb	r3, [r7, #6]
 800930a:	015b      	lsls	r3, r3, #5
 800930c:	4a1e      	ldr	r2, [pc, #120]	@ (8009388 <handle_epout_slave+0x13c>)
 800930e:	4413      	add	r3, r2
 8009310:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 8009312:	79bb      	ldrb	r3, [r7, #6]
 8009314:	2b00      	cmp	r3, #0
 8009316:	d10a      	bne.n	800932e <handle_epout_slave+0xe2>
 8009318:	4b1c      	ldr	r3, [pc, #112]	@ (800938c <handle_epout_slave+0x140>)
 800931a:	881b      	ldrh	r3, [r3, #0]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d006      	beq.n	800932e <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8009320:	79b9      	ldrb	r1, [r7, #6]
 8009322:	79fb      	ldrb	r3, [r7, #7]
 8009324:	2200      	movs	r2, #0
 8009326:	4618      	mov	r0, r3
 8009328:	f7ff f8f8 	bl	800851c <edpt_schedule_packets>
 800932c:	e025      	b.n	800937a <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800932e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009330:	891b      	ldrh	r3, [r3, #8]
 8009332:	461a      	mov	r2, r3
 8009334:	79fb      	ldrb	r3, [r7, #7]
 8009336:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800933a:	79bb      	ldrb	r3, [r7, #6]
 800933c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8009340:	627a      	str	r2, [r7, #36]	@ 0x24
 8009342:	2300      	movs	r3, #0
 8009344:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009348:	2301      	movs	r3, #1
 800934a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800934e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009352:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009354:	2307      	movs	r3, #7
 8009356:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8009358:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800935c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800935e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009360:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8009362:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009366:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8009368:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800936c:	f107 0308 	add.w	r3, r7, #8
 8009370:	4611      	mov	r1, r2
 8009372:	4618      	mov	r0, r3
 8009374:	f7fd fdb2 	bl	8006edc <dcd_event_handler>
}
 8009378:	bf00      	nop
      }
    }
  }
}
 800937a:	3740      	adds	r7, #64	@ 0x40
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}
 8009380:	0800b300 	.word	0x0800b300
 8009384:	20000a74 	.word	0x20000a74
 8009388:	2000094c 	.word	0x2000094c
 800938c:	20000a6c 	.word	0x20000a6c

08009390 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8009390:	b580      	push	{r7, lr}
 8009392:	b08e      	sub	sp, #56	@ 0x38
 8009394:	af00      	add	r7, sp, #0
 8009396:	4603      	mov	r3, r0
 8009398:	603a      	str	r2, [r7, #0]
 800939a:	71fb      	strb	r3, [r7, #7]
 800939c:	460b      	mov	r3, r1
 800939e:	71bb      	strb	r3, [r7, #6]
 80093a0:	79fb      	ldrb	r3, [r7, #7]
 80093a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80093a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d902      	bls.n	80093b4 <handle_epin_slave+0x24>
    rhport = 0;
 80093ae:	2300      	movs	r3, #0
 80093b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80093b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093b8:	4a42      	ldr	r2, [pc, #264]	@ (80094c4 <handle_epin_slave+0x134>)
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	4413      	add	r3, r2
 80093be:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80093c0:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 80093c2:	79bb      	ldrb	r3, [r7, #6]
 80093c4:	3348      	adds	r3, #72	@ 0x48
 80093c6:	015b      	lsls	r3, r3, #5
 80093c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093ca:	4413      	add	r3, r2
 80093cc:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80093ce:	79bb      	ldrb	r3, [r7, #6]
 80093d0:	015b      	lsls	r3, r3, #5
 80093d2:	3310      	adds	r3, #16
 80093d4:	4a3c      	ldr	r2, [pc, #240]	@ (80094c8 <handle_epin_slave+0x138>)
 80093d6:	4413      	add	r3, r2
 80093d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 80093da:	783b      	ldrb	r3, [r7, #0]
 80093dc:	f003 0301 	and.w	r3, r3, #1
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d037      	beq.n	8009456 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 80093e6:	79bb      	ldrb	r3, [r7, #6]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10a      	bne.n	8009402 <handle_epin_slave+0x72>
 80093ec:	4b37      	ldr	r3, [pc, #220]	@ (80094cc <handle_epin_slave+0x13c>)
 80093ee:	885b      	ldrh	r3, [r3, #2]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d006      	beq.n	8009402 <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 80093f4:	79b9      	ldrb	r1, [r7, #6]
 80093f6:	79fb      	ldrb	r3, [r7, #7]
 80093f8:	2201      	movs	r2, #1
 80093fa:	4618      	mov	r0, r3
 80093fc:	f7ff f88e 	bl	800851c <edpt_schedule_packets>
 8009400:	e029      	b.n	8009456 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8009402:	79bb      	ldrb	r3, [r7, #6]
 8009404:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009408:	b2d9      	uxtb	r1, r3
 800940a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800940c:	891b      	ldrh	r3, [r3, #8]
 800940e:	461a      	mov	r2, r3
 8009410:	79fb      	ldrb	r3, [r7, #7]
 8009412:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009416:	460b      	mov	r3, r1
 8009418:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800941c:	627a      	str	r2, [r7, #36]	@ 0x24
 800941e:	2300      	movs	r3, #0
 8009420:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009424:	2301      	movs	r3, #1
 8009426:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800942a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800942e:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009430:	2307      	movs	r3, #7
 8009432:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8009434:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009438:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800943a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943c:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800943e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009442:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8009444:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009448:	f107 030c 	add.w	r3, r7, #12
 800944c:	4611      	mov	r1, r2
 800944e:	4618      	mov	r0, r3
 8009450:	f7fd fd44 	bl	8006edc <dcd_event_handler>
}
 8009454:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 8009456:	783b      	ldrb	r3, [r7, #0]
 8009458:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800945c:	b2db      	uxtb	r3, r3
 800945e:	2b00      	cmp	r3, #0
 8009460:	d02c      	beq.n	80094bc <handle_epin_slave+0x12c>
 8009462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009464:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8009468:	61fb      	str	r3, [r7, #28]
 800946a:	79bb      	ldrb	r3, [r7, #6]
 800946c:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800946e:	7efb      	ldrb	r3, [r7, #27]
 8009470:	69fa      	ldr	r2, [r7, #28]
 8009472:	fa22 f303 	lsr.w	r3, r2, r3
 8009476:	f003 0301 	and.w	r3, r3, #1
 800947a:	2b00      	cmp	r3, #0
 800947c:	bf14      	ite	ne
 800947e:	2301      	movne	r3, #1
 8009480:	2300      	moveq	r3, #0
 8009482:	b2db      	uxtb	r3, r3
 8009484:	2b00      	cmp	r3, #0
 8009486:	d019      	beq.n	80094bc <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 8009488:	79ba      	ldrb	r2, [r7, #6]
 800948a:	79fb      	ldrb	r3, [r7, #7]
 800948c:	4611      	mov	r1, r2
 800948e:	4618      	mov	r0, r3
 8009490:	f7fe ffbe 	bl	8008410 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8009494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009496:	691b      	ldr	r3, [r3, #16]
 8009498:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d10b      	bne.n	80094bc <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 80094a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094a6:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 80094aa:	79bb      	ldrb	r3, [r7, #6]
 80094ac:	2101      	movs	r1, #1
 80094ae:	fa01 f303 	lsl.w	r3, r1, r3
 80094b2:	43db      	mvns	r3, r3
 80094b4:	401a      	ands	r2, r3
 80094b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094b8:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 80094bc:	bf00      	nop
 80094be:	3738      	adds	r7, #56	@ 0x38
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}
 80094c4:	0800b300 	.word	0x0800b300
 80094c8:	2000094c 	.word	0x2000094c
 80094cc:	20000a6c 	.word	0x20000a6c

080094d0 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b090      	sub	sp, #64	@ 0x40
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	4603      	mov	r3, r0
 80094d8:	460a      	mov	r2, r1
 80094da:	71fb      	strb	r3, [r7, #7]
 80094dc:	4613      	mov	r3, r2
 80094de:	71bb      	strb	r3, [r7, #6]
 80094e0:	79fb      	ldrb	r3, [r7, #7]
 80094e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80094e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d902      	bls.n	80094f4 <handle_ep_irq+0x24>
    rhport = 0;
 80094ee:	2300      	movs	r3, #0
 80094f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80094f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80094f8:	4a3e      	ldr	r2, [pc, #248]	@ (80095f4 <handle_ep_irq+0x124>)
 80094fa:	011b      	lsls	r3, r3, #4
 80094fc:	4413      	add	r3, r2
 80094fe:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009500:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009504:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800950a:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800950c:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800950e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009514:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800951a:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800951c:	7c7b      	ldrb	r3, [r7, #17]
 800951e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009522:	b2db      	uxtb	r3, r3
 8009524:	3301      	adds	r3, #1
 8009526:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8009528:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800952c:	79bb      	ldrb	r3, [r7, #6]
 800952e:	2b01      	cmp	r3, #1
 8009530:	d101      	bne.n	8009536 <handle_ep_irq+0x66>
 8009532:	2300      	movs	r3, #0
 8009534:	e000      	b.n	8009538 <handle_ep_irq+0x68>
 8009536:	2310      	movs	r3, #16
 8009538:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800953c:	79bb      	ldrb	r3, [r7, #6]
 800953e:	2b01      	cmp	r3, #1
 8009540:	bf14      	ite	ne
 8009542:	2301      	movne	r3, #1
 8009544:	2300      	moveq	r3, #0
 8009546:	b2db      	uxtb	r3, r3
 8009548:	025b      	lsls	r3, r3, #9
 800954a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800954e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009550:	4413      	add	r3, r2
 8009552:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009554:	2300      	movs	r3, #0
 8009556:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800955a:	e03f      	b.n	80095dc <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800955c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800955e:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 8009562:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8009566:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800956a:	440a      	add	r2, r1
 800956c:	b2d2      	uxtb	r2, r2
 800956e:	61fb      	str	r3, [r7, #28]
 8009570:	4613      	mov	r3, r2
 8009572:	76fb      	strb	r3, [r7, #27]
 8009574:	7efb      	ldrb	r3, [r7, #27]
 8009576:	69fa      	ldr	r2, [r7, #28]
 8009578:	fa22 f303 	lsr.w	r3, r2, r3
 800957c:	f003 0301 	and.w	r3, r3, #1
 8009580:	2b00      	cmp	r3, #0
 8009582:	bf14      	ite	ne
 8009584:	2301      	movne	r3, #1
 8009586:	2300      	moveq	r3, #0
 8009588:	b2db      	uxtb	r3, r3
 800958a:	2b00      	cmp	r3, #0
 800958c:	d021      	beq.n	80095d2 <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800958e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009592:	015b      	lsls	r3, r3, #5
 8009594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009596:	4413      	add	r3, r2
 8009598:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800959a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 80095a0:	68fa      	ldr	r2, [r7, #12]
 80095a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a4:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 80095a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d111      	bne.n	80095d2 <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 80095ae:	79bb      	ldrb	r3, [r7, #6]
 80095b0:	2b01      	cmp	r3, #1
 80095b2:	d107      	bne.n	80095c4 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 80095b4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80095b8:	79fb      	ldrb	r3, [r7, #7]
 80095ba:	68fa      	ldr	r2, [r7, #12]
 80095bc:	4618      	mov	r0, r3
 80095be:	f7ff fee7 	bl	8009390 <handle_epin_slave>
 80095c2:	e006      	b.n	80095d2 <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 80095c4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80095c8:	79fb      	ldrb	r3, [r7, #7]
 80095ca:	68fa      	ldr	r2, [r7, #12]
 80095cc:	4618      	mov	r0, r3
 80095ce:	f7ff fe3d 	bl	800924c <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80095d2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80095d6:	3301      	adds	r3, #1
 80095d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80095dc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80095e0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d3b9      	bcc.n	800955c <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 80095e8:	bf00      	nop
 80095ea:	bf00      	nop
 80095ec:	3740      	adds	r7, #64	@ 0x40
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
 80095f2:	bf00      	nop
 80095f4:	0800b300 	.word	0x0800b300

080095f8 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b096      	sub	sp, #88	@ 0x58
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	4603      	mov	r3, r0
 8009600:	71fb      	strb	r3, [r7, #7]
 8009602:	79fb      	ldrb	r3, [r7, #7]
 8009604:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009608:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800960c:	2b01      	cmp	r3, #1
 800960e:	d902      	bls.n	8009616 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 8009610:	2300      	movs	r3, #0
 8009612:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009616:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800961a:	4a64      	ldr	r2, [pc, #400]	@ (80097ac <handle_incomplete_iso_in+0x1b4>)
 800961c:	011b      	lsls	r3, r3, #4
 800961e:	4413      	add	r3, r2
 8009620:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 8009622:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 8009624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009626:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800962a:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800962c:	6a3b      	ldr	r3, [r7, #32]
 800962e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8009632:	b29b      	uxth	r3, r3
 8009634:	f003 0301 	and.w	r3, r3, #1
 8009638:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800963a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800963c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800963e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009642:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 8009644:	7f7b      	ldrb	r3, [r7, #29]
 8009646:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800964a:	b2db      	uxtb	r3, r3
 800964c:	3301      	adds	r3, #1
 800964e:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8009650:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009654:	2300      	movs	r3, #0
 8009656:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800965a:	e09a      	b.n	8009792 <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800965c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009660:	3348      	adds	r3, #72	@ 0x48
 8009662:	015b      	lsls	r3, r3, #5
 8009664:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009666:	4413      	add	r3, r2
 8009668:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800966a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8009670:	7efb      	ldrb	r3, [r7, #27]
 8009672:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009676:	b2db      	uxtb	r3, r3
 8009678:	2b00      	cmp	r3, #0
 800967a:	f000 8085 	beq.w	8009788 <handle_incomplete_iso_in+0x190>
 800967e:	7ebb      	ldrb	r3, [r7, #26]
 8009680:	f003 030c 	and.w	r3, r3, #12
 8009684:	b2db      	uxtb	r3, r3
 8009686:	2b04      	cmp	r3, #4
 8009688:	d17e      	bne.n	8009788 <handle_incomplete_iso_in+0x190>
 800968a:	7ebb      	ldrb	r3, [r7, #26]
 800968c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009690:	b2db      	uxtb	r3, r3
 8009692:	461a      	mov	r2, r3
 8009694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009696:	4293      	cmp	r3, r2
 8009698:	d176      	bne.n	8009788 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800969a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800969e:	015b      	lsls	r3, r3, #5
 80096a0:	3310      	adds	r3, #16
 80096a2:	4a43      	ldr	r2, [pc, #268]	@ (80097b0 <handle_incomplete_iso_in+0x1b8>)
 80096a4:	4413      	add	r3, r2
 80096a6:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 80096a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096aa:	7b5b      	ldrb	r3, [r3, #13]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d038      	beq.n	8009722 <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 80096b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096b2:	7b5b      	ldrb	r3, [r3, #13]
 80096b4:	3b01      	subs	r3, #1
 80096b6:	b2da      	uxtb	r2, r3
 80096b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096ba:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 80096bc:	2300      	movs	r3, #0
 80096be:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 80096c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096c2:	891b      	ldrh	r3, [r3, #8]
 80096c4:	461a      	mov	r2, r3
 80096c6:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	f362 0312 	bfi	r3, r2, #0, #19
 80096d0:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 80096d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096d4:	891b      	ldrh	r3, [r3, #8]
 80096d6:	461a      	mov	r2, r3
 80096d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096da:	895b      	ldrh	r3, [r3, #10]
 80096dc:	637a      	str	r2, [r7, #52]	@ 0x34
 80096de:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80096e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80096e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e4:	4413      	add	r3, r2
 80096e6:	1e5a      	subs	r2, r3, #1
 80096e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80096ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80096f2:	b29a      	uxth	r2, r3
 80096f4:	897b      	ldrh	r3, [r7, #10]
 80096f6:	f362 03cc 	bfi	r3, r2, #3, #10
 80096fa:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 80096fc:	68ba      	ldr	r2, [r7, #8]
 80096fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009700:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 8009702:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009704:	2b00      	cmp	r3, #0
 8009706:	d004      	beq.n	8009712 <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 8009708:	7efb      	ldrb	r3, [r7, #27]
 800970a:	f043 0310 	orr.w	r3, r3, #16
 800970e:	76fb      	strb	r3, [r7, #27]
 8009710:	e003      	b.n	800971a <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 8009712:	7efb      	ldrb	r3, [r7, #27]
 8009714:	f043 0320 	orr.w	r3, r3, #32
 8009718:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800971a:	69ba      	ldr	r2, [r7, #24]
 800971c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800971e:	601a      	str	r2, [r3, #0]
 8009720:	e032      	b.n	8009788 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 8009722:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009726:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800972a:	b2d9      	uxtb	r1, r3
 800972c:	79fb      	ldrb	r3, [r7, #7]
 800972e:	2200      	movs	r2, #0
 8009730:	4618      	mov	r0, r3
 8009732:	f7fe fd9d 	bl	8008270 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 8009736:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800973a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800973e:	b2da      	uxtb	r2, r3
 8009740:	79fb      	ldrb	r3, [r7, #7]
 8009742:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009746:	4613      	mov	r3, r2
 8009748:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800974c:	2300      	movs	r3, #0
 800974e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009750:	2301      	movs	r3, #1
 8009752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009756:	2301      	movs	r3, #1
 8009758:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800975c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009760:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009762:	2307      	movs	r3, #7
 8009764:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8009766:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800976a:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800976c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800976e:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8009770:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009774:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8009776:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800977a:	f107 030c 	add.w	r3, r7, #12
 800977e:	4611      	mov	r1, r2
 8009780:	4618      	mov	r0, r3
 8009782:	f7fd fbab 	bl	8006edc <dcd_event_handler>
}
 8009786:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009788:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800978c:	3301      	adds	r3, #1
 800978e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8009792:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8009796:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800979a:	429a      	cmp	r2, r3
 800979c:	f4ff af5e 	bcc.w	800965c <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 80097a0:	bf00      	nop
 80097a2:	bf00      	nop
 80097a4:	3758      	adds	r7, #88	@ 0x58
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	0800b300 	.word	0x0800b300
 80097b0:	2000094c 	.word	0x2000094c

080097b4 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b098      	sub	sp, #96	@ 0x60
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	4603      	mov	r3, r0
 80097bc:	71fb      	strb	r3, [r7, #7]
 80097be:	79fb      	ldrb	r3, [r7, #7]
 80097c0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80097c4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d902      	bls.n	80097d2 <dcd_int_handler+0x1e>
    rhport = 0;
 80097cc:	2300      	movs	r3, #0
 80097ce:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80097d2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80097d6:	4a94      	ldr	r2, [pc, #592]	@ (8009a28 <dcd_int_handler+0x274>)
 80097d8:	011b      	lsls	r3, r3, #4
 80097da:	4413      	add	r3, r2
 80097dc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80097de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 80097e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097e2:	699b      	ldr	r3, [r3, #24]
 80097e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 80097e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097e8:	695b      	ldr	r3, [r3, #20]
 80097ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80097ec:	4013      	ands	r3, r2
 80097ee:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 80097f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d00d      	beq.n	8009816 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80097fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097fc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009800:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 8009802:	2001      	movs	r0, #1
 8009804:	f7fd fe28 	bl	8007458 <usbd_spin_lock>
    handle_bus_reset(rhport);
 8009808:	79fb      	ldrb	r3, [r7, #7]
 800980a:	4618      	mov	r0, r3
 800980c:	f7ff fb36 	bl	8008e7c <handle_bus_reset>
    usbd_spin_unlock(true);
 8009810:	2001      	movs	r0, #1
 8009812:	f7fd fe45 	bl	80074a0 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 8009816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009818:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800981c:	2b00      	cmp	r3, #0
 800981e:	d011      	beq.n	8009844 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 8009820:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009822:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009826:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 8009828:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800982a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800982e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8009830:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009832:	699b      	ldr	r3, [r3, #24]
 8009834:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009838:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800983a:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800983c:	79fb      	ldrb	r3, [r7, #7]
 800983e:	4618      	mov	r0, r3
 8009840:	f7ff fc1e 	bl	8009080 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 8009844:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009846:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800984a:	2b00      	cmp	r3, #0
 800984c:	d023      	beq.n	8009896 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800984e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009850:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009854:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 8009856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009858:	699b      	ldr	r3, [r3, #24]
 800985a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800985e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009860:	619a      	str	r2, [r3, #24]
 8009862:	79fb      	ldrb	r3, [r7, #7]
 8009864:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8009868:	2304      	movs	r3, #4
 800986a:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800986e:	2301      	movs	r3, #1
 8009870:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 8009874:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8009878:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800987c:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8009880:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 8009884:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8009888:	f107 0320 	add.w	r3, r7, #32
 800988c:	4611      	mov	r1, r2
 800988e:	4618      	mov	r0, r3
 8009890:	f7fd fb24 	bl	8006edc <dcd_event_handler>
}
 8009894:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 8009896:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009898:	2b00      	cmp	r3, #0
 800989a:	da23      	bge.n	80098e4 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800989c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800989e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80098a2:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 80098a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098a6:	699b      	ldr	r3, [r3, #24]
 80098a8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80098ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098ae:	619a      	str	r2, [r3, #24]
 80098b0:	79fb      	ldrb	r3, [r7, #7]
 80098b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80098b6:	2305      	movs	r3, #5
 80098b8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80098bc:	2301      	movs	r3, #1
 80098be:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 80098c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80098c6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 80098ca:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80098ce:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 80098d2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80098d6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80098da:	4611      	mov	r1, r2
 80098dc:	4618      	mov	r0, r3
 80098de:	f7fd fafd 	bl	8006edc <dcd_event_handler>
}
 80098e2:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 80098e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098e6:	f003 0304 	and.w	r3, r3, #4
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d022      	beq.n	8009934 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 80098ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 80098f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098f6:	f003 0304 	and.w	r3, r3, #4
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d017      	beq.n	800992e <dcd_int_handler+0x17a>
 80098fe:	79fb      	ldrb	r3, [r7, #7]
 8009900:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8009904:	2302      	movs	r3, #2
 8009906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800990a:	2301      	movs	r3, #1
 800990c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 8009910:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8009914:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 8009916:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800991a:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800991c:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8009920:	f107 0314 	add.w	r3, r7, #20
 8009924:	4611      	mov	r1, r2
 8009926:	4618      	mov	r0, r3
 8009928:	f7fd fad8 	bl	8006edc <dcd_event_handler>
}
 800992c:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800992e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009930:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009932:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 8009934:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009936:	f003 0308 	and.w	r3, r3, #8
 800993a:	2b00      	cmp	r3, #0
 800993c:	d034      	beq.n	80099a8 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800993e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009940:	2208      	movs	r2, #8
 8009942:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8009944:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009946:	699b      	ldr	r3, [r3, #24]
 8009948:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800994c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800994e:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 8009950:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009952:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8009956:	0a1b      	lsrs	r3, r3, #8
 8009958:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800995c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800995e:	4b33      	ldr	r3, [pc, #204]	@ (8009a2c <dcd_int_handler+0x278>)
 8009960:	79db      	ldrb	r3, [r3, #7]
 8009962:	f083 0301 	eor.w	r3, r3, #1
 8009966:	b2db      	uxtb	r3, r3
 8009968:	2b00      	cmp	r3, #0
 800996a:	d005      	beq.n	8009978 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800996c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	f023 0208 	bic.w	r2, r3, #8
 8009974:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009976:	619a      	str	r2, [r3, #24]
 8009978:	79fb      	ldrb	r3, [r7, #7]
 800997a:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800997e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009980:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009982:	2301      	movs	r3, #1
 8009984:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009988:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800998c:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800998e:	2303      	movs	r3, #3
 8009990:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 8009992:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009994:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 8009996:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800999a:	f107 0308 	add.w	r3, r7, #8
 800999e:	4611      	mov	r1, r2
 80099a0:	4618      	mov	r0, r3
 80099a2:	f7fd fa9b 	bl	8006edc <dcd_event_handler>
}
 80099a6:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 80099a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099aa:	f003 0310 	and.w	r3, r3, #16
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d015      	beq.n	80099de <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 80099b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	f023 0210 	bic.w	r2, r3, #16
 80099ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099bc:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 80099be:	79fb      	ldrb	r3, [r7, #7]
 80099c0:	4618      	mov	r0, r3
 80099c2:	f7ff fba3 	bl	800910c <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 80099c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099c8:	695b      	ldr	r3, [r3, #20]
 80099ca:	f003 0310 	and.w	r3, r3, #16
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d1f5      	bne.n	80099be <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 80099d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099d4:	699b      	ldr	r3, [r3, #24]
 80099d6:	f043 0210 	orr.w	r2, r3, #16
 80099da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099dc:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 80099de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d004      	beq.n	80099f2 <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 80099e8:	79fb      	ldrb	r3, [r7, #7]
 80099ea:	2100      	movs	r1, #0
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7ff fd6f 	bl	80094d0 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 80099f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d004      	beq.n	8009a06 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 80099fc:	79fb      	ldrb	r3, [r7, #7]
 80099fe:	2101      	movs	r1, #1
 8009a00:	4618      	mov	r0, r3
 8009a02:	f7ff fd65 	bl	80094d0 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 8009a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d007      	beq.n	8009a20 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 8009a10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009a16:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8009a18:	79fb      	ldrb	r3, [r7, #7]
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7ff fdec 	bl	80095f8 <handle_incomplete_iso_in>
  }
}
 8009a20:	bf00      	nop
 8009a22:	3760      	adds	r7, #96	@ 0x60
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}
 8009a28:	0800b300 	.word	0x0800b300
 8009a2c:	20000a6c 	.word	0x20000a6c

08009a30 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009a30:	b480      	push	{r7}
 8009a32:	b083      	sub	sp, #12
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	460b      	mov	r3, r1
 8009a3a:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8009a3c:	78fb      	ldrb	r3, [r7, #3]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d110      	bne.n	8009a64 <dwc2_phy_init+0x34>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a46:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	639a      	str	r2, [r3, #56]	@ 0x38
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_USB1OTGHSULPILPEN;
    }
    #endif

    #if defined(USB_OTG_HS_PERIPH_BASE) && defined(RCC_AHB1LPENR_OTGHSULPILPEN)
    if ( USB_OTG_HS_PERIPH_BASE == (uint32_t) dwc2 ) {
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4a0a      	ldr	r2, [pc, #40]	@ (8009a7c <dwc2_phy_init+0x4c>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d10c      	bne.n	8009a70 <dwc2_phy_init+0x40>
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_OTGHSULPILPEN;
 8009a56:	4b0a      	ldr	r3, [pc, #40]	@ (8009a80 <dwc2_phy_init+0x50>)
 8009a58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a5a:	4a09      	ldr	r2, [pc, #36]	@ (8009a80 <dwc2_phy_init+0x50>)
 8009a5c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009a60:	6513      	str	r3, [r2, #80]	@ 0x50
      #else

      #endif
    }
  }
}
 8009a62:	e005      	b.n	8009a70 <dwc2_phy_init+0x40>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a68:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8009a70:	bf00      	nop
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr
 8009a7c:	40040000 	.word	0x40040000
 8009a80:	40023800 	.word	0x40023800

08009a84 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009a84:	b480      	push	{r7}
 8009a86:	b085      	sub	sp, #20
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8009a90:	78fb      	ldrb	r3, [r7, #3]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d152      	bne.n	8009b3c <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 8009a96:	4b2c      	ldr	r3, [pc, #176]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a2c      	ldr	r2, [pc, #176]	@ (8009b4c <dwc2_phy_update+0xc8>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d302      	bcc.n	8009aa6 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8009aa0:	2306      	movs	r3, #6
 8009aa2:	60fb      	str	r3, [r7, #12]
 8009aa4:	e041      	b.n	8009b2a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8009aa6:	4b28      	ldr	r3, [pc, #160]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a29      	ldr	r2, [pc, #164]	@ (8009b50 <dwc2_phy_update+0xcc>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d902      	bls.n	8009ab6 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8009ab0:	2307      	movs	r3, #7
 8009ab2:	60fb      	str	r3, [r7, #12]
 8009ab4:	e039      	b.n	8009b2a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 8009ab6:	4b24      	ldr	r3, [pc, #144]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a26      	ldr	r2, [pc, #152]	@ (8009b54 <dwc2_phy_update+0xd0>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d302      	bcc.n	8009ac6 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 8009ac0:	2308      	movs	r3, #8
 8009ac2:	60fb      	str	r3, [r7, #12]
 8009ac4:	e031      	b.n	8009b2a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 8009ac6:	4b20      	ldr	r3, [pc, #128]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a23      	ldr	r2, [pc, #140]	@ (8009b58 <dwc2_phy_update+0xd4>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d902      	bls.n	8009ad6 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 8009ad0:	2309      	movs	r3, #9
 8009ad2:	60fb      	str	r3, [r7, #12]
 8009ad4:	e029      	b.n	8009b2a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 8009ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a20      	ldr	r2, [pc, #128]	@ (8009b5c <dwc2_phy_update+0xd8>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d902      	bls.n	8009ae6 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 8009ae0:	230a      	movs	r3, #10
 8009ae2:	60fb      	str	r3, [r7, #12]
 8009ae4:	e021      	b.n	8009b2a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 8009ae6:	4b18      	ldr	r3, [pc, #96]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a1d      	ldr	r2, [pc, #116]	@ (8009b60 <dwc2_phy_update+0xdc>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d902      	bls.n	8009af6 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 8009af0:	230b      	movs	r3, #11
 8009af2:	60fb      	str	r3, [r7, #12]
 8009af4:	e019      	b.n	8009b2a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 8009af6:	4b14      	ldr	r3, [pc, #80]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a1a      	ldr	r2, [pc, #104]	@ (8009b64 <dwc2_phy_update+0xe0>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d302      	bcc.n	8009b06 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 8009b00:	230c      	movs	r3, #12
 8009b02:	60fb      	str	r3, [r7, #12]
 8009b04:	e011      	b.n	8009b2a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 8009b06:	4b10      	ldr	r3, [pc, #64]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a17      	ldr	r2, [pc, #92]	@ (8009b68 <dwc2_phy_update+0xe4>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d302      	bcc.n	8009b16 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 8009b10:	230d      	movs	r3, #13
 8009b12:	60fb      	str	r3, [r7, #12]
 8009b14:	e009      	b.n	8009b2a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 8009b16:	4b0c      	ldr	r3, [pc, #48]	@ (8009b48 <dwc2_phy_update+0xc4>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a14      	ldr	r2, [pc, #80]	@ (8009b6c <dwc2_phy_update+0xe8>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d302      	bcc.n	8009b26 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 8009b20:	230e      	movs	r3, #14
 8009b22:	60fb      	str	r3, [r7, #12]
 8009b24:	e001      	b.n	8009b2a <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 8009b26:	230f      	movs	r3, #15
 8009b28:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	68db      	ldr	r3, [r3, #12]
 8009b2e:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	029b      	lsls	r3, r3, #10
 8009b36:	431a      	orrs	r2, r3
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	60da      	str	r2, [r3, #12]
  }
}
 8009b3c:	bf00      	nop
 8009b3e:	3714      	adds	r7, #20
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr
 8009b48:	20000000 	.word	0x20000000
 8009b4c:	01e84800 	.word	0x01e84800
 8009b50:	01a39ddf 	.word	0x01a39ddf
 8009b54:	016e3600 	.word	0x016e3600
 8009b58:	014ca43f 	.word	0x014ca43f
 8009b5c:	01312cff 	.word	0x01312cff
 8009b60:	011a499f 	.word	0x011a499f
 8009b64:	01067380 	.word	0x01067380
 8009b68:	00f42400 	.word	0x00f42400
 8009b6c:	00e4e1c0 	.word	0x00e4e1c0

08009b70 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 8009b70:	b480      	push	{r7}
 8009b72:	b085      	sub	sp, #20
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8009b78:	bf00      	nop
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	dafb      	bge.n	8009b7a <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b86:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	691b      	ldr	r3, [r3, #16]
 8009b8c:	f043 0201 	orr.w	r2, r3, #1
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	f244 2209 	movw	r2, #16905	@ 0x4209
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d807      	bhi.n	8009bb0 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8009ba0:	bf00      	nop
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	691b      	ldr	r3, [r3, #16]
 8009ba6:	f003 0301 	and.w	r3, r3, #1
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1f9      	bne.n	8009ba2 <reset_core+0x32>
 8009bae:	e010      	b.n	8009bd2 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8009bb0:	bf00      	nop
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d0f9      	beq.n	8009bb2 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	691b      	ldr	r3, [r3, #16]
 8009bc2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009bc6:	f023 0301 	bic.w	r3, r3, #1
 8009bca:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 8009bd2:	bf00      	nop
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	691b      	ldr	r3, [r3, #16]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	dafb      	bge.n	8009bd4 <reset_core+0x64>
}
 8009bdc:	bf00      	nop
 8009bde:	bf00      	nop
 8009be0:	3714      	adds	r7, #20
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr

08009bea <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 8009bea:	b580      	push	{r7, lr}
 8009bec:	b084      	sub	sp, #16
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	68db      	ldr	r3, [r3, #12]
 8009bf6:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bfe:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	68fa      	ldr	r2, [r7, #12]
 8009c04:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8009c06:	2100      	movs	r1, #0
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f7ff ff11 	bl	8009a30 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f7ff ffae 	bl	8009b70 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009c1a:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8009c22:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8009c2a:	2100      	movs	r1, #0
 8009c2c:	6878      	ldr	r0, [r7, #4]
 8009c2e:	f7ff ff29 	bl	8009a84 <dwc2_phy_update>
}
 8009c32:	bf00      	nop
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8009c3a:	b580      	push	{r7, lr}
 8009c3c:	b086      	sub	sp, #24
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c4c:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c52:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8009c54:	7a7b      	ldrb	r3, [r7, #9]
 8009c56:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009c5a:	b2db      	uxtb	r3, r3
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d002      	beq.n	8009c66 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 8009c60:	2310      	movs	r3, #16
 8009c62:	74fb      	strb	r3, [r7, #19]
 8009c64:	e001      	b.n	8009c6a <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 8009c66:	2308      	movs	r3, #8
 8009c68:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c70:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 8009c72:	7b3b      	ldrb	r3, [r7, #12]
 8009c74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	2b80      	cmp	r3, #128	@ 0x80
 8009c7c:	d114      	bne.n	8009ca8 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	f043 0310 	orr.w	r3, r3, #16
 8009c84:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	f023 0308 	bic.w	r3, r3, #8
 8009c8c:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c94:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009c9c:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8009ca4:	617b      	str	r3, [r7, #20]
 8009ca6:	e00f      	b.n	8009cc8 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	f023 0310 	bic.w	r3, r3, #16
 8009cae:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8009cb0:	7cfb      	ldrb	r3, [r7, #19]
 8009cb2:	2b10      	cmp	r3, #16
 8009cb4:	d104      	bne.n	8009cc0 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 8009cb6:	697b      	ldr	r3, [r7, #20]
 8009cb8:	f043 0308 	orr.w	r3, r3, #8
 8009cbc:	617b      	str	r3, [r7, #20]
 8009cbe:	e003      	b.n	8009cc8 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 8009cc0:	697b      	ldr	r3, [r7, #20]
 8009cc2:	f023 0308 	bic.w	r3, r3, #8
 8009cc6:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	697a      	ldr	r2, [r7, #20]
 8009ccc:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 8009cce:	7b3b      	ldrb	r3, [r7, #12]
 8009cd0:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	4619      	mov	r1, r3
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f7ff fea9 	bl	8009a30 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f7ff ff46 	bl	8009b70 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8009ce4:	697b      	ldr	r3, [r7, #20]
 8009ce6:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009cea:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 8009cec:	7cfb      	ldrb	r3, [r7, #19]
 8009cee:	2b10      	cmp	r3, #16
 8009cf0:	d102      	bne.n	8009cf8 <phy_hs_init+0xbe>
 8009cf2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8009cf6:	e001      	b.n	8009cfc <phy_hs_init+0xc2>
 8009cf8:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8009cfc:	697a      	ldr	r2, [r7, #20]
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	697a      	ldr	r2, [r7, #20]
 8009d06:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 8009d08:	7b3b      	ldrb	r3, [r7, #12]
 8009d0a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	4619      	mov	r1, r3
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f7ff feb6 	bl	8009a84 <dwc2_phy_update>
}
 8009d18:	bf00      	nop
 8009d1a:	3718      	adds	r7, #24
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 8009d20:	b480      	push	{r7}
 8009d22:	b085      	sub	sp, #20
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d2c:	0c1b      	lsrs	r3, r3, #16
 8009d2e:	041b      	lsls	r3, r3, #16
 8009d30:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	4a0e      	ldr	r2, [pc, #56]	@ (8009d70 <check_dwc2+0x50>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d012      	beq.n	8009d60 <check_dwc2+0x40>
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8009d74 <check_dwc2+0x54>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d00e      	beq.n	8009d60 <check_dwc2+0x40>
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	4a0c      	ldr	r2, [pc, #48]	@ (8009d78 <check_dwc2+0x58>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d00a      	beq.n	8009d60 <check_dwc2+0x40>
 8009d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009d7c <check_dwc2+0x5c>)
 8009d4c:	60bb      	str	r3, [r7, #8]
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f003 0301 	and.w	r3, r3, #1
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d000      	beq.n	8009d5c <check_dwc2+0x3c>
 8009d5a:	be00      	bkpt	0x0000
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	e000      	b.n	8009d62 <check_dwc2+0x42>
#endif

  return true;
 8009d60:	2301      	movs	r3, #1
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3714      	adds	r7, #20
 8009d66:	46bd      	mov	sp, r7
 8009d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6c:	4770      	bx	lr
 8009d6e:	bf00      	nop
 8009d70:	4f540000 	.word	0x4f540000
 8009d74:	55310000 	.word	0x55310000
 8009d78:	55320000 	.word	0x55320000
 8009d7c:	e000edf0 	.word	0xe000edf0

08009d80 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8009d80:	b480      	push	{r7}
 8009d82:	b085      	sub	sp, #20
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	460b      	mov	r3, r1
 8009d8a:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8009d8c:	78fb      	ldrb	r3, [r7, #3]
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d101      	bne.n	8009d96 <dwc2_core_is_highspeed+0x16>
    return false;
 8009d92:	2300      	movs	r3, #0
 8009d94:	e00b      	b.n	8009dae <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d9a:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8009d9c:	7b3b      	ldrb	r3, [r7, #12]
 8009d9e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009da2:	b2db      	uxtb	r3, r3
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	bf14      	ite	ne
 8009da8:	2301      	movne	r3, #1
 8009daa:	2300      	moveq	r3, #0
 8009dac:	b2db      	uxtb	r3, r3
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3714      	adds	r7, #20
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr
	...

08009dbc <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b088      	sub	sp, #32
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	71fb      	strb	r3, [r7, #7]
 8009dc6:	460b      	mov	r3, r1
 8009dc8:	71bb      	strb	r3, [r7, #6]
 8009dca:	4613      	mov	r3, r2
 8009dcc:	717b      	strb	r3, [r7, #5]
 8009dce:	79fb      	ldrb	r3, [r7, #7]
 8009dd0:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009dd2:	7dfb      	ldrb	r3, [r7, #23]
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d901      	bls.n	8009ddc <dwc2_core_init+0x20>
    rhport = 0;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009ddc:	7dfb      	ldrb	r3, [r7, #23]
 8009dde:	4a3b      	ldr	r2, [pc, #236]	@ (8009ecc <dwc2_core_init+0x110>)
 8009de0:	011b      	lsls	r3, r3, #4
 8009de2:	4413      	add	r3, r2
 8009de4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009de6:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8009de8:	69f8      	ldr	r0, [r7, #28]
 8009dea:	f7ff ff99 	bl	8009d20 <check_dwc2>
 8009dee:	4603      	mov	r3, r0
 8009df0:	f083 0301 	eor.w	r3, r3, #1
 8009df4:	b2db      	uxtb	r3, r3
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00a      	beq.n	8009e10 <dwc2_core_init+0x54>
 8009dfa:	4b35      	ldr	r3, [pc, #212]	@ (8009ed0 <dwc2_core_init+0x114>)
 8009dfc:	61bb      	str	r3, [r7, #24]
 8009dfe:	69bb      	ldr	r3, [r7, #24]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f003 0301 	and.w	r3, r3, #1
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d000      	beq.n	8009e0c <dwc2_core_init+0x50>
 8009e0a:	be00      	bkpt	0x0000
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	e058      	b.n	8009ec2 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	f023 0201 	bic.w	r2, r3, #1
 8009e18:	69fb      	ldr	r3, [r7, #28]
 8009e1a:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8009e1c:	79bb      	ldrb	r3, [r7, #6]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d003      	beq.n	8009e2a <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8009e22:	69f8      	ldr	r0, [r7, #28]
 8009e24:	f7ff ff09 	bl	8009c3a <phy_hs_init>
 8009e28:	e002      	b.n	8009e30 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8009e2a:	69f8      	ldr	r0, [r7, #28]
 8009e2c:	f7ff fedd 	bl	8009bea <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8009e30:	69fb      	ldr	r3, [r7, #28]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	f043 0207 	orr.w	r2, r3, #7
 8009e38:	69fb      	ldr	r3, [r7, #28]
 8009e3a:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8009e3c:	69fb      	ldr	r3, [r7, #28]
 8009e3e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8009e42:	f023 020f 	bic.w	r2, r3, #15
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8009e4c:	69fb      	ldr	r3, [r7, #28]
 8009e4e:	60fb      	str	r3, [r7, #12]
 8009e50:	2310      	movs	r3, #16
 8009e52:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8009e54:	7afb      	ldrb	r3, [r7, #11]
 8009e56:	019b      	lsls	r3, r3, #6
 8009e58:	f043 0220 	orr.w	r2, r3, #32
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8009e60:	bf00      	nop
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	f003 0320 	and.w	r3, r3, #32
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d1f9      	bne.n	8009e62 <dwc2_core_init+0xa6>
}
 8009e6e:	bf00      	nop
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	2210      	movs	r2, #16
 8009e78:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8009e7a:	bf00      	nop
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	691b      	ldr	r3, [r3, #16]
 8009e80:	f003 0310 	and.w	r3, r3, #16
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d1f9      	bne.n	8009e7c <dwc2_core_init+0xc0>
}
 8009e88:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e90:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8009e92:	69fb      	ldr	r3, [r7, #28]
 8009e94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e98:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8009e9a:	69fb      	ldr	r3, [r7, #28]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8009ea0:	797b      	ldrb	r3, [r7, #5]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d006      	beq.n	8009eb4 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8009ea6:	69fb      	ldr	r3, [r7, #28]
 8009ea8:	689b      	ldr	r3, [r3, #8]
 8009eaa:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 8009eae:	69fb      	ldr	r3, [r7, #28]
 8009eb0:	609a      	str	r2, [r3, #8]
 8009eb2:	e005      	b.n	8009ec0 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	699b      	ldr	r3, [r3, #24]
 8009eb8:	f043 0210 	orr.w	r2, r3, #16
 8009ebc:	69fb      	ldr	r3, [r7, #28]
 8009ebe:	619a      	str	r2, [r3, #24]
  }

  return true;
 8009ec0:	2301      	movs	r3, #1
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3720      	adds	r7, #32
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}
 8009eca:	bf00      	nop
 8009ecc:	0800b320 	.word	0x0800b320
 8009ed0:	e000edf0 	.word	0xe000edf0

08009ed4 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 8009ed4:	b480      	push	{r7}
 8009ed6:	b08f      	sub	sp, #60	@ 0x3c
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	60f8      	str	r0, [r7, #12]
 8009edc:	60b9      	str	r1, [r7, #8]
 8009ede:	4613      	mov	r3, r2
 8009ee0:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ee8:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 8009eea:	88fb      	ldrh	r3, [r7, #6]
 8009eec:	089b      	lsrs	r3, r3, #2
 8009eee:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 8009ef0:	e00b      	b.n	8009f0a <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 8009ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	627a      	str	r2, [r7, #36]	@ 0x24
 8009efa:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 8009efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efe:	6a3a      	ldr	r2, [r7, #32]
 8009f00:	601a      	str	r2, [r3, #0]
}
 8009f02:	bf00      	nop
    dst += 4;
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	3304      	adds	r3, #4
 8009f08:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 8009f0a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009f0c:	1e5a      	subs	r2, r3, #1
 8009f0e:	86fa      	strh	r2, [r7, #54]	@ 0x36
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d1ee      	bne.n	8009ef2 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 8009f14:	88fb      	ldrh	r3, [r7, #6]
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	f003 0303 	and.w	r3, r3, #3
 8009f1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 8009f20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d020      	beq.n	8009f6a <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8009f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f30:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8009f32:	69fb      	ldr	r3, [r7, #28]
 8009f34:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8009f3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f3e:	2b01      	cmp	r3, #1
 8009f40:	d907      	bls.n	8009f52 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	3301      	adds	r3, #1
 8009f46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f48:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8009f4a:	69ba      	ldr	r2, [r7, #24]
 8009f4c:	0a12      	lsrs	r2, r2, #8
 8009f4e:	b2d2      	uxtb	r2, r2
 8009f50:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8009f52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	d907      	bls.n	8009f6a <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	3302      	adds	r3, #2
 8009f5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f60:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8009f62:	697a      	ldr	r2, [r7, #20]
 8009f64:	0c12      	lsrs	r2, r2, #16
 8009f66:	b2d2      	uxtb	r2, r2
 8009f68:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8009f6a:	bf00      	nop
 8009f6c:	373c      	adds	r7, #60	@ 0x3c
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr

08009f76 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8009f76:	b480      	push	{r7}
 8009f78:	b08b      	sub	sp, #44	@ 0x2c
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	60f8      	str	r0, [r7, #12]
 8009f7e:	607a      	str	r2, [r7, #4]
 8009f80:	461a      	mov	r2, r3
 8009f82:	460b      	mov	r3, r1
 8009f84:	72fb      	strb	r3, [r7, #11]
 8009f86:	4613      	mov	r3, r2
 8009f88:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8009f8a:	7afb      	ldrb	r3, [r7, #11]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	031b      	lsls	r3, r3, #12
 8009f90:	68fa      	ldr	r2, [r7, #12]
 8009f92:	4413      	add	r3, r2
 8009f94:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8009f96:	893b      	ldrh	r3, [r7, #8]
 8009f98:	089b      	lsrs	r3, r3, #2
 8009f9a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8009f9c:	e008      	b.n	8009fb0 <dfifo_write_packet+0x3a>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8009fa6:	69fb      	ldr	r3, [r7, #28]
 8009fa8:	601a      	str	r2, [r3, #0]
    src += 4;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	3304      	adds	r3, #4
 8009fae:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8009fb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009fb2:	1e5a      	subs	r2, r3, #1
 8009fb4:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d1f1      	bne.n	8009f9e <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 8009fba:	893b      	ldrh	r3, [r7, #8]
 8009fbc:	b2db      	uxtb	r3, r3
 8009fbe:	f003 0303 	and.w	r3, r3, #3
 8009fc2:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 8009fc4:	7efb      	ldrb	r3, [r7, #27]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d019      	beq.n	8009ffe <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 8009fd0:	7efb      	ldrb	r3, [r7, #27]
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d906      	bls.n	8009fe4 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	021b      	lsls	r3, r3, #8
 8009fde:	6a3a      	ldr	r2, [r7, #32]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 8009fe4:	7efb      	ldrb	r3, [r7, #27]
 8009fe6:	2b02      	cmp	r3, #2
 8009fe8:	d906      	bls.n	8009ff8 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	3302      	adds	r3, #2
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	041b      	lsls	r3, r3, #16
 8009ff2:	6a3a      	ldr	r2, [r7, #32]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 8009ff8:	69fb      	ldr	r3, [r7, #28]
 8009ffa:	6a3a      	ldr	r2, [r7, #32]
 8009ffc:	601a      	str	r2, [r3, #0]
  }
}
 8009ffe:	bf00      	nop
 800a000:	372c      	adds	r7, #44	@ 0x2c
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr

0800a00a <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800a00a:	b480      	push	{r7}
 800a00c:	b085      	sub	sp, #20
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
 800a012:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a01c:	b2db      	uxtb	r3, r3
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d001      	beq.n	800a026 <tu_edpt_claim+0x1c>
 800a022:	2300      	movs	r3, #0
 800a024:	e027      	b.n	800a076 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a02e:	b2db      	uxtb	r3, r3
 800a030:	2b00      	cmp	r3, #0
 800a032:	d001      	beq.n	800a038 <tu_edpt_claim+0x2e>
 800a034:	2300      	movs	r3, #0
 800a036:	e01e      	b.n	800a076 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	781b      	ldrb	r3, [r3, #0]
 800a03c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a040:	b2db      	uxtb	r3, r3
 800a042:	2b00      	cmp	r3, #0
 800a044:	d108      	bne.n	800a058 <tu_edpt_claim+0x4e>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	2b00      	cmp	r3, #0
 800a052:	d101      	bne.n	800a058 <tu_edpt_claim+0x4e>
 800a054:	2301      	movs	r3, #1
 800a056:	e000      	b.n	800a05a <tu_edpt_claim+0x50>
 800a058:	2300      	movs	r3, #0
 800a05a:	73fb      	strb	r3, [r7, #15]
 800a05c:	7bfb      	ldrb	r3, [r7, #15]
 800a05e:	f003 0301 	and.w	r3, r3, #1
 800a062:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800a064:	7bfb      	ldrb	r3, [r7, #15]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d004      	beq.n	800a074 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	7813      	ldrb	r3, [r2, #0]
 800a06e:	f043 0304 	orr.w	r3, r3, #4
 800a072:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800a074:	7bfb      	ldrb	r3, [r7, #15]
}
 800a076:	4618      	mov	r0, r3
 800a078:	3714      	adds	r7, #20
 800a07a:	46bd      	mov	sp, r7
 800a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a080:	4770      	bx	lr

0800a082 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800a082:	b480      	push	{r7}
 800a084:	b085      	sub	sp, #20
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]
 800a08a:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a094:	b2db      	uxtb	r3, r3
 800a096:	2b01      	cmp	r3, #1
 800a098:	d108      	bne.n	800a0ac <tu_edpt_release+0x2a>
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	781b      	ldrb	r3, [r3, #0]
 800a09e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d101      	bne.n	800a0ac <tu_edpt_release+0x2a>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	e000      	b.n	800a0ae <tu_edpt_release+0x2c>
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	73fb      	strb	r3, [r7, #15]
 800a0b0:	7bfb      	ldrb	r3, [r7, #15]
 800a0b2:	f003 0301 	and.w	r3, r3, #1
 800a0b6:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800a0b8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d004      	beq.n	800a0c8 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	7813      	ldrb	r3, [r2, #0]
 800a0c2:	f36f 0382 	bfc	r3, #2, #1
 800a0c6:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800a0c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3714      	adds	r7, #20
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
	...

0800a0d8 <tu_bind_driver_to_ep_itf>:
  return true;
}
#endif

bool tu_bind_driver_to_ep_itf(uint8_t driver_id, uint8_t ep2drv[][2], uint8_t itf2drv[], uint8_t itf_max,
                              const uint8_t *p_desc, uint16_t desc_len) {
 800a0d8:	b480      	push	{r7}
 800a0da:	b093      	sub	sp, #76	@ 0x4c
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	60b9      	str	r1, [r7, #8]
 800a0e0:	607a      	str	r2, [r7, #4]
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	73fb      	strb	r3, [r7, #15]
 800a0e8:	4613      	mov	r3, r2
 800a0ea:	73bb      	strb	r3, [r7, #14]
  const uint8_t *desc_end = p_desc + desc_len;
 800a0ec:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800a0f0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a0f2:	4413      	add	r3, r2
 800a0f4:	647b      	str	r3, [r7, #68]	@ 0x44
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800a0f6:	e058      	b.n	800a1aa <tu_bind_driver_to_ep_itf+0xd2>
 800a0f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0fa:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a0fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fe:	3301      	adds	r3, #1
 800a100:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800a102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    if (desc_type == TUSB_DESC_ENDPOINT) {
 800a106:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a10a:	2b05      	cmp	r3, #5
 800a10c:	d122      	bne.n	800a154 <tu_bind_driver_to_ep_itf+0x7c>
      const uint8_t ep_addr  = ((const tusb_desc_endpoint_t *)p_desc)->bEndpointAddress;
 800a10e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a110:	789b      	ldrb	r3, [r3, #2]
 800a112:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800a116:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a11a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a11e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a122:	f003 030f 	and.w	r3, r3, #15
 800a126:	b2db      	uxtb	r3, r3
      const uint8_t ep_num   = tu_edpt_number(ep_addr);
 800a128:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800a12c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a130:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a134:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a138:	09db      	lsrs	r3, r3, #7
 800a13a:	b2db      	uxtb	r3, r3
      const uint8_t ep_dir   = tu_edpt_dir(ep_addr);
 800a13c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      ep2drv[ep_num][ep_dir] = driver_id;
 800a140:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800a144:	005b      	lsls	r3, r3, #1
 800a146:	68ba      	ldr	r2, [r7, #8]
 800a148:	441a      	add	r2, r3
 800a14a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a14e:	7bf9      	ldrb	r1, [r7, #15]
 800a150:	54d1      	strb	r1, [r2, r3]
 800a152:	e020      	b.n	800a196 <tu_bind_driver_to_ep_itf+0xbe>
    } else if (desc_type == TUSB_DESC_INTERFACE) {
 800a154:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a158:	2b04      	cmp	r3, #4
 800a15a:	d11c      	bne.n	800a196 <tu_bind_driver_to_ep_itf+0xbe>
      const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 800a15c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a15e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (desc_itf->bAlternateSetting == 0) {
 800a160:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a162:	78db      	ldrb	r3, [r3, #3]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d116      	bne.n	800a196 <tu_bind_driver_to_ep_itf+0xbe>
        TU_ASSERT(desc_itf->bInterfaceNumber < itf_max);
 800a168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a16a:	789b      	ldrb	r3, [r3, #2]
 800a16c:	7bba      	ldrb	r2, [r7, #14]
 800a16e:	429a      	cmp	r2, r3
 800a170:	d80a      	bhi.n	800a188 <tu_bind_driver_to_ep_itf+0xb0>
 800a172:	4b1f      	ldr	r3, [pc, #124]	@ (800a1f0 <tu_bind_driver_to_ep_itf+0x118>)
 800a174:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f003 0301 	and.w	r3, r3, #1
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d000      	beq.n	800a184 <tu_bind_driver_to_ep_itf+0xac>
 800a182:	be00      	bkpt	0x0000
 800a184:	2300      	movs	r3, #0
 800a186:	e02d      	b.n	800a1e4 <tu_bind_driver_to_ep_itf+0x10c>
        itf2drv[desc_itf->bInterfaceNumber] = driver_id;
 800a188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a18a:	789b      	ldrb	r3, [r3, #2]
 800a18c:	461a      	mov	r2, r3
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	4413      	add	r3, r2
 800a192:	7bfa      	ldrb	r2, [r7, #15]
 800a194:	701a      	strb	r2, [r3, #0]
 800a196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a198:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a19a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a19c:	627b      	str	r3, [r7, #36]	@ 0x24
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a0:	781b      	ldrb	r3, [r3, #0]
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a6:	4413      	add	r3, r2
      }
    }

    p_desc = tu_desc_next(p_desc);
 800a1a8:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1ac:	623b      	str	r3, [r7, #32]
 800a1ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1b0:	61fb      	str	r3, [r7, #28]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a1b2:	6a3a      	ldr	r2, [r7, #32]
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d20d      	bcs.n	800a1d6 <tu_bind_driver_to_ep_itf+0xfe>
 800a1ba:	6a3b      	ldr	r3, [r7, #32]
 800a1bc:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a1be:	69bb      	ldr	r3, [r7, #24]
 800a1c0:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a1cc:	69fa      	ldr	r2, [r7, #28]
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d301      	bcc.n	800a1d6 <tu_bind_driver_to_ep_itf+0xfe>
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e000      	b.n	800a1d8 <tu_bind_driver_to_ep_itf+0x100>
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	f003 0301 	and.w	r3, r3, #1
 800a1dc:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d18a      	bne.n	800a0f8 <tu_bind_driver_to_ep_itf+0x20>
  }
  return true;
 800a1e2:	2301      	movs	r3, #1
}
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	374c      	adds	r7, #76	@ 0x4c
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ee:	4770      	bx	lr
 800a1f0:	e000edf0 	.word	0xe000edf0

0800a1f4 <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t *s, bool is_host, bool is_tx, bool overwritable, void *ff_buf,
                         uint16_t ff_bufsize, uint8_t *ep_buf, uint16_t ep_bufsize) {
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b084      	sub	sp, #16
 800a1f8:	af02      	add	r7, sp, #8
 800a1fa:	6078      	str	r0, [r7, #4]
 800a1fc:	4608      	mov	r0, r1
 800a1fe:	4611      	mov	r1, r2
 800a200:	461a      	mov	r2, r3
 800a202:	4603      	mov	r3, r0
 800a204:	70fb      	strb	r3, [r7, #3]
 800a206:	460b      	mov	r3, r1
 800a208:	70bb      	strb	r3, [r7, #2]
 800a20a:	4613      	mov	r3, r2
 800a20c:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  #if CFG_TUSB_EDPT_STREAM_NO_FIFO_ENABLED == 0 // FIFO is required
  if (ff_buf == NULL || ff_bufsize == 0) {
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d002      	beq.n	800a21a <tu_edpt_stream_init+0x26>
 800a214:	8abb      	ldrh	r3, [r7, #20]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d101      	bne.n	800a21e <tu_edpt_stream_init+0x2a>
    return false;
 800a21a:	2300      	movs	r3, #0
 800a21c:	e013      	b.n	800a246 <tu_edpt_stream_init+0x52>
  }
  #endif

  s->is_host = is_host;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	78fa      	ldrb	r2, [r7, #3]
 800a222:	705a      	strb	r2, [r3, #1]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f103 000c 	add.w	r0, r3, #12
 800a22a:	8aba      	ldrh	r2, [r7, #20]
 800a22c:	787b      	ldrb	r3, [r7, #1]
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	2301      	movs	r3, #1
 800a232:	6939      	ldr	r1, [r7, #16]
 800a234:	f7fa ffd2 	bl	80051dc <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	609a      	str	r2, [r3, #8]
  s->ep_bufsize = ep_bufsize;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	8bba      	ldrh	r2, [r7, #28]
 800a242:	80da      	strh	r2, [r3, #6]

  return true;
 800a244:	2301      	movs	r3, #1
}
 800a246:	4618      	mov	r0, r3
 800a248:	3708      	adds	r7, #8
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}

0800a24e <stream_claim>:

static bool stream_claim(tu_edpt_stream_t *s) {
 800a24e:	b580      	push	{r7, lr}
 800a250:	b082      	sub	sp, #8
 800a252:	af00      	add	r7, sp, #0
 800a254:	6078      	str	r0, [r7, #4]
  TU_VERIFY(s->ep_addr != 0); // must be opened
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	789b      	ldrb	r3, [r3, #2]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d101      	bne.n	800a262 <stream_claim+0x14>
 800a25e:	2300      	movs	r3, #0
 800a260:	e00e      	b.n	800a280 <stream_claim+0x32>
  if (s->is_host) {
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	785b      	ldrb	r3, [r3, #1]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d109      	bne.n	800a27e <stream_claim+0x30>
    #if CFG_TUH_ENABLED
    return usbh_edpt_claim(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_claim(s->hwid, s->ep_addr);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	781a      	ldrb	r2, [r3, #0]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	789b      	ldrb	r3, [r3, #2]
 800a272:	4619      	mov	r1, r3
 800a274:	4610      	mov	r0, r2
 800a276:	f7fd f97f 	bl	8007578 <usbd_edpt_claim>
 800a27a:	4603      	mov	r3, r0
 800a27c:	e000      	b.n	800a280 <stream_claim+0x32>
  #endif
  }
  return false;
 800a27e:	2300      	movs	r3, #0
}
 800a280:	4618      	mov	r0, r3
 800a282:	3708      	adds	r7, #8
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}

0800a288 <stream_xfer>:

static bool stream_xfer(tu_edpt_stream_t *s, uint16_t count) {
 800a288:	b590      	push	{r4, r7, lr}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af02      	add	r7, sp, #8
 800a28e:	6078      	str	r0, [r7, #4]
 800a290:	460b      	mov	r3, r1
 800a292:	807b      	strh	r3, [r7, #2]
  if (s->is_host) {
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	785b      	ldrb	r3, [r3, #1]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d123      	bne.n	800a2e4 <stream_xfer+0x5c>
    #if CFG_TUH_ENABLED
    return usbh_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    if (s->ep_buf == NULL) {
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	689b      	ldr	r3, [r3, #8]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d10d      	bne.n	800a2c0 <stream_xfer+0x38>
      return usbd_edpt_xfer_fifo(s->hwid, s->ep_addr, &s->ff, count, false);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	7818      	ldrb	r0, [r3, #0]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	7899      	ldrb	r1, [r3, #2]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f103 020c 	add.w	r2, r3, #12
 800a2b2:	887b      	ldrh	r3, [r7, #2]
 800a2b4:	2400      	movs	r4, #0
 800a2b6:	9400      	str	r4, [sp, #0]
 800a2b8:	f7fd fa2c 	bl	8007714 <usbd_edpt_xfer_fifo>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	e012      	b.n	800a2e6 <stream_xfer+0x5e>
    } else {
      return usbd_edpt_xfer(s->hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	7818      	ldrb	r0, [r3, #0]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	7899      	ldrb	r1, [r3, #2]
 800a2c8:	887b      	ldrh	r3, [r7, #2]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d002      	beq.n	800a2d4 <stream_xfer+0x4c>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	689a      	ldr	r2, [r3, #8]
 800a2d2:	e000      	b.n	800a2d6 <stream_xfer+0x4e>
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	887b      	ldrh	r3, [r7, #2]
 800a2d8:	2400      	movs	r4, #0
 800a2da:	9400      	str	r4, [sp, #0]
 800a2dc:	f7fd f9a0 	bl	8007620 <usbd_edpt_xfer>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	e000      	b.n	800a2e6 <stream_xfer+0x5e>
    }
  #endif
  }
  return false;
 800a2e4:	2300      	movs	r3, #0
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	370c      	adds	r7, #12
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd90      	pop	{r4, r7, pc}

0800a2ee <stream_release>:

static bool stream_release(tu_edpt_stream_t *s) {
 800a2ee:	b580      	push	{r7, lr}
 800a2f0:	b082      	sub	sp, #8
 800a2f2:	af00      	add	r7, sp, #0
 800a2f4:	6078      	str	r0, [r7, #4]
  if (s->is_host) {
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	785b      	ldrb	r3, [r3, #1]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d109      	bne.n	800a312 <stream_release+0x24>
    #if CFG_TUH_ENABLED
    return usbh_edpt_release(s->hwid, s->ep_addr);
  #endif
  } else {
    #if CFG_TUD_ENABLED
    return usbd_edpt_release(s->hwid, s->ep_addr);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	781a      	ldrb	r2, [r3, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	789b      	ldrb	r3, [r3, #2]
 800a306:	4619      	mov	r1, r3
 800a308:	4610      	mov	r0, r2
 800a30a:	f7fd f95f 	bl	80075cc <usbd_edpt_release>
 800a30e:	4603      	mov	r3, r0
 800a310:	e000      	b.n	800a314 <stream_release+0x26>
  #endif
  }
  return false;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	3708      	adds	r7, #8
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <tu_edpt_stream_write_zlp_if_needed>:

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(tu_edpt_stream_t *s, uint32_t last_xferred_bytes) {
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b086      	sub	sp, #24
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
 800a324:	6039      	str	r1, [r7, #0]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (s->mps - 1))));
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	330c      	adds	r3, #12
 800a32a:	613b      	str	r3, [r7, #16]
  const uint16_t wr_idx = f->wr_idx;
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	891b      	ldrh	r3, [r3, #8]
 800a330:	81fb      	strh	r3, [r7, #14]
  const uint16_t rd_idx = f->rd_idx;
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	895b      	ldrh	r3, [r3, #10]
 800a336:	81bb      	strh	r3, [r7, #12]
  return wr_idx == rd_idx;
 800a338:	89fa      	ldrh	r2, [r7, #14]
 800a33a:	89bb      	ldrh	r3, [r7, #12]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	bf0c      	ite	eq
 800a340:	2301      	moveq	r3, #1
 800a342:	2300      	movne	r3, #0
 800a344:	b2db      	uxtb	r3, r3
 800a346:	f083 0301 	eor.w	r3, r3, #1
 800a34a:	b2db      	uxtb	r3, r3
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d10a      	bne.n	800a366 <tu_edpt_stream_write_zlp_if_needed+0x4a>
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d007      	beq.n	800a366 <tu_edpt_stream_write_zlp_if_needed+0x4a>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	889b      	ldrh	r3, [r3, #4]
 800a35a:	3b01      	subs	r3, #1
 800a35c:	461a      	mov	r2, r3
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	4013      	ands	r3, r2
 800a362:	2b00      	cmp	r3, #0
 800a364:	d001      	beq.n	800a36a <tu_edpt_stream_write_zlp_if_needed+0x4e>
 800a366:	2300      	movs	r3, #0
 800a368:	e020      	b.n	800a3ac <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_VERIFY(stream_claim(s));
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f7ff ff6f 	bl	800a24e <stream_claim>
 800a370:	4603      	mov	r3, r0
 800a372:	f083 0301 	eor.w	r3, r3, #1
 800a376:	b2db      	uxtb	r3, r3
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d001      	beq.n	800a380 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800a37c:	2300      	movs	r3, #0
 800a37e:	e015      	b.n	800a3ac <tu_edpt_stream_write_zlp_if_needed+0x90>
  TU_ASSERT(stream_xfer(s, 0));
 800a380:	2100      	movs	r1, #0
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f7ff ff80 	bl	800a288 <stream_xfer>
 800a388:	4603      	mov	r3, r0
 800a38a:	f083 0301 	eor.w	r3, r3, #1
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	2b00      	cmp	r3, #0
 800a392:	d00a      	beq.n	800a3aa <tu_edpt_stream_write_zlp_if_needed+0x8e>
 800a394:	4b07      	ldr	r3, [pc, #28]	@ (800a3b4 <tu_edpt_stream_write_zlp_if_needed+0x98>)
 800a396:	617b      	str	r3, [r7, #20]
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f003 0301 	and.w	r3, r3, #1
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d000      	beq.n	800a3a6 <tu_edpt_stream_write_zlp_if_needed+0x8a>
 800a3a4:	be00      	bkpt	0x0000
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	e000      	b.n	800a3ac <tu_edpt_stream_write_zlp_if_needed+0x90>
  return true;
 800a3aa:	2301      	movs	r3, #1
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3718      	adds	r7, #24
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}
 800a3b4:	e000edf0 	.word	0xe000edf0

0800a3b8 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(tu_edpt_stream_t *s) {
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b08c      	sub	sp, #48	@ 0x30
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	330c      	adds	r3, #12
 800a3c4:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c8:	8899      	ldrh	r1, [r3, #4]
 800a3ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3cc:	891b      	ldrh	r3, [r3, #8]
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d2:	895b      	ldrh	r3, [r3, #10]
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	8479      	strh	r1, [r7, #34]	@ 0x22
 800a3d8:	843a      	strh	r2, [r7, #32]
 800a3da:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a3dc:	8c3a      	ldrh	r2, [r7, #32]
 800a3de:	8bfb      	ldrh	r3, [r7, #30]
 800a3e0:	1ad3      	subs	r3, r2, r3
 800a3e2:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	db02      	blt.n	800a3f0 <tu_edpt_stream_write_xfer+0x38>
    return (uint16_t)diff;
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	e006      	b.n	800a3fe <tu_edpt_stream_write_xfer+0x46>
    return (uint16_t)(2 * depth + diff);
 800a3f0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a3f2:	005b      	lsls	r3, r3, #1
 800a3f4:	b29a      	uxth	r2, r3
 800a3f6:	69bb      	ldr	r3, [r7, #24]
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	4413      	add	r3, r2
 800a3fc:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a3fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a400:	8892      	ldrh	r2, [r2, #4]
 800a402:	82fb      	strh	r3, [r7, #22]
 800a404:	4613      	mov	r3, r2
 800a406:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a408:	8afa      	ldrh	r2, [r7, #22]
 800a40a:	8abb      	ldrh	r3, [r7, #20]
 800a40c:	4293      	cmp	r3, r2
 800a40e:	bf28      	it	cs
 800a410:	4613      	movcs	r3, r2
 800a412:	b29b      	uxth	r3, r3
 800a414:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800a416:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d101      	bne.n	800a420 <tu_edpt_stream_write_xfer+0x68>
 800a41c:	2300      	movs	r3, #0
 800a41e:	e043      	b.n	800a4a8 <tu_edpt_stream_write_xfer+0xf0>
  TU_VERIFY(stream_claim(s), 0);
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f7ff ff14 	bl	800a24e <stream_claim>
 800a426:	4603      	mov	r3, r0
 800a428:	f083 0301 	eor.w	r3, r3, #1
 800a42c:	b2db      	uxtb	r3, r3
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d001      	beq.n	800a436 <tu_edpt_stream_write_xfer+0x7e>
 800a432:	2300      	movs	r3, #0
 800a434:	e038      	b.n	800a4a8 <tu_edpt_stream_write_xfer+0xf0>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	689b      	ldr	r3, [r3, #8]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d102      	bne.n	800a444 <tu_edpt_stream_write_xfer+0x8c>
    count = ff_count;
 800a43e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a440:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a442:	e012      	b.n	800a46a <tu_edpt_stream_write_xfer+0xb2>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f103 020c 	add.w	r2, r3, #12
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	6879      	ldr	r1, [r7, #4]
 800a450:	88c9      	ldrh	r1, [r1, #6]
 800a452:	613a      	str	r2, [r7, #16]
 800a454:	60fb      	str	r3, [r7, #12]
 800a456:	460b      	mov	r3, r1
 800a458:	817b      	strh	r3, [r7, #10]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800a45a:	897a      	ldrh	r2, [r7, #10]
 800a45c:	2300      	movs	r3, #0
 800a45e:	68f9      	ldr	r1, [r7, #12]
 800a460:	6938      	ldr	r0, [r7, #16]
 800a462:	f7fb fa27 	bl	80058b4 <tu_fifo_read_n_access_mode>
 800a466:	4603      	mov	r3, r0
 800a468:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  }

  if (count > 0) {
 800a46a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d017      	beq.n	800a4a0 <tu_edpt_stream_write_xfer+0xe8>
    TU_ASSERT(stream_xfer(s, count), 0);
 800a470:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a472:	4619      	mov	r1, r3
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f7ff ff07 	bl	800a288 <stream_xfer>
 800a47a:	4603      	mov	r3, r0
 800a47c:	f083 0301 	eor.w	r3, r3, #1
 800a480:	b2db      	uxtb	r3, r3
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00a      	beq.n	800a49c <tu_edpt_stream_write_xfer+0xe4>
 800a486:	4b0a      	ldr	r3, [pc, #40]	@ (800a4b0 <tu_edpt_stream_write_xfer+0xf8>)
 800a488:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a48a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f003 0301 	and.w	r3, r3, #1
 800a492:	2b00      	cmp	r3, #0
 800a494:	d000      	beq.n	800a498 <tu_edpt_stream_write_xfer+0xe0>
 800a496:	be00      	bkpt	0x0000
 800a498:	2300      	movs	r3, #0
 800a49a:	e005      	b.n	800a4a8 <tu_edpt_stream_write_xfer+0xf0>
    return count;
 800a49c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a49e:	e003      	b.n	800a4a8 <tu_edpt_stream_write_xfer+0xf0>
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(s);
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f7ff ff24 	bl	800a2ee <stream_release>
    return 0;
 800a4a6:	2300      	movs	r3, #0
  }
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3730      	adds	r7, #48	@ 0x30
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	e000edf0 	.word	0xe000edf0

0800a4b4 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b08e      	sub	sp, #56	@ 0x38
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	60f8      	str	r0, [r7, #12]
 800a4bc:	60b9      	str	r1, [r7, #8]
 800a4be:	607a      	str	r2, [r7, #4]
  TU_VERIFY(bufsize > 0);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d101      	bne.n	800a4ca <tu_edpt_stream_write+0x16>
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	e04b      	b.n	800a562 <tu_edpt_stream_write+0xae>

    return xact_len;
  } else
  #endif
  {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	330c      	adds	r3, #12
 800a4ce:	687a      	ldr	r2, [r7, #4]
 800a4d0:	b292      	uxth	r2, r2
 800a4d2:	61fb      	str	r3, [r7, #28]
 800a4d4:	68bb      	ldr	r3, [r7, #8]
 800a4d6:	61bb      	str	r3, [r7, #24]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	82fb      	strh	r3, [r7, #22]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a4dc:	8afa      	ldrh	r2, [r7, #22]
 800a4de:	2300      	movs	r3, #0
 800a4e0:	69b9      	ldr	r1, [r7, #24]
 800a4e2:	69f8      	ldr	r0, [r7, #28]
 800a4e4:	f7fb fa15 	bl	8005912 <tu_fifo_write_n_access_mode>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	86fb      	strh	r3, [r7, #54]	@ 0x36

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    if ((tu_fifo_count(&s->ff) >= s->mps) || (tu_fifo_depth(&s->ff) < s->mps)) {
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	330c      	adds	r3, #12
 800a4f0:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a4f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f4:	8899      	ldrh	r1, [r3, #4]
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f8:	891b      	ldrh	r3, [r3, #8]
 800a4fa:	b29a      	uxth	r2, r3
 800a4fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4fe:	895b      	ldrh	r3, [r3, #10]
 800a500:	b29b      	uxth	r3, r3
 800a502:	85f9      	strh	r1, [r7, #46]	@ 0x2e
 800a504:	85ba      	strh	r2, [r7, #44]	@ 0x2c
 800a506:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a508:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a50a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a50c:	1ad3      	subs	r3, r2, r3
 800a50e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 800a510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a512:	2b00      	cmp	r3, #0
 800a514:	db02      	blt.n	800a51c <tu_edpt_stream_write+0x68>
    return (uint16_t)diff;
 800a516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a518:	b29b      	uxth	r3, r3
 800a51a:	e006      	b.n	800a52a <tu_edpt_stream_write+0x76>
    return (uint16_t)(2 * depth + diff);
 800a51c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a51e:	005b      	lsls	r3, r3, #1
 800a520:	b29a      	uxth	r2, r3
 800a522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a524:	b29b      	uxth	r3, r3
 800a526:	4413      	add	r3, r2
 800a528:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800a52a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a52c:	8892      	ldrh	r2, [r2, #4]
 800a52e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a530:	4613      	mov	r3, r2
 800a532:	843b      	strh	r3, [r7, #32]
 800a534:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a536:	8c3b      	ldrh	r3, [r7, #32]
 800a538:	4293      	cmp	r3, r2
 800a53a:	bf28      	it	cs
 800a53c:	4613      	movcs	r3, r2
 800a53e:	b29a      	uxth	r2, r3
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	889b      	ldrh	r3, [r3, #4]
 800a544:	429a      	cmp	r2, r3
 800a546:	d208      	bcs.n	800a55a <tu_edpt_stream_write+0xa6>
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	330c      	adds	r3, #12
 800a54c:	613b      	str	r3, [r7, #16]
  return f->depth;
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	889a      	ldrh	r2, [r3, #4]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	889b      	ldrh	r3, [r3, #4]
 800a556:	429a      	cmp	r2, r3
 800a558:	d202      	bcs.n	800a560 <tu_edpt_stream_write+0xac>
      tu_edpt_stream_write_xfer(s);
 800a55a:	68f8      	ldr	r0, [r7, #12]
 800a55c:	f7ff ff2c 	bl	800a3b8 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800a560:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
  }
}
 800a562:	4618      	mov	r0, r3
 800a564:	3738      	adds	r7, #56	@ 0x38
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(tu_edpt_stream_t *s) {
 800a56a:	b480      	push	{r7}
 800a56c:	b089      	sub	sp, #36	@ 0x24
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
    }
    return is_busy ? 0 : s->ep_bufsize;
  } else
  #endif
  {
    return (uint32_t)tu_fifo_remaining(&s->ff);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	330c      	adds	r3, #12
 800a576:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	8899      	ldrh	r1, [r3, #4]
 800a57c:	69fb      	ldr	r3, [r7, #28]
 800a57e:	891b      	ldrh	r3, [r3, #8]
 800a580:	b29a      	uxth	r2, r3
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	895b      	ldrh	r3, [r3, #10]
 800a586:	b29b      	uxth	r3, r3
 800a588:	8379      	strh	r1, [r7, #26]
 800a58a:	833a      	strh	r2, [r7, #24]
 800a58c:	82fb      	strh	r3, [r7, #22]
 800a58e:	8b7b      	ldrh	r3, [r7, #26]
 800a590:	82bb      	strh	r3, [r7, #20]
 800a592:	8b3b      	ldrh	r3, [r7, #24]
 800a594:	827b      	strh	r3, [r7, #18]
 800a596:	8afb      	ldrh	r3, [r7, #22]
 800a598:	823b      	strh	r3, [r7, #16]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a59a:	8a7a      	ldrh	r2, [r7, #18]
 800a59c:	8a3b      	ldrh	r3, [r7, #16]
 800a59e:	1ad3      	subs	r3, r2, r3
 800a5a0:	60fb      	str	r3, [r7, #12]
  if (diff >= 0) {
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	db02      	blt.n	800a5ae <tu_edpt_stream_write_available+0x44>
    return (uint16_t)diff;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	e006      	b.n	800a5bc <tu_edpt_stream_write_available+0x52>
    return (uint16_t)(2 * depth + diff);
 800a5ae:	8abb      	ldrh	r3, [r7, #20]
 800a5b0:	005b      	lsls	r3, r3, #1
 800a5b2:	b29a      	uxth	r2, r3
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	b29b      	uxth	r3, r3
 800a5b8:	4413      	add	r3, r2
 800a5ba:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a5bc:	817b      	strh	r3, [r7, #10]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a5be:	8b7a      	ldrh	r2, [r7, #26]
 800a5c0:	897b      	ldrh	r3, [r7, #10]
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d904      	bls.n	800a5d0 <tu_edpt_stream_write_available+0x66>
 800a5c6:	8b7a      	ldrh	r2, [r7, #26]
 800a5c8:	897b      	ldrh	r3, [r7, #10]
 800a5ca:	1ad3      	subs	r3, r2, r3
 800a5cc:	b29b      	uxth	r3, r3
 800a5ce:	e000      	b.n	800a5d2 <tu_edpt_stream_write_available+0x68>
 800a5d0:	2300      	movs	r3, #0
  }
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3724      	adds	r7, #36	@ 0x24
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5dc:	4770      	bx	lr
	...

0800a5e0 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(tu_edpt_stream_t *s) {
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b092      	sub	sp, #72	@ 0x48
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
    TU_ASSERT(stream_xfer(s, s->ep_bufsize), 0);
    return s->ep_bufsize;
  } else
  #endif
  {
    uint16_t available = tu_fifo_remaining(&s->ff);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	330c      	adds	r3, #12
 800a5ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a5ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5f0:	8899      	ldrh	r1, [r3, #4]
 800a5f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5f4:	891b      	ldrh	r3, [r3, #8]
 800a5f6:	b29a      	uxth	r2, r3
 800a5f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5fa:	895b      	ldrh	r3, [r3, #10]
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	8779      	strh	r1, [r7, #58]	@ 0x3a
 800a600:	873a      	strh	r2, [r7, #56]	@ 0x38
 800a602:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a604:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a606:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a608:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a60a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800a60c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a60e:	863b      	strh	r3, [r7, #48]	@ 0x30
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a610:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800a612:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a614:	1ad3      	subs	r3, r2, r3
 800a616:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (diff >= 0) {
 800a618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	db02      	blt.n	800a624 <tu_edpt_stream_read_xfer+0x44>
    return (uint16_t)diff;
 800a61e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a620:	b29b      	uxth	r3, r3
 800a622:	e006      	b.n	800a632 <tu_edpt_stream_read_xfer+0x52>
    return (uint16_t)(2 * depth + diff);
 800a624:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a626:	005b      	lsls	r3, r3, #1
 800a628:	b29a      	uxth	r2, r3
 800a62a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a62c:	b29b      	uxth	r3, r3
 800a62e:	4413      	add	r3, r2
 800a630:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a632:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a634:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a636:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a638:	429a      	cmp	r2, r3
 800a63a:	d904      	bls.n	800a646 <tu_edpt_stream_read_xfer+0x66>
 800a63c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a63e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a640:	1ad3      	subs	r3, r2, r3
 800a642:	b29b      	uxth	r3, r3
 800a644:	e000      	b.n	800a648 <tu_edpt_stream_read_xfer+0x68>
 800a646:	2300      	movs	r3, #0
 800a648:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= s->mps);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	889b      	ldrh	r3, [r3, #4]
 800a650:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a654:	429a      	cmp	r2, r3
 800a656:	d201      	bcs.n	800a65c <tu_edpt_stream_read_xfer+0x7c>
 800a658:	2300      	movs	r3, #0
 800a65a:	e07e      	b.n	800a75a <tu_edpt_stream_read_xfer+0x17a>
    TU_VERIFY(stream_claim(s), 0);
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f7ff fdf6 	bl	800a24e <stream_claim>
 800a662:	4603      	mov	r3, r0
 800a664:	f083 0301 	eor.w	r3, r3, #1
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <tu_edpt_stream_read_xfer+0x92>
 800a66e:	2300      	movs	r3, #0
 800a670:	e073      	b.n	800a75a <tu_edpt_stream_read_xfer+0x17a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	330c      	adds	r3, #12
 800a676:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a67a:	8899      	ldrh	r1, [r3, #4]
 800a67c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a67e:	891b      	ldrh	r3, [r3, #8]
 800a680:	b29a      	uxth	r2, r3
 800a682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a684:	895b      	ldrh	r3, [r3, #10]
 800a686:	b29b      	uxth	r3, r3
 800a688:	8479      	strh	r1, [r7, #34]	@ 0x22
 800a68a:	843a      	strh	r2, [r7, #32]
 800a68c:	83fb      	strh	r3, [r7, #30]
 800a68e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a690:	83bb      	strh	r3, [r7, #28]
 800a692:	8c3b      	ldrh	r3, [r7, #32]
 800a694:	837b      	strh	r3, [r7, #26]
 800a696:	8bfb      	ldrh	r3, [r7, #30]
 800a698:	833b      	strh	r3, [r7, #24]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 800a69a:	8b7a      	ldrh	r2, [r7, #26]
 800a69c:	8b3b      	ldrh	r3, [r7, #24]
 800a69e:	1ad3      	subs	r3, r2, r3
 800a6a0:	617b      	str	r3, [r7, #20]
  if (diff >= 0) {
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	db02      	blt.n	800a6ae <tu_edpt_stream_read_xfer+0xce>
    return (uint16_t)diff;
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	b29b      	uxth	r3, r3
 800a6ac:	e006      	b.n	800a6bc <tu_edpt_stream_read_xfer+0xdc>
    return (uint16_t)(2 * depth + diff);
 800a6ae:	8bbb      	ldrh	r3, [r7, #28]
 800a6b0:	005b      	lsls	r3, r3, #1
 800a6b2:	b29a      	uxth	r2, r3
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	b29b      	uxth	r3, r3
 800a6b8:	4413      	add	r3, r2
 800a6ba:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a6bc:	827b      	strh	r3, [r7, #18]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a6be:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a6c0:	8a7b      	ldrh	r3, [r7, #18]
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d904      	bls.n	800a6d0 <tu_edpt_stream_read_xfer+0xf0>
 800a6c6:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a6c8:	8a7b      	ldrh	r3, [r7, #18]
 800a6ca:	1ad3      	subs	r3, r2, r3
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	e000      	b.n	800a6d2 <tu_edpt_stream_read_xfer+0xf2>
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

    if (available >= s->mps) {
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	889b      	ldrh	r3, [r3, #4]
 800a6da:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d337      	bcc.n	800a752 <tu_edpt_stream_read_xfer+0x172>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(s->mps - 1));
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	889b      	ldrh	r3, [r3, #4]
 800a6e6:	425b      	negs	r3, r3
 800a6e8:	b29b      	uxth	r3, r3
 800a6ea:	b21a      	sxth	r2, r3
 800a6ec:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	@ 0x44
 800a6f0:	4013      	ands	r3, r2
 800a6f2:	b21b      	sxth	r3, r3
 800a6f4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      if (s->ep_buf != NULL) {
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d00e      	beq.n	800a71e <tu_edpt_stream_read_xfer+0x13e>
        count = tu_min16(count, s->ep_bufsize);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	88da      	ldrh	r2, [r3, #6]
 800a704:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a708:	823b      	strh	r3, [r7, #16]
 800a70a:	4613      	mov	r3, r2
 800a70c:	81fb      	strh	r3, [r7, #14]
 800a70e:	8a3a      	ldrh	r2, [r7, #16]
 800a710:	89fb      	ldrh	r3, [r7, #14]
 800a712:	4293      	cmp	r3, r2
 800a714:	bf28      	it	cs
 800a716:	4613      	movcs	r3, r2
 800a718:	b29b      	uxth	r3, r3
 800a71a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      }
      TU_ASSERT(stream_xfer(s, count), 0);
 800a71e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a722:	4619      	mov	r1, r3
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f7ff fdaf 	bl	800a288 <stream_xfer>
 800a72a:	4603      	mov	r3, r0
 800a72c:	f083 0301 	eor.w	r3, r3, #1
 800a730:	b2db      	uxtb	r3, r3
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00a      	beq.n	800a74c <tu_edpt_stream_read_xfer+0x16c>
 800a736:	4b0b      	ldr	r3, [pc, #44]	@ (800a764 <tu_edpt_stream_read_xfer+0x184>)
 800a738:	643b      	str	r3, [r7, #64]	@ 0x40
 800a73a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f003 0301 	and.w	r3, r3, #1
 800a742:	2b00      	cmp	r3, #0
 800a744:	d000      	beq.n	800a748 <tu_edpt_stream_read_xfer+0x168>
 800a746:	be00      	bkpt	0x0000
 800a748:	2300      	movs	r3, #0
 800a74a:	e006      	b.n	800a75a <tu_edpt_stream_read_xfer+0x17a>
      return count;
 800a74c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a750:	e003      	b.n	800a75a <tu_edpt_stream_read_xfer+0x17a>
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(s);
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f7ff fdcb 	bl	800a2ee <stream_release>
      return 0;
 800a758:	2300      	movs	r3, #0
    }
  }
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	3748      	adds	r7, #72	@ 0x48
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}
 800a762:	bf00      	nop
 800a764:	e000edf0 	.word	0xe000edf0

0800a768 <sniprintf>:
 800a768:	b40c      	push	{r2, r3}
 800a76a:	b530      	push	{r4, r5, lr}
 800a76c:	4b17      	ldr	r3, [pc, #92]	@ (800a7cc <sniprintf+0x64>)
 800a76e:	1e0c      	subs	r4, r1, #0
 800a770:	681d      	ldr	r5, [r3, #0]
 800a772:	b09d      	sub	sp, #116	@ 0x74
 800a774:	da08      	bge.n	800a788 <sniprintf+0x20>
 800a776:	238b      	movs	r3, #139	@ 0x8b
 800a778:	602b      	str	r3, [r5, #0]
 800a77a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a77e:	b01d      	add	sp, #116	@ 0x74
 800a780:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a784:	b002      	add	sp, #8
 800a786:	4770      	bx	lr
 800a788:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a78c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a790:	bf14      	ite	ne
 800a792:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a796:	4623      	moveq	r3, r4
 800a798:	9304      	str	r3, [sp, #16]
 800a79a:	9307      	str	r3, [sp, #28]
 800a79c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a7a0:	9002      	str	r0, [sp, #8]
 800a7a2:	9006      	str	r0, [sp, #24]
 800a7a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a7a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a7aa:	ab21      	add	r3, sp, #132	@ 0x84
 800a7ac:	a902      	add	r1, sp, #8
 800a7ae:	4628      	mov	r0, r5
 800a7b0:	9301      	str	r3, [sp, #4]
 800a7b2:	f000 f9a3 	bl	800aafc <_svfiprintf_r>
 800a7b6:	1c43      	adds	r3, r0, #1
 800a7b8:	bfbc      	itt	lt
 800a7ba:	238b      	movlt	r3, #139	@ 0x8b
 800a7bc:	602b      	strlt	r3, [r5, #0]
 800a7be:	2c00      	cmp	r4, #0
 800a7c0:	d0dd      	beq.n	800a77e <sniprintf+0x16>
 800a7c2:	9b02      	ldr	r3, [sp, #8]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	701a      	strb	r2, [r3, #0]
 800a7c8:	e7d9      	b.n	800a77e <sniprintf+0x16>
 800a7ca:	bf00      	nop
 800a7cc:	20000040 	.word	0x20000040

0800a7d0 <memset>:
 800a7d0:	4402      	add	r2, r0
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d100      	bne.n	800a7da <memset+0xa>
 800a7d8:	4770      	bx	lr
 800a7da:	f803 1b01 	strb.w	r1, [r3], #1
 800a7de:	e7f9      	b.n	800a7d4 <memset+0x4>

0800a7e0 <__errno>:
 800a7e0:	4b01      	ldr	r3, [pc, #4]	@ (800a7e8 <__errno+0x8>)
 800a7e2:	6818      	ldr	r0, [r3, #0]
 800a7e4:	4770      	bx	lr
 800a7e6:	bf00      	nop
 800a7e8:	20000040 	.word	0x20000040

0800a7ec <__libc_init_array>:
 800a7ec:	b570      	push	{r4, r5, r6, lr}
 800a7ee:	4d0d      	ldr	r5, [pc, #52]	@ (800a824 <__libc_init_array+0x38>)
 800a7f0:	4c0d      	ldr	r4, [pc, #52]	@ (800a828 <__libc_init_array+0x3c>)
 800a7f2:	1b64      	subs	r4, r4, r5
 800a7f4:	10a4      	asrs	r4, r4, #2
 800a7f6:	2600      	movs	r6, #0
 800a7f8:	42a6      	cmp	r6, r4
 800a7fa:	d109      	bne.n	800a810 <__libc_init_array+0x24>
 800a7fc:	4d0b      	ldr	r5, [pc, #44]	@ (800a82c <__libc_init_array+0x40>)
 800a7fe:	4c0c      	ldr	r4, [pc, #48]	@ (800a830 <__libc_init_array+0x44>)
 800a800:	f000 fc66 	bl	800b0d0 <_init>
 800a804:	1b64      	subs	r4, r4, r5
 800a806:	10a4      	asrs	r4, r4, #2
 800a808:	2600      	movs	r6, #0
 800a80a:	42a6      	cmp	r6, r4
 800a80c:	d105      	bne.n	800a81a <__libc_init_array+0x2e>
 800a80e:	bd70      	pop	{r4, r5, r6, pc}
 800a810:	f855 3b04 	ldr.w	r3, [r5], #4
 800a814:	4798      	blx	r3
 800a816:	3601      	adds	r6, #1
 800a818:	e7ee      	b.n	800a7f8 <__libc_init_array+0xc>
 800a81a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a81e:	4798      	blx	r3
 800a820:	3601      	adds	r6, #1
 800a822:	e7f2      	b.n	800a80a <__libc_init_array+0x1e>
 800a824:	0800b37c 	.word	0x0800b37c
 800a828:	0800b37c 	.word	0x0800b37c
 800a82c:	0800b37c 	.word	0x0800b37c
 800a830:	0800b380 	.word	0x0800b380

0800a834 <__retarget_lock_acquire_recursive>:
 800a834:	4770      	bx	lr

0800a836 <__retarget_lock_release_recursive>:
 800a836:	4770      	bx	lr

0800a838 <memcpy>:
 800a838:	440a      	add	r2, r1
 800a83a:	4291      	cmp	r1, r2
 800a83c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a840:	d100      	bne.n	800a844 <memcpy+0xc>
 800a842:	4770      	bx	lr
 800a844:	b510      	push	{r4, lr}
 800a846:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a84a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a84e:	4291      	cmp	r1, r2
 800a850:	d1f9      	bne.n	800a846 <memcpy+0xe>
 800a852:	bd10      	pop	{r4, pc}

0800a854 <_free_r>:
 800a854:	b538      	push	{r3, r4, r5, lr}
 800a856:	4605      	mov	r5, r0
 800a858:	2900      	cmp	r1, #0
 800a85a:	d041      	beq.n	800a8e0 <_free_r+0x8c>
 800a85c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a860:	1f0c      	subs	r4, r1, #4
 800a862:	2b00      	cmp	r3, #0
 800a864:	bfb8      	it	lt
 800a866:	18e4      	addlt	r4, r4, r3
 800a868:	f000 f8e0 	bl	800aa2c <__malloc_lock>
 800a86c:	4a1d      	ldr	r2, [pc, #116]	@ (800a8e4 <_free_r+0x90>)
 800a86e:	6813      	ldr	r3, [r2, #0]
 800a870:	b933      	cbnz	r3, 800a880 <_free_r+0x2c>
 800a872:	6063      	str	r3, [r4, #4]
 800a874:	6014      	str	r4, [r2, #0]
 800a876:	4628      	mov	r0, r5
 800a878:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a87c:	f000 b8dc 	b.w	800aa38 <__malloc_unlock>
 800a880:	42a3      	cmp	r3, r4
 800a882:	d908      	bls.n	800a896 <_free_r+0x42>
 800a884:	6820      	ldr	r0, [r4, #0]
 800a886:	1821      	adds	r1, r4, r0
 800a888:	428b      	cmp	r3, r1
 800a88a:	bf01      	itttt	eq
 800a88c:	6819      	ldreq	r1, [r3, #0]
 800a88e:	685b      	ldreq	r3, [r3, #4]
 800a890:	1809      	addeq	r1, r1, r0
 800a892:	6021      	streq	r1, [r4, #0]
 800a894:	e7ed      	b.n	800a872 <_free_r+0x1e>
 800a896:	461a      	mov	r2, r3
 800a898:	685b      	ldr	r3, [r3, #4]
 800a89a:	b10b      	cbz	r3, 800a8a0 <_free_r+0x4c>
 800a89c:	42a3      	cmp	r3, r4
 800a89e:	d9fa      	bls.n	800a896 <_free_r+0x42>
 800a8a0:	6811      	ldr	r1, [r2, #0]
 800a8a2:	1850      	adds	r0, r2, r1
 800a8a4:	42a0      	cmp	r0, r4
 800a8a6:	d10b      	bne.n	800a8c0 <_free_r+0x6c>
 800a8a8:	6820      	ldr	r0, [r4, #0]
 800a8aa:	4401      	add	r1, r0
 800a8ac:	1850      	adds	r0, r2, r1
 800a8ae:	4283      	cmp	r3, r0
 800a8b0:	6011      	str	r1, [r2, #0]
 800a8b2:	d1e0      	bne.n	800a876 <_free_r+0x22>
 800a8b4:	6818      	ldr	r0, [r3, #0]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	6053      	str	r3, [r2, #4]
 800a8ba:	4408      	add	r0, r1
 800a8bc:	6010      	str	r0, [r2, #0]
 800a8be:	e7da      	b.n	800a876 <_free_r+0x22>
 800a8c0:	d902      	bls.n	800a8c8 <_free_r+0x74>
 800a8c2:	230c      	movs	r3, #12
 800a8c4:	602b      	str	r3, [r5, #0]
 800a8c6:	e7d6      	b.n	800a876 <_free_r+0x22>
 800a8c8:	6820      	ldr	r0, [r4, #0]
 800a8ca:	1821      	adds	r1, r4, r0
 800a8cc:	428b      	cmp	r3, r1
 800a8ce:	bf04      	itt	eq
 800a8d0:	6819      	ldreq	r1, [r3, #0]
 800a8d2:	685b      	ldreq	r3, [r3, #4]
 800a8d4:	6063      	str	r3, [r4, #4]
 800a8d6:	bf04      	itt	eq
 800a8d8:	1809      	addeq	r1, r1, r0
 800a8da:	6021      	streq	r1, [r4, #0]
 800a8dc:	6054      	str	r4, [r2, #4]
 800a8de:	e7ca      	b.n	800a876 <_free_r+0x22>
 800a8e0:	bd38      	pop	{r3, r4, r5, pc}
 800a8e2:	bf00      	nop
 800a8e4:	20000bc4 	.word	0x20000bc4

0800a8e8 <sbrk_aligned>:
 800a8e8:	b570      	push	{r4, r5, r6, lr}
 800a8ea:	4e0f      	ldr	r6, [pc, #60]	@ (800a928 <sbrk_aligned+0x40>)
 800a8ec:	460c      	mov	r4, r1
 800a8ee:	6831      	ldr	r1, [r6, #0]
 800a8f0:	4605      	mov	r5, r0
 800a8f2:	b911      	cbnz	r1, 800a8fa <sbrk_aligned+0x12>
 800a8f4:	f000 fba6 	bl	800b044 <_sbrk_r>
 800a8f8:	6030      	str	r0, [r6, #0]
 800a8fa:	4621      	mov	r1, r4
 800a8fc:	4628      	mov	r0, r5
 800a8fe:	f000 fba1 	bl	800b044 <_sbrk_r>
 800a902:	1c43      	adds	r3, r0, #1
 800a904:	d103      	bne.n	800a90e <sbrk_aligned+0x26>
 800a906:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a90a:	4620      	mov	r0, r4
 800a90c:	bd70      	pop	{r4, r5, r6, pc}
 800a90e:	1cc4      	adds	r4, r0, #3
 800a910:	f024 0403 	bic.w	r4, r4, #3
 800a914:	42a0      	cmp	r0, r4
 800a916:	d0f8      	beq.n	800a90a <sbrk_aligned+0x22>
 800a918:	1a21      	subs	r1, r4, r0
 800a91a:	4628      	mov	r0, r5
 800a91c:	f000 fb92 	bl	800b044 <_sbrk_r>
 800a920:	3001      	adds	r0, #1
 800a922:	d1f2      	bne.n	800a90a <sbrk_aligned+0x22>
 800a924:	e7ef      	b.n	800a906 <sbrk_aligned+0x1e>
 800a926:	bf00      	nop
 800a928:	20000bc0 	.word	0x20000bc0

0800a92c <_malloc_r>:
 800a92c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a930:	1ccd      	adds	r5, r1, #3
 800a932:	f025 0503 	bic.w	r5, r5, #3
 800a936:	3508      	adds	r5, #8
 800a938:	2d0c      	cmp	r5, #12
 800a93a:	bf38      	it	cc
 800a93c:	250c      	movcc	r5, #12
 800a93e:	2d00      	cmp	r5, #0
 800a940:	4606      	mov	r6, r0
 800a942:	db01      	blt.n	800a948 <_malloc_r+0x1c>
 800a944:	42a9      	cmp	r1, r5
 800a946:	d904      	bls.n	800a952 <_malloc_r+0x26>
 800a948:	230c      	movs	r3, #12
 800a94a:	6033      	str	r3, [r6, #0]
 800a94c:	2000      	movs	r0, #0
 800a94e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a952:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa28 <_malloc_r+0xfc>
 800a956:	f000 f869 	bl	800aa2c <__malloc_lock>
 800a95a:	f8d8 3000 	ldr.w	r3, [r8]
 800a95e:	461c      	mov	r4, r3
 800a960:	bb44      	cbnz	r4, 800a9b4 <_malloc_r+0x88>
 800a962:	4629      	mov	r1, r5
 800a964:	4630      	mov	r0, r6
 800a966:	f7ff ffbf 	bl	800a8e8 <sbrk_aligned>
 800a96a:	1c43      	adds	r3, r0, #1
 800a96c:	4604      	mov	r4, r0
 800a96e:	d158      	bne.n	800aa22 <_malloc_r+0xf6>
 800a970:	f8d8 4000 	ldr.w	r4, [r8]
 800a974:	4627      	mov	r7, r4
 800a976:	2f00      	cmp	r7, #0
 800a978:	d143      	bne.n	800aa02 <_malloc_r+0xd6>
 800a97a:	2c00      	cmp	r4, #0
 800a97c:	d04b      	beq.n	800aa16 <_malloc_r+0xea>
 800a97e:	6823      	ldr	r3, [r4, #0]
 800a980:	4639      	mov	r1, r7
 800a982:	4630      	mov	r0, r6
 800a984:	eb04 0903 	add.w	r9, r4, r3
 800a988:	f000 fb5c 	bl	800b044 <_sbrk_r>
 800a98c:	4581      	cmp	r9, r0
 800a98e:	d142      	bne.n	800aa16 <_malloc_r+0xea>
 800a990:	6821      	ldr	r1, [r4, #0]
 800a992:	1a6d      	subs	r5, r5, r1
 800a994:	4629      	mov	r1, r5
 800a996:	4630      	mov	r0, r6
 800a998:	f7ff ffa6 	bl	800a8e8 <sbrk_aligned>
 800a99c:	3001      	adds	r0, #1
 800a99e:	d03a      	beq.n	800aa16 <_malloc_r+0xea>
 800a9a0:	6823      	ldr	r3, [r4, #0]
 800a9a2:	442b      	add	r3, r5
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	f8d8 3000 	ldr.w	r3, [r8]
 800a9aa:	685a      	ldr	r2, [r3, #4]
 800a9ac:	bb62      	cbnz	r2, 800aa08 <_malloc_r+0xdc>
 800a9ae:	f8c8 7000 	str.w	r7, [r8]
 800a9b2:	e00f      	b.n	800a9d4 <_malloc_r+0xa8>
 800a9b4:	6822      	ldr	r2, [r4, #0]
 800a9b6:	1b52      	subs	r2, r2, r5
 800a9b8:	d420      	bmi.n	800a9fc <_malloc_r+0xd0>
 800a9ba:	2a0b      	cmp	r2, #11
 800a9bc:	d917      	bls.n	800a9ee <_malloc_r+0xc2>
 800a9be:	1961      	adds	r1, r4, r5
 800a9c0:	42a3      	cmp	r3, r4
 800a9c2:	6025      	str	r5, [r4, #0]
 800a9c4:	bf18      	it	ne
 800a9c6:	6059      	strne	r1, [r3, #4]
 800a9c8:	6863      	ldr	r3, [r4, #4]
 800a9ca:	bf08      	it	eq
 800a9cc:	f8c8 1000 	streq.w	r1, [r8]
 800a9d0:	5162      	str	r2, [r4, r5]
 800a9d2:	604b      	str	r3, [r1, #4]
 800a9d4:	4630      	mov	r0, r6
 800a9d6:	f000 f82f 	bl	800aa38 <__malloc_unlock>
 800a9da:	f104 000b 	add.w	r0, r4, #11
 800a9de:	1d23      	adds	r3, r4, #4
 800a9e0:	f020 0007 	bic.w	r0, r0, #7
 800a9e4:	1ac2      	subs	r2, r0, r3
 800a9e6:	bf1c      	itt	ne
 800a9e8:	1a1b      	subne	r3, r3, r0
 800a9ea:	50a3      	strne	r3, [r4, r2]
 800a9ec:	e7af      	b.n	800a94e <_malloc_r+0x22>
 800a9ee:	6862      	ldr	r2, [r4, #4]
 800a9f0:	42a3      	cmp	r3, r4
 800a9f2:	bf0c      	ite	eq
 800a9f4:	f8c8 2000 	streq.w	r2, [r8]
 800a9f8:	605a      	strne	r2, [r3, #4]
 800a9fa:	e7eb      	b.n	800a9d4 <_malloc_r+0xa8>
 800a9fc:	4623      	mov	r3, r4
 800a9fe:	6864      	ldr	r4, [r4, #4]
 800aa00:	e7ae      	b.n	800a960 <_malloc_r+0x34>
 800aa02:	463c      	mov	r4, r7
 800aa04:	687f      	ldr	r7, [r7, #4]
 800aa06:	e7b6      	b.n	800a976 <_malloc_r+0x4a>
 800aa08:	461a      	mov	r2, r3
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	42a3      	cmp	r3, r4
 800aa0e:	d1fb      	bne.n	800aa08 <_malloc_r+0xdc>
 800aa10:	2300      	movs	r3, #0
 800aa12:	6053      	str	r3, [r2, #4]
 800aa14:	e7de      	b.n	800a9d4 <_malloc_r+0xa8>
 800aa16:	230c      	movs	r3, #12
 800aa18:	6033      	str	r3, [r6, #0]
 800aa1a:	4630      	mov	r0, r6
 800aa1c:	f000 f80c 	bl	800aa38 <__malloc_unlock>
 800aa20:	e794      	b.n	800a94c <_malloc_r+0x20>
 800aa22:	6005      	str	r5, [r0, #0]
 800aa24:	e7d6      	b.n	800a9d4 <_malloc_r+0xa8>
 800aa26:	bf00      	nop
 800aa28:	20000bc4 	.word	0x20000bc4

0800aa2c <__malloc_lock>:
 800aa2c:	4801      	ldr	r0, [pc, #4]	@ (800aa34 <__malloc_lock+0x8>)
 800aa2e:	f7ff bf01 	b.w	800a834 <__retarget_lock_acquire_recursive>
 800aa32:	bf00      	nop
 800aa34:	20000bbc 	.word	0x20000bbc

0800aa38 <__malloc_unlock>:
 800aa38:	4801      	ldr	r0, [pc, #4]	@ (800aa40 <__malloc_unlock+0x8>)
 800aa3a:	f7ff befc 	b.w	800a836 <__retarget_lock_release_recursive>
 800aa3e:	bf00      	nop
 800aa40:	20000bbc 	.word	0x20000bbc

0800aa44 <__ssputs_r>:
 800aa44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa48:	688e      	ldr	r6, [r1, #8]
 800aa4a:	461f      	mov	r7, r3
 800aa4c:	42be      	cmp	r6, r7
 800aa4e:	680b      	ldr	r3, [r1, #0]
 800aa50:	4682      	mov	sl, r0
 800aa52:	460c      	mov	r4, r1
 800aa54:	4690      	mov	r8, r2
 800aa56:	d82d      	bhi.n	800aab4 <__ssputs_r+0x70>
 800aa58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa60:	d026      	beq.n	800aab0 <__ssputs_r+0x6c>
 800aa62:	6965      	ldr	r5, [r4, #20]
 800aa64:	6909      	ldr	r1, [r1, #16]
 800aa66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa6a:	eba3 0901 	sub.w	r9, r3, r1
 800aa6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa72:	1c7b      	adds	r3, r7, #1
 800aa74:	444b      	add	r3, r9
 800aa76:	106d      	asrs	r5, r5, #1
 800aa78:	429d      	cmp	r5, r3
 800aa7a:	bf38      	it	cc
 800aa7c:	461d      	movcc	r5, r3
 800aa7e:	0553      	lsls	r3, r2, #21
 800aa80:	d527      	bpl.n	800aad2 <__ssputs_r+0x8e>
 800aa82:	4629      	mov	r1, r5
 800aa84:	f7ff ff52 	bl	800a92c <_malloc_r>
 800aa88:	4606      	mov	r6, r0
 800aa8a:	b360      	cbz	r0, 800aae6 <__ssputs_r+0xa2>
 800aa8c:	6921      	ldr	r1, [r4, #16]
 800aa8e:	464a      	mov	r2, r9
 800aa90:	f7ff fed2 	bl	800a838 <memcpy>
 800aa94:	89a3      	ldrh	r3, [r4, #12]
 800aa96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aa9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa9e:	81a3      	strh	r3, [r4, #12]
 800aaa0:	6126      	str	r6, [r4, #16]
 800aaa2:	6165      	str	r5, [r4, #20]
 800aaa4:	444e      	add	r6, r9
 800aaa6:	eba5 0509 	sub.w	r5, r5, r9
 800aaaa:	6026      	str	r6, [r4, #0]
 800aaac:	60a5      	str	r5, [r4, #8]
 800aaae:	463e      	mov	r6, r7
 800aab0:	42be      	cmp	r6, r7
 800aab2:	d900      	bls.n	800aab6 <__ssputs_r+0x72>
 800aab4:	463e      	mov	r6, r7
 800aab6:	6820      	ldr	r0, [r4, #0]
 800aab8:	4632      	mov	r2, r6
 800aaba:	4641      	mov	r1, r8
 800aabc:	f000 faa8 	bl	800b010 <memmove>
 800aac0:	68a3      	ldr	r3, [r4, #8]
 800aac2:	1b9b      	subs	r3, r3, r6
 800aac4:	60a3      	str	r3, [r4, #8]
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	4433      	add	r3, r6
 800aaca:	6023      	str	r3, [r4, #0]
 800aacc:	2000      	movs	r0, #0
 800aace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad2:	462a      	mov	r2, r5
 800aad4:	f000 fac6 	bl	800b064 <_realloc_r>
 800aad8:	4606      	mov	r6, r0
 800aada:	2800      	cmp	r0, #0
 800aadc:	d1e0      	bne.n	800aaa0 <__ssputs_r+0x5c>
 800aade:	6921      	ldr	r1, [r4, #16]
 800aae0:	4650      	mov	r0, sl
 800aae2:	f7ff feb7 	bl	800a854 <_free_r>
 800aae6:	230c      	movs	r3, #12
 800aae8:	f8ca 3000 	str.w	r3, [sl]
 800aaec:	89a3      	ldrh	r3, [r4, #12]
 800aaee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaf2:	81a3      	strh	r3, [r4, #12]
 800aaf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aaf8:	e7e9      	b.n	800aace <__ssputs_r+0x8a>
	...

0800aafc <_svfiprintf_r>:
 800aafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab00:	4698      	mov	r8, r3
 800ab02:	898b      	ldrh	r3, [r1, #12]
 800ab04:	061b      	lsls	r3, r3, #24
 800ab06:	b09d      	sub	sp, #116	@ 0x74
 800ab08:	4607      	mov	r7, r0
 800ab0a:	460d      	mov	r5, r1
 800ab0c:	4614      	mov	r4, r2
 800ab0e:	d510      	bpl.n	800ab32 <_svfiprintf_r+0x36>
 800ab10:	690b      	ldr	r3, [r1, #16]
 800ab12:	b973      	cbnz	r3, 800ab32 <_svfiprintf_r+0x36>
 800ab14:	2140      	movs	r1, #64	@ 0x40
 800ab16:	f7ff ff09 	bl	800a92c <_malloc_r>
 800ab1a:	6028      	str	r0, [r5, #0]
 800ab1c:	6128      	str	r0, [r5, #16]
 800ab1e:	b930      	cbnz	r0, 800ab2e <_svfiprintf_r+0x32>
 800ab20:	230c      	movs	r3, #12
 800ab22:	603b      	str	r3, [r7, #0]
 800ab24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab28:	b01d      	add	sp, #116	@ 0x74
 800ab2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab2e:	2340      	movs	r3, #64	@ 0x40
 800ab30:	616b      	str	r3, [r5, #20]
 800ab32:	2300      	movs	r3, #0
 800ab34:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab36:	2320      	movs	r3, #32
 800ab38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab40:	2330      	movs	r3, #48	@ 0x30
 800ab42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ace0 <_svfiprintf_r+0x1e4>
 800ab46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab4a:	f04f 0901 	mov.w	r9, #1
 800ab4e:	4623      	mov	r3, r4
 800ab50:	469a      	mov	sl, r3
 800ab52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab56:	b10a      	cbz	r2, 800ab5c <_svfiprintf_r+0x60>
 800ab58:	2a25      	cmp	r2, #37	@ 0x25
 800ab5a:	d1f9      	bne.n	800ab50 <_svfiprintf_r+0x54>
 800ab5c:	ebba 0b04 	subs.w	fp, sl, r4
 800ab60:	d00b      	beq.n	800ab7a <_svfiprintf_r+0x7e>
 800ab62:	465b      	mov	r3, fp
 800ab64:	4622      	mov	r2, r4
 800ab66:	4629      	mov	r1, r5
 800ab68:	4638      	mov	r0, r7
 800ab6a:	f7ff ff6b 	bl	800aa44 <__ssputs_r>
 800ab6e:	3001      	adds	r0, #1
 800ab70:	f000 80a7 	beq.w	800acc2 <_svfiprintf_r+0x1c6>
 800ab74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab76:	445a      	add	r2, fp
 800ab78:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab7a:	f89a 3000 	ldrb.w	r3, [sl]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	f000 809f 	beq.w	800acc2 <_svfiprintf_r+0x1c6>
 800ab84:	2300      	movs	r3, #0
 800ab86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab8e:	f10a 0a01 	add.w	sl, sl, #1
 800ab92:	9304      	str	r3, [sp, #16]
 800ab94:	9307      	str	r3, [sp, #28]
 800ab96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab9a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab9c:	4654      	mov	r4, sl
 800ab9e:	2205      	movs	r2, #5
 800aba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aba4:	484e      	ldr	r0, [pc, #312]	@ (800ace0 <_svfiprintf_r+0x1e4>)
 800aba6:	f7f5 fb3b 	bl	8000220 <memchr>
 800abaa:	9a04      	ldr	r2, [sp, #16]
 800abac:	b9d8      	cbnz	r0, 800abe6 <_svfiprintf_r+0xea>
 800abae:	06d0      	lsls	r0, r2, #27
 800abb0:	bf44      	itt	mi
 800abb2:	2320      	movmi	r3, #32
 800abb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abb8:	0711      	lsls	r1, r2, #28
 800abba:	bf44      	itt	mi
 800abbc:	232b      	movmi	r3, #43	@ 0x2b
 800abbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abc2:	f89a 3000 	ldrb.w	r3, [sl]
 800abc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800abc8:	d015      	beq.n	800abf6 <_svfiprintf_r+0xfa>
 800abca:	9a07      	ldr	r2, [sp, #28]
 800abcc:	4654      	mov	r4, sl
 800abce:	2000      	movs	r0, #0
 800abd0:	f04f 0c0a 	mov.w	ip, #10
 800abd4:	4621      	mov	r1, r4
 800abd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abda:	3b30      	subs	r3, #48	@ 0x30
 800abdc:	2b09      	cmp	r3, #9
 800abde:	d94b      	bls.n	800ac78 <_svfiprintf_r+0x17c>
 800abe0:	b1b0      	cbz	r0, 800ac10 <_svfiprintf_r+0x114>
 800abe2:	9207      	str	r2, [sp, #28]
 800abe4:	e014      	b.n	800ac10 <_svfiprintf_r+0x114>
 800abe6:	eba0 0308 	sub.w	r3, r0, r8
 800abea:	fa09 f303 	lsl.w	r3, r9, r3
 800abee:	4313      	orrs	r3, r2
 800abf0:	9304      	str	r3, [sp, #16]
 800abf2:	46a2      	mov	sl, r4
 800abf4:	e7d2      	b.n	800ab9c <_svfiprintf_r+0xa0>
 800abf6:	9b03      	ldr	r3, [sp, #12]
 800abf8:	1d19      	adds	r1, r3, #4
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	9103      	str	r1, [sp, #12]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	bfbb      	ittet	lt
 800ac02:	425b      	neglt	r3, r3
 800ac04:	f042 0202 	orrlt.w	r2, r2, #2
 800ac08:	9307      	strge	r3, [sp, #28]
 800ac0a:	9307      	strlt	r3, [sp, #28]
 800ac0c:	bfb8      	it	lt
 800ac0e:	9204      	strlt	r2, [sp, #16]
 800ac10:	7823      	ldrb	r3, [r4, #0]
 800ac12:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac14:	d10a      	bne.n	800ac2c <_svfiprintf_r+0x130>
 800ac16:	7863      	ldrb	r3, [r4, #1]
 800ac18:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac1a:	d132      	bne.n	800ac82 <_svfiprintf_r+0x186>
 800ac1c:	9b03      	ldr	r3, [sp, #12]
 800ac1e:	1d1a      	adds	r2, r3, #4
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	9203      	str	r2, [sp, #12]
 800ac24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac28:	3402      	adds	r4, #2
 800ac2a:	9305      	str	r3, [sp, #20]
 800ac2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800acf0 <_svfiprintf_r+0x1f4>
 800ac30:	7821      	ldrb	r1, [r4, #0]
 800ac32:	2203      	movs	r2, #3
 800ac34:	4650      	mov	r0, sl
 800ac36:	f7f5 faf3 	bl	8000220 <memchr>
 800ac3a:	b138      	cbz	r0, 800ac4c <_svfiprintf_r+0x150>
 800ac3c:	9b04      	ldr	r3, [sp, #16]
 800ac3e:	eba0 000a 	sub.w	r0, r0, sl
 800ac42:	2240      	movs	r2, #64	@ 0x40
 800ac44:	4082      	lsls	r2, r0
 800ac46:	4313      	orrs	r3, r2
 800ac48:	3401      	adds	r4, #1
 800ac4a:	9304      	str	r3, [sp, #16]
 800ac4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac50:	4824      	ldr	r0, [pc, #144]	@ (800ace4 <_svfiprintf_r+0x1e8>)
 800ac52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac56:	2206      	movs	r2, #6
 800ac58:	f7f5 fae2 	bl	8000220 <memchr>
 800ac5c:	2800      	cmp	r0, #0
 800ac5e:	d036      	beq.n	800acce <_svfiprintf_r+0x1d2>
 800ac60:	4b21      	ldr	r3, [pc, #132]	@ (800ace8 <_svfiprintf_r+0x1ec>)
 800ac62:	bb1b      	cbnz	r3, 800acac <_svfiprintf_r+0x1b0>
 800ac64:	9b03      	ldr	r3, [sp, #12]
 800ac66:	3307      	adds	r3, #7
 800ac68:	f023 0307 	bic.w	r3, r3, #7
 800ac6c:	3308      	adds	r3, #8
 800ac6e:	9303      	str	r3, [sp, #12]
 800ac70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac72:	4433      	add	r3, r6
 800ac74:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac76:	e76a      	b.n	800ab4e <_svfiprintf_r+0x52>
 800ac78:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac7c:	460c      	mov	r4, r1
 800ac7e:	2001      	movs	r0, #1
 800ac80:	e7a8      	b.n	800abd4 <_svfiprintf_r+0xd8>
 800ac82:	2300      	movs	r3, #0
 800ac84:	3401      	adds	r4, #1
 800ac86:	9305      	str	r3, [sp, #20]
 800ac88:	4619      	mov	r1, r3
 800ac8a:	f04f 0c0a 	mov.w	ip, #10
 800ac8e:	4620      	mov	r0, r4
 800ac90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac94:	3a30      	subs	r2, #48	@ 0x30
 800ac96:	2a09      	cmp	r2, #9
 800ac98:	d903      	bls.n	800aca2 <_svfiprintf_r+0x1a6>
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d0c6      	beq.n	800ac2c <_svfiprintf_r+0x130>
 800ac9e:	9105      	str	r1, [sp, #20]
 800aca0:	e7c4      	b.n	800ac2c <_svfiprintf_r+0x130>
 800aca2:	fb0c 2101 	mla	r1, ip, r1, r2
 800aca6:	4604      	mov	r4, r0
 800aca8:	2301      	movs	r3, #1
 800acaa:	e7f0      	b.n	800ac8e <_svfiprintf_r+0x192>
 800acac:	ab03      	add	r3, sp, #12
 800acae:	9300      	str	r3, [sp, #0]
 800acb0:	462a      	mov	r2, r5
 800acb2:	4b0e      	ldr	r3, [pc, #56]	@ (800acec <_svfiprintf_r+0x1f0>)
 800acb4:	a904      	add	r1, sp, #16
 800acb6:	4638      	mov	r0, r7
 800acb8:	f3af 8000 	nop.w
 800acbc:	1c42      	adds	r2, r0, #1
 800acbe:	4606      	mov	r6, r0
 800acc0:	d1d6      	bne.n	800ac70 <_svfiprintf_r+0x174>
 800acc2:	89ab      	ldrh	r3, [r5, #12]
 800acc4:	065b      	lsls	r3, r3, #25
 800acc6:	f53f af2d 	bmi.w	800ab24 <_svfiprintf_r+0x28>
 800acca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800accc:	e72c      	b.n	800ab28 <_svfiprintf_r+0x2c>
 800acce:	ab03      	add	r3, sp, #12
 800acd0:	9300      	str	r3, [sp, #0]
 800acd2:	462a      	mov	r2, r5
 800acd4:	4b05      	ldr	r3, [pc, #20]	@ (800acec <_svfiprintf_r+0x1f0>)
 800acd6:	a904      	add	r1, sp, #16
 800acd8:	4638      	mov	r0, r7
 800acda:	f000 f879 	bl	800add0 <_printf_i>
 800acde:	e7ed      	b.n	800acbc <_svfiprintf_r+0x1c0>
 800ace0:	0800b340 	.word	0x0800b340
 800ace4:	0800b34a 	.word	0x0800b34a
 800ace8:	00000000 	.word	0x00000000
 800acec:	0800aa45 	.word	0x0800aa45
 800acf0:	0800b346 	.word	0x0800b346

0800acf4 <_printf_common>:
 800acf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acf8:	4616      	mov	r6, r2
 800acfa:	4698      	mov	r8, r3
 800acfc:	688a      	ldr	r2, [r1, #8]
 800acfe:	690b      	ldr	r3, [r1, #16]
 800ad00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad04:	4293      	cmp	r3, r2
 800ad06:	bfb8      	it	lt
 800ad08:	4613      	movlt	r3, r2
 800ad0a:	6033      	str	r3, [r6, #0]
 800ad0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad10:	4607      	mov	r7, r0
 800ad12:	460c      	mov	r4, r1
 800ad14:	b10a      	cbz	r2, 800ad1a <_printf_common+0x26>
 800ad16:	3301      	adds	r3, #1
 800ad18:	6033      	str	r3, [r6, #0]
 800ad1a:	6823      	ldr	r3, [r4, #0]
 800ad1c:	0699      	lsls	r1, r3, #26
 800ad1e:	bf42      	ittt	mi
 800ad20:	6833      	ldrmi	r3, [r6, #0]
 800ad22:	3302      	addmi	r3, #2
 800ad24:	6033      	strmi	r3, [r6, #0]
 800ad26:	6825      	ldr	r5, [r4, #0]
 800ad28:	f015 0506 	ands.w	r5, r5, #6
 800ad2c:	d106      	bne.n	800ad3c <_printf_common+0x48>
 800ad2e:	f104 0a19 	add.w	sl, r4, #25
 800ad32:	68e3      	ldr	r3, [r4, #12]
 800ad34:	6832      	ldr	r2, [r6, #0]
 800ad36:	1a9b      	subs	r3, r3, r2
 800ad38:	42ab      	cmp	r3, r5
 800ad3a:	dc26      	bgt.n	800ad8a <_printf_common+0x96>
 800ad3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad40:	6822      	ldr	r2, [r4, #0]
 800ad42:	3b00      	subs	r3, #0
 800ad44:	bf18      	it	ne
 800ad46:	2301      	movne	r3, #1
 800ad48:	0692      	lsls	r2, r2, #26
 800ad4a:	d42b      	bmi.n	800ada4 <_printf_common+0xb0>
 800ad4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad50:	4641      	mov	r1, r8
 800ad52:	4638      	mov	r0, r7
 800ad54:	47c8      	blx	r9
 800ad56:	3001      	adds	r0, #1
 800ad58:	d01e      	beq.n	800ad98 <_printf_common+0xa4>
 800ad5a:	6823      	ldr	r3, [r4, #0]
 800ad5c:	6922      	ldr	r2, [r4, #16]
 800ad5e:	f003 0306 	and.w	r3, r3, #6
 800ad62:	2b04      	cmp	r3, #4
 800ad64:	bf02      	ittt	eq
 800ad66:	68e5      	ldreq	r5, [r4, #12]
 800ad68:	6833      	ldreq	r3, [r6, #0]
 800ad6a:	1aed      	subeq	r5, r5, r3
 800ad6c:	68a3      	ldr	r3, [r4, #8]
 800ad6e:	bf0c      	ite	eq
 800ad70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad74:	2500      	movne	r5, #0
 800ad76:	4293      	cmp	r3, r2
 800ad78:	bfc4      	itt	gt
 800ad7a:	1a9b      	subgt	r3, r3, r2
 800ad7c:	18ed      	addgt	r5, r5, r3
 800ad7e:	2600      	movs	r6, #0
 800ad80:	341a      	adds	r4, #26
 800ad82:	42b5      	cmp	r5, r6
 800ad84:	d11a      	bne.n	800adbc <_printf_common+0xc8>
 800ad86:	2000      	movs	r0, #0
 800ad88:	e008      	b.n	800ad9c <_printf_common+0xa8>
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	4652      	mov	r2, sl
 800ad8e:	4641      	mov	r1, r8
 800ad90:	4638      	mov	r0, r7
 800ad92:	47c8      	blx	r9
 800ad94:	3001      	adds	r0, #1
 800ad96:	d103      	bne.n	800ada0 <_printf_common+0xac>
 800ad98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ada0:	3501      	adds	r5, #1
 800ada2:	e7c6      	b.n	800ad32 <_printf_common+0x3e>
 800ada4:	18e1      	adds	r1, r4, r3
 800ada6:	1c5a      	adds	r2, r3, #1
 800ada8:	2030      	movs	r0, #48	@ 0x30
 800adaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800adae:	4422      	add	r2, r4
 800adb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800adb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800adb8:	3302      	adds	r3, #2
 800adba:	e7c7      	b.n	800ad4c <_printf_common+0x58>
 800adbc:	2301      	movs	r3, #1
 800adbe:	4622      	mov	r2, r4
 800adc0:	4641      	mov	r1, r8
 800adc2:	4638      	mov	r0, r7
 800adc4:	47c8      	blx	r9
 800adc6:	3001      	adds	r0, #1
 800adc8:	d0e6      	beq.n	800ad98 <_printf_common+0xa4>
 800adca:	3601      	adds	r6, #1
 800adcc:	e7d9      	b.n	800ad82 <_printf_common+0x8e>
	...

0800add0 <_printf_i>:
 800add0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800add4:	7e0f      	ldrb	r7, [r1, #24]
 800add6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800add8:	2f78      	cmp	r7, #120	@ 0x78
 800adda:	4691      	mov	r9, r2
 800addc:	4680      	mov	r8, r0
 800adde:	460c      	mov	r4, r1
 800ade0:	469a      	mov	sl, r3
 800ade2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ade6:	d807      	bhi.n	800adf8 <_printf_i+0x28>
 800ade8:	2f62      	cmp	r7, #98	@ 0x62
 800adea:	d80a      	bhi.n	800ae02 <_printf_i+0x32>
 800adec:	2f00      	cmp	r7, #0
 800adee:	f000 80d2 	beq.w	800af96 <_printf_i+0x1c6>
 800adf2:	2f58      	cmp	r7, #88	@ 0x58
 800adf4:	f000 80b9 	beq.w	800af6a <_printf_i+0x19a>
 800adf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae00:	e03a      	b.n	800ae78 <_printf_i+0xa8>
 800ae02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae06:	2b15      	cmp	r3, #21
 800ae08:	d8f6      	bhi.n	800adf8 <_printf_i+0x28>
 800ae0a:	a101      	add	r1, pc, #4	@ (adr r1, 800ae10 <_printf_i+0x40>)
 800ae0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae10:	0800ae69 	.word	0x0800ae69
 800ae14:	0800ae7d 	.word	0x0800ae7d
 800ae18:	0800adf9 	.word	0x0800adf9
 800ae1c:	0800adf9 	.word	0x0800adf9
 800ae20:	0800adf9 	.word	0x0800adf9
 800ae24:	0800adf9 	.word	0x0800adf9
 800ae28:	0800ae7d 	.word	0x0800ae7d
 800ae2c:	0800adf9 	.word	0x0800adf9
 800ae30:	0800adf9 	.word	0x0800adf9
 800ae34:	0800adf9 	.word	0x0800adf9
 800ae38:	0800adf9 	.word	0x0800adf9
 800ae3c:	0800af7d 	.word	0x0800af7d
 800ae40:	0800aea7 	.word	0x0800aea7
 800ae44:	0800af37 	.word	0x0800af37
 800ae48:	0800adf9 	.word	0x0800adf9
 800ae4c:	0800adf9 	.word	0x0800adf9
 800ae50:	0800af9f 	.word	0x0800af9f
 800ae54:	0800adf9 	.word	0x0800adf9
 800ae58:	0800aea7 	.word	0x0800aea7
 800ae5c:	0800adf9 	.word	0x0800adf9
 800ae60:	0800adf9 	.word	0x0800adf9
 800ae64:	0800af3f 	.word	0x0800af3f
 800ae68:	6833      	ldr	r3, [r6, #0]
 800ae6a:	1d1a      	adds	r2, r3, #4
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	6032      	str	r2, [r6, #0]
 800ae70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae78:	2301      	movs	r3, #1
 800ae7a:	e09d      	b.n	800afb8 <_printf_i+0x1e8>
 800ae7c:	6833      	ldr	r3, [r6, #0]
 800ae7e:	6820      	ldr	r0, [r4, #0]
 800ae80:	1d19      	adds	r1, r3, #4
 800ae82:	6031      	str	r1, [r6, #0]
 800ae84:	0606      	lsls	r6, r0, #24
 800ae86:	d501      	bpl.n	800ae8c <_printf_i+0xbc>
 800ae88:	681d      	ldr	r5, [r3, #0]
 800ae8a:	e003      	b.n	800ae94 <_printf_i+0xc4>
 800ae8c:	0645      	lsls	r5, r0, #25
 800ae8e:	d5fb      	bpl.n	800ae88 <_printf_i+0xb8>
 800ae90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae94:	2d00      	cmp	r5, #0
 800ae96:	da03      	bge.n	800aea0 <_printf_i+0xd0>
 800ae98:	232d      	movs	r3, #45	@ 0x2d
 800ae9a:	426d      	negs	r5, r5
 800ae9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aea0:	4859      	ldr	r0, [pc, #356]	@ (800b008 <_printf_i+0x238>)
 800aea2:	230a      	movs	r3, #10
 800aea4:	e011      	b.n	800aeca <_printf_i+0xfa>
 800aea6:	6821      	ldr	r1, [r4, #0]
 800aea8:	6833      	ldr	r3, [r6, #0]
 800aeaa:	0608      	lsls	r0, r1, #24
 800aeac:	f853 5b04 	ldr.w	r5, [r3], #4
 800aeb0:	d402      	bmi.n	800aeb8 <_printf_i+0xe8>
 800aeb2:	0649      	lsls	r1, r1, #25
 800aeb4:	bf48      	it	mi
 800aeb6:	b2ad      	uxthmi	r5, r5
 800aeb8:	2f6f      	cmp	r7, #111	@ 0x6f
 800aeba:	4853      	ldr	r0, [pc, #332]	@ (800b008 <_printf_i+0x238>)
 800aebc:	6033      	str	r3, [r6, #0]
 800aebe:	bf14      	ite	ne
 800aec0:	230a      	movne	r3, #10
 800aec2:	2308      	moveq	r3, #8
 800aec4:	2100      	movs	r1, #0
 800aec6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aeca:	6866      	ldr	r6, [r4, #4]
 800aecc:	60a6      	str	r6, [r4, #8]
 800aece:	2e00      	cmp	r6, #0
 800aed0:	bfa2      	ittt	ge
 800aed2:	6821      	ldrge	r1, [r4, #0]
 800aed4:	f021 0104 	bicge.w	r1, r1, #4
 800aed8:	6021      	strge	r1, [r4, #0]
 800aeda:	b90d      	cbnz	r5, 800aee0 <_printf_i+0x110>
 800aedc:	2e00      	cmp	r6, #0
 800aede:	d04b      	beq.n	800af78 <_printf_i+0x1a8>
 800aee0:	4616      	mov	r6, r2
 800aee2:	fbb5 f1f3 	udiv	r1, r5, r3
 800aee6:	fb03 5711 	mls	r7, r3, r1, r5
 800aeea:	5dc7      	ldrb	r7, [r0, r7]
 800aeec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aef0:	462f      	mov	r7, r5
 800aef2:	42bb      	cmp	r3, r7
 800aef4:	460d      	mov	r5, r1
 800aef6:	d9f4      	bls.n	800aee2 <_printf_i+0x112>
 800aef8:	2b08      	cmp	r3, #8
 800aefa:	d10b      	bne.n	800af14 <_printf_i+0x144>
 800aefc:	6823      	ldr	r3, [r4, #0]
 800aefe:	07df      	lsls	r7, r3, #31
 800af00:	d508      	bpl.n	800af14 <_printf_i+0x144>
 800af02:	6923      	ldr	r3, [r4, #16]
 800af04:	6861      	ldr	r1, [r4, #4]
 800af06:	4299      	cmp	r1, r3
 800af08:	bfde      	ittt	le
 800af0a:	2330      	movle	r3, #48	@ 0x30
 800af0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af10:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800af14:	1b92      	subs	r2, r2, r6
 800af16:	6122      	str	r2, [r4, #16]
 800af18:	f8cd a000 	str.w	sl, [sp]
 800af1c:	464b      	mov	r3, r9
 800af1e:	aa03      	add	r2, sp, #12
 800af20:	4621      	mov	r1, r4
 800af22:	4640      	mov	r0, r8
 800af24:	f7ff fee6 	bl	800acf4 <_printf_common>
 800af28:	3001      	adds	r0, #1
 800af2a:	d14a      	bne.n	800afc2 <_printf_i+0x1f2>
 800af2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af30:	b004      	add	sp, #16
 800af32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af36:	6823      	ldr	r3, [r4, #0]
 800af38:	f043 0320 	orr.w	r3, r3, #32
 800af3c:	6023      	str	r3, [r4, #0]
 800af3e:	4833      	ldr	r0, [pc, #204]	@ (800b00c <_printf_i+0x23c>)
 800af40:	2778      	movs	r7, #120	@ 0x78
 800af42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af46:	6823      	ldr	r3, [r4, #0]
 800af48:	6831      	ldr	r1, [r6, #0]
 800af4a:	061f      	lsls	r7, r3, #24
 800af4c:	f851 5b04 	ldr.w	r5, [r1], #4
 800af50:	d402      	bmi.n	800af58 <_printf_i+0x188>
 800af52:	065f      	lsls	r7, r3, #25
 800af54:	bf48      	it	mi
 800af56:	b2ad      	uxthmi	r5, r5
 800af58:	6031      	str	r1, [r6, #0]
 800af5a:	07d9      	lsls	r1, r3, #31
 800af5c:	bf44      	itt	mi
 800af5e:	f043 0320 	orrmi.w	r3, r3, #32
 800af62:	6023      	strmi	r3, [r4, #0]
 800af64:	b11d      	cbz	r5, 800af6e <_printf_i+0x19e>
 800af66:	2310      	movs	r3, #16
 800af68:	e7ac      	b.n	800aec4 <_printf_i+0xf4>
 800af6a:	4827      	ldr	r0, [pc, #156]	@ (800b008 <_printf_i+0x238>)
 800af6c:	e7e9      	b.n	800af42 <_printf_i+0x172>
 800af6e:	6823      	ldr	r3, [r4, #0]
 800af70:	f023 0320 	bic.w	r3, r3, #32
 800af74:	6023      	str	r3, [r4, #0]
 800af76:	e7f6      	b.n	800af66 <_printf_i+0x196>
 800af78:	4616      	mov	r6, r2
 800af7a:	e7bd      	b.n	800aef8 <_printf_i+0x128>
 800af7c:	6833      	ldr	r3, [r6, #0]
 800af7e:	6825      	ldr	r5, [r4, #0]
 800af80:	6961      	ldr	r1, [r4, #20]
 800af82:	1d18      	adds	r0, r3, #4
 800af84:	6030      	str	r0, [r6, #0]
 800af86:	062e      	lsls	r6, r5, #24
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	d501      	bpl.n	800af90 <_printf_i+0x1c0>
 800af8c:	6019      	str	r1, [r3, #0]
 800af8e:	e002      	b.n	800af96 <_printf_i+0x1c6>
 800af90:	0668      	lsls	r0, r5, #25
 800af92:	d5fb      	bpl.n	800af8c <_printf_i+0x1bc>
 800af94:	8019      	strh	r1, [r3, #0]
 800af96:	2300      	movs	r3, #0
 800af98:	6123      	str	r3, [r4, #16]
 800af9a:	4616      	mov	r6, r2
 800af9c:	e7bc      	b.n	800af18 <_printf_i+0x148>
 800af9e:	6833      	ldr	r3, [r6, #0]
 800afa0:	1d1a      	adds	r2, r3, #4
 800afa2:	6032      	str	r2, [r6, #0]
 800afa4:	681e      	ldr	r6, [r3, #0]
 800afa6:	6862      	ldr	r2, [r4, #4]
 800afa8:	2100      	movs	r1, #0
 800afaa:	4630      	mov	r0, r6
 800afac:	f7f5 f938 	bl	8000220 <memchr>
 800afb0:	b108      	cbz	r0, 800afb6 <_printf_i+0x1e6>
 800afb2:	1b80      	subs	r0, r0, r6
 800afb4:	6060      	str	r0, [r4, #4]
 800afb6:	6863      	ldr	r3, [r4, #4]
 800afb8:	6123      	str	r3, [r4, #16]
 800afba:	2300      	movs	r3, #0
 800afbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afc0:	e7aa      	b.n	800af18 <_printf_i+0x148>
 800afc2:	6923      	ldr	r3, [r4, #16]
 800afc4:	4632      	mov	r2, r6
 800afc6:	4649      	mov	r1, r9
 800afc8:	4640      	mov	r0, r8
 800afca:	47d0      	blx	sl
 800afcc:	3001      	adds	r0, #1
 800afce:	d0ad      	beq.n	800af2c <_printf_i+0x15c>
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	079b      	lsls	r3, r3, #30
 800afd4:	d413      	bmi.n	800affe <_printf_i+0x22e>
 800afd6:	68e0      	ldr	r0, [r4, #12]
 800afd8:	9b03      	ldr	r3, [sp, #12]
 800afda:	4298      	cmp	r0, r3
 800afdc:	bfb8      	it	lt
 800afde:	4618      	movlt	r0, r3
 800afe0:	e7a6      	b.n	800af30 <_printf_i+0x160>
 800afe2:	2301      	movs	r3, #1
 800afe4:	4632      	mov	r2, r6
 800afe6:	4649      	mov	r1, r9
 800afe8:	4640      	mov	r0, r8
 800afea:	47d0      	blx	sl
 800afec:	3001      	adds	r0, #1
 800afee:	d09d      	beq.n	800af2c <_printf_i+0x15c>
 800aff0:	3501      	adds	r5, #1
 800aff2:	68e3      	ldr	r3, [r4, #12]
 800aff4:	9903      	ldr	r1, [sp, #12]
 800aff6:	1a5b      	subs	r3, r3, r1
 800aff8:	42ab      	cmp	r3, r5
 800affa:	dcf2      	bgt.n	800afe2 <_printf_i+0x212>
 800affc:	e7eb      	b.n	800afd6 <_printf_i+0x206>
 800affe:	2500      	movs	r5, #0
 800b000:	f104 0619 	add.w	r6, r4, #25
 800b004:	e7f5      	b.n	800aff2 <_printf_i+0x222>
 800b006:	bf00      	nop
 800b008:	0800b351 	.word	0x0800b351
 800b00c:	0800b362 	.word	0x0800b362

0800b010 <memmove>:
 800b010:	4288      	cmp	r0, r1
 800b012:	b510      	push	{r4, lr}
 800b014:	eb01 0402 	add.w	r4, r1, r2
 800b018:	d902      	bls.n	800b020 <memmove+0x10>
 800b01a:	4284      	cmp	r4, r0
 800b01c:	4623      	mov	r3, r4
 800b01e:	d807      	bhi.n	800b030 <memmove+0x20>
 800b020:	1e43      	subs	r3, r0, #1
 800b022:	42a1      	cmp	r1, r4
 800b024:	d008      	beq.n	800b038 <memmove+0x28>
 800b026:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b02a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b02e:	e7f8      	b.n	800b022 <memmove+0x12>
 800b030:	4402      	add	r2, r0
 800b032:	4601      	mov	r1, r0
 800b034:	428a      	cmp	r2, r1
 800b036:	d100      	bne.n	800b03a <memmove+0x2a>
 800b038:	bd10      	pop	{r4, pc}
 800b03a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b03e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b042:	e7f7      	b.n	800b034 <memmove+0x24>

0800b044 <_sbrk_r>:
 800b044:	b538      	push	{r3, r4, r5, lr}
 800b046:	4d06      	ldr	r5, [pc, #24]	@ (800b060 <_sbrk_r+0x1c>)
 800b048:	2300      	movs	r3, #0
 800b04a:	4604      	mov	r4, r0
 800b04c:	4608      	mov	r0, r1
 800b04e:	602b      	str	r3, [r5, #0]
 800b050:	f7f6 f858 	bl	8001104 <_sbrk>
 800b054:	1c43      	adds	r3, r0, #1
 800b056:	d102      	bne.n	800b05e <_sbrk_r+0x1a>
 800b058:	682b      	ldr	r3, [r5, #0]
 800b05a:	b103      	cbz	r3, 800b05e <_sbrk_r+0x1a>
 800b05c:	6023      	str	r3, [r4, #0]
 800b05e:	bd38      	pop	{r3, r4, r5, pc}
 800b060:	20000bb8 	.word	0x20000bb8

0800b064 <_realloc_r>:
 800b064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b068:	4680      	mov	r8, r0
 800b06a:	4615      	mov	r5, r2
 800b06c:	460c      	mov	r4, r1
 800b06e:	b921      	cbnz	r1, 800b07a <_realloc_r+0x16>
 800b070:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b074:	4611      	mov	r1, r2
 800b076:	f7ff bc59 	b.w	800a92c <_malloc_r>
 800b07a:	b92a      	cbnz	r2, 800b088 <_realloc_r+0x24>
 800b07c:	f7ff fbea 	bl	800a854 <_free_r>
 800b080:	2400      	movs	r4, #0
 800b082:	4620      	mov	r0, r4
 800b084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b088:	f000 f81a 	bl	800b0c0 <_malloc_usable_size_r>
 800b08c:	4285      	cmp	r5, r0
 800b08e:	4606      	mov	r6, r0
 800b090:	d802      	bhi.n	800b098 <_realloc_r+0x34>
 800b092:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b096:	d8f4      	bhi.n	800b082 <_realloc_r+0x1e>
 800b098:	4629      	mov	r1, r5
 800b09a:	4640      	mov	r0, r8
 800b09c:	f7ff fc46 	bl	800a92c <_malloc_r>
 800b0a0:	4607      	mov	r7, r0
 800b0a2:	2800      	cmp	r0, #0
 800b0a4:	d0ec      	beq.n	800b080 <_realloc_r+0x1c>
 800b0a6:	42b5      	cmp	r5, r6
 800b0a8:	462a      	mov	r2, r5
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	bf28      	it	cs
 800b0ae:	4632      	movcs	r2, r6
 800b0b0:	f7ff fbc2 	bl	800a838 <memcpy>
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	4640      	mov	r0, r8
 800b0b8:	f7ff fbcc 	bl	800a854 <_free_r>
 800b0bc:	463c      	mov	r4, r7
 800b0be:	e7e0      	b.n	800b082 <_realloc_r+0x1e>

0800b0c0 <_malloc_usable_size_r>:
 800b0c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0c4:	1f18      	subs	r0, r3, #4
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	bfbc      	itt	lt
 800b0ca:	580b      	ldrlt	r3, [r1, r0]
 800b0cc:	18c0      	addlt	r0, r0, r3
 800b0ce:	4770      	bx	lr

0800b0d0 <_init>:
 800b0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0d2:	bf00      	nop
 800b0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0d6:	bc08      	pop	{r3}
 800b0d8:	469e      	mov	lr, r3
 800b0da:	4770      	bx	lr

0800b0dc <_fini>:
 800b0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0de:	bf00      	nop
 800b0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0e2:	bc08      	pop	{r3}
 800b0e4:	469e      	mov	lr, r3
 800b0e6:	4770      	bx	lr
