-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_p_mul_1_Pipeline_VITIS_LOOP_168_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    num_a_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_a_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_a_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_b_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    num_b_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    aux_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    aux_ce0 : OUT STD_LOGIC;
    aux_we0 : OUT STD_LOGIC;
    aux_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main_p_mul_1_Pipeline_VITIS_LOOP_168_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln168_fu_135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_5_reg_282 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter10_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter11_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter12_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter13_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter14_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_5_reg_282_pp0_iter15_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln171_fu_147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_reg_293 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_reg_293_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_reg_293_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_reg_293_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_reg_293_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_reg_293_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_reg_293_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln172_fu_153_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln172_reg_298_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_157_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_309 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln171_1_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_1_reg_314 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_1_reg_314_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_1_reg_314_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_1_reg_314_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_1_reg_314_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_1_reg_314_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_1_reg_314_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_190_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_319 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_199_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_324_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_324_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_reg_324_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_reg_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln171_2_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_2_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_2_reg_335_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_2_reg_335_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_2_reg_335_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_2_reg_335_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_2_reg_335_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln171_2_reg_335_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_222_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_reg_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_fu_231_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_345 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_345_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_345_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_345_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_123_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_reg_351 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_237_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln171_cast_fu_243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_54 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln168_fu_141_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_157_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln171_fu_174_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_190_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_101_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln171_1_fu_206_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_222_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_106_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_110_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_full_dsp_1_U35 : component main_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_reg_309,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_101_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U36 : component main_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_32_reg_324,
        din1 => mul_1_reg_330,
        ce => ap_const_logic_1,
        dout => grp_fu_106_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U37 : component main_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_34_reg_345,
        din1 => mul_2_reg_351,
        ce => ap_const_logic_1,
        dout => grp_fu_110_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U38 : component main_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_reg_304,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        dout => grp_fu_114_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U39 : component main_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_s_reg_319,
        din1 => num_b_1_read,
        ce => ap_const_logic_1,
        dout => grp_fu_119_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U40 : component main_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_17_reg_340,
        din1 => num_b_2_read,
        ce => ap_const_logic_1,
        dout => grp_fu_123_p2);

    mux_32_32_1_1_U41 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => num_a_0_read,
        din1 => num_a_1_read,
        din2 => num_a_2_read,
        din3 => tmp_fu_157_p4,
        dout => tmp_fu_157_p5);

    mux_32_32_1_1_U42 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => num_a_0_read,
        din1 => num_a_1_read,
        din2 => num_a_2_read,
        din3 => tmp_s_fu_190_p4,
        dout => tmp_s_fu_190_p5);

    mux_32_32_1_1_U43 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => num_a_0_read,
        din1 => num_a_1_read,
        din2 => num_a_2_read,
        din3 => tmp_17_fu_222_p4,
        dout => tmp_17_fu_222_p5);

    flow_control_loop_pipe_sequential_init_U : component main_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln168_fu_135_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_54 <= add_ln168_fu_141_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_54 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                i_5_reg_282_pp0_iter10_reg <= i_5_reg_282_pp0_iter9_reg;
                i_5_reg_282_pp0_iter11_reg <= i_5_reg_282_pp0_iter10_reg;
                i_5_reg_282_pp0_iter12_reg <= i_5_reg_282_pp0_iter11_reg;
                i_5_reg_282_pp0_iter13_reg <= i_5_reg_282_pp0_iter12_reg;
                i_5_reg_282_pp0_iter14_reg <= i_5_reg_282_pp0_iter13_reg;
                i_5_reg_282_pp0_iter15_reg <= i_5_reg_282_pp0_iter14_reg;
                i_5_reg_282_pp0_iter2_reg <= i_5_reg_282_pp0_iter1_reg;
                i_5_reg_282_pp0_iter3_reg <= i_5_reg_282_pp0_iter2_reg;
                i_5_reg_282_pp0_iter4_reg <= i_5_reg_282_pp0_iter3_reg;
                i_5_reg_282_pp0_iter5_reg <= i_5_reg_282_pp0_iter4_reg;
                i_5_reg_282_pp0_iter6_reg <= i_5_reg_282_pp0_iter5_reg;
                i_5_reg_282_pp0_iter7_reg <= i_5_reg_282_pp0_iter6_reg;
                i_5_reg_282_pp0_iter8_reg <= i_5_reg_282_pp0_iter7_reg;
                i_5_reg_282_pp0_iter9_reg <= i_5_reg_282_pp0_iter8_reg;
                icmp_ln171_1_reg_314 <= icmp_ln171_1_fu_179_p2;
                icmp_ln171_1_reg_314_pp0_iter10_reg <= icmp_ln171_1_reg_314_pp0_iter9_reg;
                icmp_ln171_1_reg_314_pp0_iter5_reg <= icmp_ln171_1_reg_314;
                icmp_ln171_1_reg_314_pp0_iter6_reg <= icmp_ln171_1_reg_314_pp0_iter5_reg;
                icmp_ln171_1_reg_314_pp0_iter7_reg <= icmp_ln171_1_reg_314_pp0_iter6_reg;
                icmp_ln171_1_reg_314_pp0_iter8_reg <= icmp_ln171_1_reg_314_pp0_iter7_reg;
                icmp_ln171_1_reg_314_pp0_iter9_reg <= icmp_ln171_1_reg_314_pp0_iter8_reg;
                icmp_ln171_2_reg_335 <= icmp_ln171_2_fu_211_p2;
                icmp_ln171_2_reg_335_pp0_iter10_reg <= icmp_ln171_2_reg_335_pp0_iter9_reg;
                icmp_ln171_2_reg_335_pp0_iter11_reg <= icmp_ln171_2_reg_335_pp0_iter10_reg;
                icmp_ln171_2_reg_335_pp0_iter12_reg <= icmp_ln171_2_reg_335_pp0_iter11_reg;
                icmp_ln171_2_reg_335_pp0_iter13_reg <= icmp_ln171_2_reg_335_pp0_iter12_reg;
                icmp_ln171_2_reg_335_pp0_iter14_reg <= icmp_ln171_2_reg_335_pp0_iter13_reg;
                icmp_ln171_2_reg_335_pp0_iter9_reg <= icmp_ln171_2_reg_335;
                icmp_ln171_reg_293_pp0_iter2_reg <= icmp_ln171_reg_293_pp0_iter1_reg;
                icmp_ln171_reg_293_pp0_iter3_reg <= icmp_ln171_reg_293_pp0_iter2_reg;
                icmp_ln171_reg_293_pp0_iter4_reg <= icmp_ln171_reg_293_pp0_iter3_reg;
                icmp_ln171_reg_293_pp0_iter5_reg <= icmp_ln171_reg_293_pp0_iter4_reg;
                icmp_ln171_reg_293_pp0_iter6_reg <= icmp_ln171_reg_293_pp0_iter5_reg;
                tmp_17_reg_340 <= tmp_17_fu_222_p5;
                tmp_32_reg_324 <= tmp_32_fu_199_p3;
                tmp_32_reg_324_pp0_iter10_reg <= tmp_32_reg_324_pp0_iter9_reg;
                tmp_32_reg_324_pp0_iter8_reg <= tmp_32_reg_324;
                tmp_32_reg_324_pp0_iter9_reg <= tmp_32_reg_324_pp0_iter8_reg;
                tmp_34_reg_345 <= tmp_34_fu_231_p3;
                tmp_34_reg_345_pp0_iter12_reg <= tmp_34_reg_345;
                tmp_34_reg_345_pp0_iter13_reg <= tmp_34_reg_345_pp0_iter12_reg;
                tmp_34_reg_345_pp0_iter14_reg <= tmp_34_reg_345_pp0_iter13_reg;
                tmp_36_reg_356 <= tmp_36_fu_237_p3;
                tmp_s_reg_319 <= tmp_s_fu_190_p5;
                trunc_ln172_reg_298_pp0_iter2_reg <= trunc_ln172_reg_298_pp0_iter1_reg;
                trunc_ln172_reg_298_pp0_iter3_reg <= trunc_ln172_reg_298_pp0_iter2_reg;
                trunc_ln172_reg_298_pp0_iter4_reg <= trunc_ln172_reg_298_pp0_iter3_reg;
                trunc_ln172_reg_298_pp0_iter5_reg <= trunc_ln172_reg_298_pp0_iter4_reg;
                trunc_ln172_reg_298_pp0_iter6_reg <= trunc_ln172_reg_298_pp0_iter5_reg;
                trunc_ln172_reg_298_pp0_iter7_reg <= trunc_ln172_reg_298_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_5_reg_282 <= ap_sig_allocacmp_i_5;
                i_5_reg_282_pp0_iter1_reg <= i_5_reg_282;
                icmp_ln171_reg_293_pp0_iter1_reg <= icmp_ln171_reg_293;
                trunc_ln172_reg_298_pp0_iter1_reg <= trunc_ln172_reg_298;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln168_fu_135_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln171_reg_293 <= icmp_ln171_fu_147_p2;
                tmp_reg_304 <= tmp_fu_157_p5;
                trunc_ln172_reg_298 <= trunc_ln172_fu_153_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln171_1_reg_314_pp0_iter6_reg = ap_const_lv1_1))) then
                mul_1_reg_330 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln171_2_reg_335_pp0_iter10_reg = ap_const_lv1_1))) then
                mul_2_reg_351 <= grp_fu_123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln171_reg_293_pp0_iter2_reg = ap_const_lv1_1))) then
                mul_reg_309 <= grp_fu_114_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln168_fu_141_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_5) + unsigned(ap_const_lv3_1));
    add_ln171_1_fu_206_p2 <= std_logic_vector(unsigned(i_5_reg_282_pp0_iter7_reg) + unsigned(ap_const_lv3_6));
    add_ln171_fu_174_p2 <= std_logic_vector(unsigned(i_5_reg_282_pp0_iter3_reg) + unsigned(ap_const_lv3_7));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln168_fu_135_p2)
    begin
        if (((icmp_ln168_fu_135_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter15_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter15_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_54, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_5 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_i_5 <= i_fu_54;
        end if; 
    end process;

    aux_address0 <= trunc_ln171_cast_fu_243_p1(3 - 1 downto 0);

    aux_ce0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            aux_ce0 <= ap_const_logic_1;
        else 
            aux_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    aux_d0 <= tmp_36_reg_356;

    aux_we0_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            aux_we0 <= ap_const_logic_1;
        else 
            aux_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln168_fu_135_p2 <= "1" when (ap_sig_allocacmp_i_5 = ap_const_lv3_5) else "0";
    icmp_ln171_1_fu_179_p2 <= "1" when (unsigned(add_ln171_fu_174_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln171_2_fu_211_p2 <= "1" when (unsigned(add_ln171_1_fu_206_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln171_fu_147_p2 <= "1" when (unsigned(ap_sig_allocacmp_i_5) < unsigned(ap_const_lv3_3)) else "0";
    tmp_17_fu_222_p4 <= (trunc_ln172_reg_298_pp0_iter7_reg xor ap_const_lv2_2);
    tmp_32_fu_199_p3 <= 
        grp_fu_101_p2 when (icmp_ln171_reg_293_pp0_iter6_reg(0) = '1') else 
        ap_const_lv32_0;
    tmp_34_fu_231_p3 <= 
        grp_fu_106_p2 when (icmp_ln171_1_reg_314_pp0_iter10_reg(0) = '1') else 
        tmp_32_reg_324_pp0_iter10_reg;
    tmp_36_fu_237_p3 <= 
        grp_fu_110_p2 when (icmp_ln171_2_reg_335_pp0_iter14_reg(0) = '1') else 
        tmp_34_reg_345_pp0_iter14_reg;
    tmp_fu_157_p4 <= ap_sig_allocacmp_i_5(2 - 1 downto 0);
    tmp_s_fu_190_p4 <= std_logic_vector(unsigned(trunc_ln172_reg_298_pp0_iter3_reg) + unsigned(ap_const_lv2_3));
    trunc_ln171_cast_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_5_reg_282_pp0_iter15_reg),64));
    trunc_ln172_fu_153_p1 <= ap_sig_allocacmp_i_5(2 - 1 downto 0);
end behav;
