Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  2 15:15:58 2018
| Host         : Happy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw5_wrapper_timing_summary_routed.rpt -pb hw5_wrapper_timing_summary_routed.pb -rpx hw5_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hw5_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.095     -397.316                    206                 3514        0.051        0.000                      0                 3514        3.500        0.000                       0                  1499  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_100     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100             2.351        0.000                      0                  194        0.090        0.000                      0                  194        3.500        0.000                       0                   113  
clk_fpga_0          3.417        0.000                      0                 3212        0.051        0.000                      0                 3212        4.020        0.000                       0                  1386  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_100            -3.095     -389.624                    184                  184        0.294        0.000                      0                  184  
clk_100       clk_fpga_0         -1.205       -7.692                     22                   77        0.059        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 0.966ns (19.109%)  route 4.089ns (80.891%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.929     6.176    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_1/O
                         net (fo=4, routed)           0.644     6.943    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2
    SLICE_X27Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.521     9.521    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[0]/C
                         clock pessimism              0.014     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X27Y94         FDRE (Setup_fdre_C_CE)      -0.205     9.294    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.966ns (18.987%)  route 4.122ns (81.013%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.929     6.176    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_1/O
                         net (fo=4, routed)           0.676     6.976    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2
    SLICE_X30Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.524     9.524    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X30Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[2]/C
                         clock pessimism              0.014     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X30Y92         FDRE (Setup_fdre_C_CE)      -0.169     9.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.966ns (19.658%)  route 3.948ns (80.342%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 9.520 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.929     6.176    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_1/O
                         net (fo=4, routed)           0.503     6.802    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2
    SLICE_X27Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.520     9.520    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X27Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[1]/C
                         clock pessimism              0.014     9.534    
                         clock uncertainty           -0.035     9.498    
    SLICE_X27Y92         FDRE (Setup_fdre_C_CE)      -0.205     9.293    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.966ns (19.936%)  route 3.879ns (80.064%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.874     6.120    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.244 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1[3]_i_1/O
                         net (fo=4, routed)           0.489     6.733    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1
    SLICE_X26Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.521     9.521    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[0]/C
                         clock pessimism              0.014     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X26Y93         FDRE (Setup_fdre_C_CE)      -0.169     9.330    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.966ns (19.936%)  route 3.879ns (80.064%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.521 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.874     6.120    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.244 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1[3]_i_1/O
                         net (fo=4, routed)           0.489     6.733    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1
    SLICE_X26Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.521     9.521    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X26Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[1]/C
                         clock pessimism              0.014     9.535    
                         clock uncertainty           -0.035     9.499    
    SLICE_X26Y93         FDRE (Setup_fdre_C_CE)      -0.169     9.330    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.966ns (20.270%)  route 3.800ns (79.730%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.929     6.176    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_1/O
                         net (fo=4, routed)           0.354     6.654    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2
    SLICE_X29Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.524     9.524    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X29Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[3]/C
                         clock pessimism              0.014     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X29Y92         FDRE (Setup_fdre_C_CE)      -0.205     9.297    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.297    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.966ns (20.561%)  route 3.732ns (79.439%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 9.525 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.874     6.120    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.244 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1[3]_i_1/O
                         net (fo=4, routed)           0.342     6.586    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1
    SLICE_X29Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.525     9.525    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[2]/C
                         clock pessimism              0.014     9.539    
                         clock uncertainty           -0.035     9.503    
    SLICE_X29Y93         FDRE (Setup_fdre_C_CE)      -0.205     9.298    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.966ns (20.561%)  route 3.732ns (79.439%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 9.525 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.874     6.120    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.124     6.244 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1[3]_i_1/O
                         net (fo=4, routed)           0.342     6.586    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1
    SLICE_X29Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.525     9.525    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[3]/C
                         clock pessimism              0.014     9.539    
                         clock uncertainty           -0.035     9.503    
    SLICE_X29Y93         FDRE (Setup_fdre_C_CE)      -0.205     9.298    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 1.090ns (22.921%)  route 3.665ns (77.079%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.865     6.111    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X28Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.235 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[0]_i_3/O
                         net (fo=1, routed)           0.284     6.519    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[0]_i_3_n_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.643 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[0]_i_1/O
                         net (fo=1, routed)           0.000     6.643    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[0]_i_1_n_0
    SLICE_X31Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.524     9.524    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[0]/C
                         clock pessimism              0.014     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.031     9.533    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[0]
  -------------------------------------------------------------------
                         required time                          9.533    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_100 rise@8.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.090ns (22.947%)  route 3.660ns (77.053%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.524 - 8.000 ) 
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.888     1.888    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.419     2.307 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=6, routed)           1.873     4.180    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/Q[9]
    SLICE_X27Y93         LUT6 (Prop_lut6_I2_O)        0.299     4.479 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9/O
                         net (fo=1, routed)           0.643     5.123    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_9_n_0
    SLICE_X27Y93         LUT3 (Prop_lut3_I0_O)        0.124     5.247 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4/O
                         net (fo=10, routed)          0.500     5.747    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2[3]_i_4_n_0
    SLICE_X30Y92         LUT5 (Prop_lut5_I4_O)        0.124     5.871 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[2]_i_3/O
                         net (fo=1, routed)           0.643     6.514    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[2]_i_3_n_0
    SLICE_X31Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.638 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[2]_i_1/O
                         net (fo=1, routed)           0.000     6.638    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3[2]_i_1_n_0
    SLICE_X31Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.524     9.524    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[2]/C
                         clock pessimism              0.014     9.538    
                         clock uncertainty           -0.035     9.502    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.029     9.531    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.531    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  2.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.118%)  route 0.184ns (46.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.656     0.656    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     0.820 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=33, routed)          0.184     1.005    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/sel0[2]
    SLICE_X26Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.050 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.050    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.844     0.844    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121     0.960    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.588%)  route 0.117ns (45.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.575     0.575    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[0]/Q
                         net (fo=3, routed)           0.117     0.833    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg_n_0_[0]
    SLICE_X28Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.844     0.844    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[0]/C
                         clock pessimism             -0.252     0.592    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.075     0.667    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.211ns (43.734%)  route 0.271ns (56.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.656     0.656    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     0.820 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=33, routed)          0.271     1.092    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.047     1.139 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.139    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.844     0.844    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.131     0.970    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.210ns (43.526%)  route 0.272ns (56.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.656     0.656    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     0.820 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=33, routed)          0.272     1.093    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.046     1.139 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.139    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.844     0.844    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.131     0.970    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.987%)  route 0.136ns (49.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.573     0.573    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X27Y94         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg[0]/Q
                         net (fo=5, routed)           0.136     0.849    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t2_reg_n_0_[0]
    SLICE_X28Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.844     0.844    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X28Y93         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out2_reg[0]/C
                         clock pessimism             -0.234     0.610    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.070     0.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.499%)  route 0.271ns (56.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.656     0.656    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     0.820 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=33, routed)          0.271     1.092    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.137 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.137    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.844     0.844    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121     0.960    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.409%)  route 0.272ns (56.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.656     0.656    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     0.820 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=33, routed)          0.272     1.093    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.138 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.138    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.844     0.844    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.005     0.839    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.120     0.959    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.982%)  route 0.141ns (50.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.575     0.575    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[3]/Q
                         net (fo=3, routed)           0.141     0.857    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg_n_0_[3]
    SLICE_X28Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.843     0.843    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[3]/C
                         clock pessimism             -0.252     0.591    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.070     0.661    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/d_out3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.226ns (33.650%)  route 0.446ns (66.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.577     0.577    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.128     0.705 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=7, routed)           0.446     1.150    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/S_AXI_ARREADY
    SLICE_X26Y100        LUT4 (Prop_lut4_I2_O)        0.098     1.248 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.248    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[4]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                         clock pessimism             -0.005     0.925    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.046    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.575     0.575    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg[3]/Q
                         net (fo=3, routed)           0.122     0.838    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t3_reg_n_0_[3]
    SLICE_X28Y91         LUT6 (Prop_lut6_I3_O)        0.045     0.883 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t4[3]_i_2/O
                         net (fo=1, routed)           0.000     0.883    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t4[3]_i_2_n_0
    SLICE_X28Y91         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.843     0.843    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/s00_axi_aclk
    SLICE_X28Y91         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t4_reg[3]/C
                         clock pessimism             -0.255     0.588    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.092     0.680    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/sorting_i/t4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hw5_i/sorting_0/inst/s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y100  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y100  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y95   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y95   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X26Y98   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y98   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y98   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y96   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y96   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y98   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y98   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y96   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y98   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y100  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y100  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y100  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y100  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y97   hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 1.938ns (32.279%)  route 4.066ns (67.721%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.815     8.066    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.393 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.642     9.035    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X50Y99         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.467    12.646    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X50Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.452    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.004ns  (logic 1.938ns (32.279%)  route 4.066ns (67.721%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.815     8.066    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.393 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.642     9.035    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X50Y99         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.467    12.646    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X50Y99         FDRE (Setup_fdre_C_CE)      -0.169    12.452    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 1.938ns (32.334%)  route 4.056ns (67.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737     3.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.553     5.917    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y96         LUT5 (Prop_lut5_I3_O)        0.124     6.041 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           1.056     7.098    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y94         LUT4 (Prop_lut4_I3_O)        0.153     7.251 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.830     8.081    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.327     8.408 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.617     9.025    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.527    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.649%)  route 0.167ns (47.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.639     0.975    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.167     1.283    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/p_0_in5_in
    SLICE_X46Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.328 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.328    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X46Y98         FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.825     1.191    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y98         FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X46Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.269%)  route 0.127ns (37.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.639     0.975    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=1, routed)           0.127     1.266    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[17]
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.311 r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.311    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X37Y99         FDRE                                         r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.825     1.191    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.048%)  route 0.128ns (37.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.639     0.975    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=1, routed)           0.128     1.267    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[21]
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.312 r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.312    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X37Y99         FDRE                                         r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.825     1.191    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    hw5_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.231ns (45.207%)  route 0.280ns (54.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.556     0.892    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y98         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=1, routed)           0.107     1.140    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg2[1]
    SLICE_X49Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.185 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.173     1.358    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/arithmetic_i/slv_reg2_reg[1]
    SLICE_X49Y103        LUT6 (Prop_lut6_I2_O)        0.045     1.403 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/arithmetic_i/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.403    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X49Y103        FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.910     1.276    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y103        FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.091     1.332    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.888%)  route 0.122ns (35.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.639     0.975    hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=1, routed)           0.122     1.225    hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/hash_i/slv_reg2_reg[31][22]
    SLICE_X40Y99         LUT6 (Prop_lut6_I3_O)        0.098     1.323 r  hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.323    hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X40Y99         FDRE                                         r  hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.825     1.191    hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    hw5_i/hash_0/inst/hash_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.434%)  route 0.143ns (40.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.641     0.977    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.143     1.284    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[3]
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.329 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[3]_i_1/O
                         net (fo=2, routed)           0.000     1.329    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]
    SLICE_X33Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.826     1.192    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y99         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.563%)  route 0.189ns (50.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.638     0.974    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.189     1.304    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/p_0_in3_in
    SLICE_X47Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.349 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.349    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X47Y99         FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.825     1.191    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y99         FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.734%)  route 0.161ns (53.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.658     0.994    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.161     1.296    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y103        SRL16E                                       r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     1.296    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.193    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.556     0.892    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=1, routed)           0.054     1.087    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3[9]
    SLICE_X46Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.132 r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.132    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X46Y96         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.824     1.190    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y96         FDRE                                         r  hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.121     1.026    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.043%)  route 0.193ns (50.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.639     0.975    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=2, routed)           0.193     1.309    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/p_0_in2_in
    SLICE_X44Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.354 r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.354    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X44Y98         FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.825     1.191    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y98         FDRE                                         r  hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    hw5_i/parity_0/inst/parity_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y96    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y95    hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y101   hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y101   hw5_i/arithmetic_0/inst/arithmetic_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y104   hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y95    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    hw5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_100

Setup :          184  Failing Endpoints,  Worst Slack       -3.095ns,  Total Violation     -389.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -3.095ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.345ns  (logic 1.706ns (51.006%)  route 1.639ns (48.994%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 33.526 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.471    35.928    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y97         LUT5 (Prop_lut5_I0_O)        0.124    36.052 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.323    36.375    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526    33.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism              0.114    33.640    
                         clock uncertainty           -0.154    33.486    
    SLICE_X28Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.281    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         33.281    
                         arrival time                         -36.375    
  -------------------------------------------------------------------
                         slack                                 -3.095    

Slack (VIOLATED) :        -2.988ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.269ns  (logic 1.706ns (52.184%)  route 1.563ns (47.816%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 33.522 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.328    35.785    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y97         LUT5 (Prop_lut5_I0_O)        0.124    35.909 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.391    36.300    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X27Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.522    33.522    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.149    33.671    
                         clock uncertainty           -0.154    33.517    
    SLICE_X27Y97         FDRE (Setup_fdre_C_CE)      -0.205    33.312    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         33.312    
                         arrival time                         -36.300    
  -------------------------------------------------------------------
                         slack                                 -2.988    

Slack (VIOLATED) :        -2.939ns  (required time - arrival time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_100 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.220ns  (logic 1.706ns (52.984%)  route 1.514ns (47.016%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 33.522 - 32.000 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 33.031 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.737    33.031    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334    34.365 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.636    35.000    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y96         LUT5 (Prop_lut5_I3_O)        0.124    35.124 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=8, routed)           0.209    35.333    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X26Y96         LUT4 (Prop_lut4_I3_O)        0.124    35.457 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.328    35.785    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X27Y97         LUT5 (Prop_lut5_I0_O)        0.124    35.909 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.342    36.251    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X27Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.522    33.522    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.149    33.671    
                         clock uncertainty           -0.154    33.517    
    SLICE_X27Y98         FDRE (Setup_fdre_C_CE)      -0.205    33.312    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         33.312    
                         arrival time                         -36.251    
  -------------------------------------------------------------------
                         slack                                 -2.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.968%)  route 0.396ns (68.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.577     0.913    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=10, routed)          0.396     1.449    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_araddr[0]
    SLICE_X26Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.494 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.494    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[2]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.200    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.034%)  route 0.413ns (68.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.576     0.912    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y95         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=2, routed)           0.413     1.466    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_araddr[2]
    SLICE_X26Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.511 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.511    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[4]_i_1_n_0
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.200    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.351ns (57.247%)  route 0.262ns (42.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=14, routed)          0.262     1.564    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wdata[13]
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.047     1.126    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.351ns (53.288%)  route 0.308ns (46.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=14, routed)          0.308     1.609    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wdata[9]
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.078     1.157    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.351ns (53.773%)  route 0.302ns (46.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=14, routed)          0.302     1.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wdata[15]
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.071     1.150    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.351ns (52.417%)  route 0.319ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=14, routed)          0.319     1.620    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wdata[8]
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.076     1.155    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.351ns (53.811%)  route 0.301ns (46.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=14, routed)          0.301     1.603    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.047     1.126    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.351ns (51.596%)  route 0.329ns (48.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=14, routed)          0.329     1.631    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wdata[14]
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.075     1.154    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.351ns (53.539%)  route 0.305ns (46.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.614     0.950    hw5_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      0.351     1.301 r  hw5_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=14, routed)          0.305     1.606    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_wdata[10]
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.930     0.930    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y100        FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism             -0.005     0.925    
                         clock uncertainty            0.154     1.079    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.046     1.125    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.460%)  route 0.223ns (54.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.576     0.912    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y95         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=10, routed)          0.223     1.276    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_araddr[1]
    SLICE_X29Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.321 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.321    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0
    SLICE_X29Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.845     0.845    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                         clock pessimism             -0.252     0.593    
                         clock uncertainty            0.154     0.747    
    SLICE_X29Y97         FDRE (Hold_fdre_C_D)         0.092     0.839    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_fpga_0

Setup :           22  Failing Endpoints,  Worst Slack       -1.205ns,  Total Violation       -7.692ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.205ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        4.121ns  (logic 0.779ns (18.902%)  route 3.342ns (81.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.478    10.174 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           2.510    12.684    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[151]
    SLICE_X32Y97         LUT6 (Prop_lut6_I3_O)        0.301    12.985 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.832    13.817    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X41Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.654    12.833    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                         clock pessimism              0.014    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X41Y100        FDRE (Setup_fdre_C_D)       -0.081    12.612    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                 -1.205    

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        4.064ns  (logic 0.580ns (14.271%)  route 3.484ns (85.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    10.152 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           2.793    12.945    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[130]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    13.069 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.691    13.760    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X40Y92         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.478    12.657    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y92         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.114    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)       -0.061    12.556    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                 -1.204    

Slack (VIOLATED) :        -1.189ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        4.052ns  (logic 0.642ns (15.844%)  route 3.410ns (84.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.518    10.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           2.845    13.059    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[156]
    SLICE_X36Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.183 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.565    13.748    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X35Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.481    12.660    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.114    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)       -0.061    12.559    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                 -1.189    

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        3.589ns  (logic 0.897ns (24.991%)  route 2.692ns (75.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.478    10.174 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           1.104    11.278    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[157]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.295    11.573 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2/O
                         net (fo=1, routed)           0.952    12.525    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.124    12.649 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=2, routed)           0.636    13.285    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X35Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.655    12.834    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.014    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X35Y100        FDRE (Setup_fdre_C_D)       -0.040    12.654    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                 -0.631    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        3.373ns  (logic 0.580ns (17.193%)  route 2.793ns (82.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.456    10.152 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           2.793    12.945    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[130]
    SLICE_X45Y98         LUT6 (Prop_lut6_I3_O)        0.124    13.069 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.000    13.069    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X45Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.479    12.658    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y98         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]/C
                         clock pessimism              0.114    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X45Y98         FDRE (Setup_fdre_C_D)        0.029    12.647    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.410ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        3.487ns  (logic 0.642ns (18.411%)  route 2.845ns (81.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.518    10.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           2.845    13.059    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[156]
    SLICE_X36Y103        LUT6 (Prop_lut6_I3_O)        0.124    13.183 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.000    13.183    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X36Y103        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.653    12.832    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y103        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/C
                         clock pessimism              0.014    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X36Y103        FDRE (Setup_fdre_C_D)        0.081    12.773    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                 -0.410    

Slack (VIOLATED) :        -0.395ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        3.238ns  (logic 0.642ns (19.826%)  route 2.596ns (80.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.518    10.214 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           1.909    12.123    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[154]
    SLICE_X37Y103        LUT6 (Prop_lut6_I3_O)        0.124    12.247 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.687    12.934    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X35Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.481    12.660    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.114    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)       -0.081    12.539    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -12.934    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.311ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        3.203ns  (logic 0.897ns (28.005%)  route 2.306ns (71.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.478    10.174 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           1.360    11.534    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[147]
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.295    11.829 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2/O
                         net (fo=1, routed)           0.614    12.444    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_2_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.568 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           0.331    12.899    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X32Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.480    12.659    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.114    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)       -0.031    12.588    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -12.899    
  -------------------------------------------------------------------
                         slack                                 -0.311    

Slack (VIOLATED) :        -0.300ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        3.180ns  (logic 0.842ns (26.477%)  route 2.338ns (73.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 9.699 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.699     9.699    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.419    10.118 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           1.541    11.659    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[141]
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.299    11.958 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_2/O
                         net (fo=1, routed)           0.466    12.424    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_2_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.548 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=2, routed)           0.331    12.879    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X35Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.480    12.659    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                         clock pessimism              0.114    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)       -0.040    12.579    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                 -0.300    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_100 rise@8.000ns)
  Data Path Delay:        3.289ns  (logic 0.779ns (23.687%)  route 2.510ns (76.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns = ( 9.696 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.696     9.696    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y99         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.478    10.174 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           2.510    12.684    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[151]
    SLICE_X32Y97         LUT6 (Prop_lut6_I3_O)        0.301    12.985 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           0.000    12.985    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X32Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.480    12.659    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism              0.114    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)        0.079    12.698    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                 -0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.209ns (20.876%)  route 0.792ns (79.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.574     0.574    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.792     1.530    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[154]
    SLICE_X37Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.575 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     1.575    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X37Y103        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.910     1.276    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y103        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.005     1.271    
                         clock uncertainty            0.154     1.425    
    SLICE_X37Y103        FDRE (Hold_fdre_C_D)         0.091     1.516    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.567ns (31.241%)  route 1.248ns (68.759%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526     1.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.367     1.893 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.646     2.539    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[134]
    SLICE_X31Y98         LUT6 (Prop_lut6_I0_O)        0.100     2.639 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2/O
                         net (fo=1, routed)           0.602     3.241    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I0_O)        0.100     3.341 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=2, routed)           0.000     3.341    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X31Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.699     2.993    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism             -0.149     2.844    
                         clock uncertainty            0.154     2.998    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.269     3.267    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.576ns (32.341%)  route 1.205ns (67.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526     1.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.337     1.863 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.296     2.159    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[143]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.239     2.398 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.909     3.307    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X38Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.652     2.946    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.246     3.232    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.576ns (33.597%)  route 1.138ns (66.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526     1.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.337     1.863 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.296     2.159    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[143]
    SLICE_X28Y98         LUT6 (Prop_lut6_I3_O)        0.239     2.398 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.842     3.240    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X44Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.651     2.945    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X44Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism             -0.114     2.831    
                         clock uncertainty            0.154     2.985    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.180     3.165    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.467ns (26.983%)  route 1.264ns (73.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.525     1.525    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.738     2.630    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[140]
    SLICE_X43Y95         LUT6 (Prop_lut6_I3_O)        0.100     2.730 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.526     3.255    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X40Y92         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.650     2.944    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y92         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism             -0.114     2.830    
                         clock uncertainty            0.154     2.984    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.192     3.176    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.567ns (31.527%)  route 1.231ns (68.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.525     1.525    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.689     2.580    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[136]
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.100     2.680 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2/O
                         net (fo=1, routed)           0.253     2.933    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_2_n_0
    SLICE_X35Y95         LUT6 (Prop_lut6_I0_O)        0.100     3.033 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=2, routed)           0.290     3.323    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X34Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.653     2.947    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism             -0.114     2.833    
                         clock uncertainty            0.154     2.987    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.243     3.230    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.778ns (42.329%)  route 1.060ns (57.671%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526     1.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.337     1.863 f  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=7, routed)           0.377     2.240    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[3]
    SLICE_X31Y98         LUT5 (Prop_lut5_I0_O)        0.241     2.481 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_4/O
                         net (fo=2, routed)           0.296     2.777    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I4_O)        0.100     2.877 f  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=2, routed)           0.387     3.264    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X31Y96         LUT6 (Prop_lut6_I2_O)        0.100     3.364 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     3.364    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.699     2.993    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y96         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]/C
                         clock pessimism             -0.149     2.844    
                         clock uncertainty            0.154     2.998    
    SLICE_X31Y96         FDRE (Hold_fdre_C_D)         0.270     3.268    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.291ns (27.149%)  route 0.781ns (72.851%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.574     0.574    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.148     0.722 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.453     1.175    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[157]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.098     1.273 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2/O
                         net (fo=1, routed)           0.328     1.601    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_2_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.646 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=2, routed)           0.000     1.646    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X32Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        0.912     1.278    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y100        FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                         clock pessimism             -0.005     1.273    
                         clock uncertainty            0.154     1.427    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.547    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.467ns (26.578%)  route 1.290ns (73.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.525     1.525    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.367     1.892 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.738     2.630    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[140]
    SLICE_X43Y95         LUT6 (Prop_lut6_I3_O)        0.100     2.730 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.552     3.282    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X43Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.651     2.945    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y93         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism             -0.114     2.831    
                         clock uncertainty            0.154     2.985    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.192     3.177    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.467ns (26.541%)  route 1.293ns (73.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.526     1.526    hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y98         FDRE                                         r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.367     1.893 r  hw5_i/sorting_0/inst/sorting_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.885     2.778    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[138]
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.100     2.878 r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=2, routed)           0.407     3.285    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X45Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1499, routed)        1.652     2.946    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X45Y97         FDRE                                         r  hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]/C
                         clock pessimism             -0.114     2.832    
                         clock uncertainty            0.154     2.986    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.180     3.166    hw5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.119    





