Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  1 21:03:20 2025
| Host         : LAPTOP-EH5L1GAH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             145 |           32 |
| No           | No                    | Yes                    |             145 |           74 |
| No           | Yes                   | No                     |             198 |           89 |
| Yes          | No                    | No                     |              45 |           16 |
| Yes          | No                    | Yes                    |             300 |           99 |
| Yes          | Yes                   | No                     |             527 |          153 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                                        Enable Signal                                       |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line56/txd_i_2_n_0                                             | sdu_dm_inst/SDU_wyl/nolabel_line56/txd_i_1_n_0                                      |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                                                                     | u_confreg/cpu_resetn_reg                                                            |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                                                                     | u_confreg/cpu_resetn_reg                                                            |                1 |              1 |         1.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_1_n_0                          |                                                                                     |                2 |              4 |         2.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[5]_i_1_n_0                          | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/d_tx[7]_i_1_n_0                   |                2 |              4 |         2.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/cnt[3]_i_1_n_0                           | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/FSM_onehot_curr_state_reg_n_0_[0] |                1 |              4 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line44/sir/cntc[3]_i_1_n_0                                     | sdu_dm_inst/SDU_wyl/nolabel_line44/sir/cntc                                         |                1 |              4 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/cnt[4]_i_2__0_n_0                        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line67/cnt[4]_i_1_n_0                    |                1 |              5 |         5.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line56/cntb[4]_i_1_n_0                                         | sdu_dm_inst/SDU_wyl/nolabel_line56/cntc[5]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/count_DATA                              | u_confreg/cpu_resetn_reg                                                            |                2 |              5 |         2.50 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line264/FSM_sequential_CS[4]_i_1_n_0            | u_confreg/cpu_resetn_reg                                                            |                5 |              5 |         1.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line56/cntc[5]_i_2_n_0                                         | sdu_dm_inst/SDU_wyl/nolabel_line56/cntc[5]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/FSM_onehot_curr_state[5]_i_1_n_0         | u_confreg/cpu_resetn_reg                                                            |                3 |              6 |         2.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/ack_rx_reg_2                             | sdu_dm_inst/SDU_wyl/nolabel_line65/FSM_onehot_curr_state_reg[0]_0                   |                3 |              7 |         2.33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/io_simu[31]_i_2_0[0]                                                         | u_confreg/cpu_resetn_reg                                                            |                2 |              8 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/din_rx[31]_i_2_n_0                       | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/FSM_onehot_curr_state_reg_n_0_[0] |                3 |              8 |         2.67 |
|  SDU_wyl/clk_9600x16        |                                                                                            |                                                                                     |                5 |              8 |         1.60 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line44/sir/E[0]                                                | u_confreg/cpu_resetn_reg                                                            |                2 |              8 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line56/SOR[8]_i_1_n_0                                          |                                                                                     |                2 |              9 |         4.50 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/addr_L[9]_i_1_n_0                       | u_confreg/cpu_resetn_reg                                                            |                2 |             10 |         5.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line369/count_DATA[9]_i_1_n_0                   | u_confreg/cpu_resetn_reg                                                            |                4 |             10 |         2.50 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line44/sir/SIR[8]_i_2_n_0                                      | sdu_dm_inst/SDU_wyl/nolabel_line44/sir/cntc                                         |                3 |             13 |         4.33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            | u_confreg/step0_count0                                                              |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            | u_confreg/step1_count0                                                              |                5 |             20 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/din_rx[31]_i_2_n_0                       | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line50/din_rx[31]_i_1_n_0                |                6 |             24 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/cur_addr                                | u_confreg/cpu_resetn_reg                                                            |               12 |             32 |         2.67 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line217/last_addr_I                             | u_confreg/cpu_resetn_reg                                                            |                8 |             32 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line291/reg_B_1                                 | u_confreg/cpu_resetn_reg                                                            |               10 |             32 |         3.20 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line291/reg_B_3                                 | u_confreg/cpu_resetn_reg                                                            |                7 |             32 |         4.57 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/cur_addr                                | u_confreg/cpu_resetn_reg                                                            |               15 |             32 |         2.13 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line192/last_addr_D                             | u_confreg/cpu_resetn_reg                                                            |               13 |             32 |         2.46 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line350/cur_addr                                | u_confreg/cpu_resetn_reg                                                            |                8 |             32 |         4.00 |
|  SDU_wyl/clk_9600x16        | sdu_dm_inst/SDU_wyl/nolabel_line65/nolabel_line291/reg_B_2                                 | u_confreg/cpu_resetn_reg                                                            |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cr0[31]_i_5_0[0]                                                             | u_confreg/cpu_resetn_reg                                                            |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cpu_resetn_reg[0]                                                            |                                                                                     |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cr1[31]_i_2_1[0]                                                             | u_confreg/cpu_resetn_reg                                                            |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cr1[31]_i_2_0[0]                                                             | u_confreg/cpu_resetn_reg                                                            |               14 |             32 |         2.29 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cr1[31]_i_5_0[0]                                                             | u_confreg/cpu_resetn_reg                                                            |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cr0[31]_i_2_0[0]                                                             | u_confreg/cpu_resetn_reg                                                            |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/io_simu[31]_i_2_1[0]                                                         | u_confreg/cpu_resetn_reg                                                            |               13 |             32 |         2.46 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/led_rg0_data[31]_i_4_0[0]                                                    | u_confreg/cpu_resetn_reg                                                            |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cr6[31]_i_2_0[0]                                                             | u_confreg/cpu_resetn_reg                                                            |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/cr7[31]_i_3_0[0]                                                             | u_confreg/cpu_resetn_reg                                                            |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/timer_clk |                                                                                            | u_confreg/cpu_resetn_reg                                                            |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/led_rg1_data[31]_i_2_0[0]                                                    | u_confreg/cpu_resetn_reg                                                            |                5 |             32 |         6.40 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/led_rg0_data[31]_i_5_0[0]                                                    | u_confreg/cpu_resetn_reg                                                            |               11 |             34 |         3.09 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/E[0]                                                                         | u_confreg/cpu_resetn_reg                                                            |                6 |             34 |         5.67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/led_data[31]_i_6_0[0]                                                        | u_confreg/cpu_resetn_reg                                                            |               12 |             48 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            | u_confreg/cpu_resetn_reg                                                            |               17 |             53 |         3.12 |
|  pll.clk_pll/inst/timer_clk |                                                                                            |                                                                                     |               13 |             67 |         5.15 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            | cpu/reset                                                                           |               58 |             84 |         1.45 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/rf_we                                                                        |                                                                                     |               11 |             88 |         8.00 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0    |                                                                                     |               32 |            128 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0  |                                                                                     |               32 |            128 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0 |                                                                                     |               32 |            128 |         4.00 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0  |                                                                                     |               32 |            128 |         4.00 |
|  SDU_wyl/clk_9600x16        |                                                                                            | u_confreg/cpu_resetn_reg                                                            |               70 |            134 |         1.91 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            |                                                                                     |             1038 |           4166 |         4.01 |
+-----------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+--------------+


