Classic Timing Analyzer report for ReShynth
Mon Feb 21 01:25:23 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'Serck'
  8. Clock Setup: 'pclk'
  9. Clock Setup: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                             ; To                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------+-------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.558 ns                                       ; HREF                                             ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; --         ; pclk     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.817 ns                                      ; InputLayer:ILE|TimingManager:timemanager|line[0] ; TEST2                                           ; VSYNC      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.934 ns                                       ; Serck                                            ; Serot                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.783 ns                                       ; HREF                                             ; InputLayer:ILE|TimingManager:timemanager|Sig_En ; --         ; pclk     ; 0            ;
; Clock Setup: 'pclk'          ; N/A   ; None          ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0]  ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk       ; pclk     ; 0            ;
; Clock Setup: 'Serck'         ; N/A   ; None          ; 170.82 MHz ( period = 5.854 ns )               ; transmittr:transmitter|ShftCount[0]              ; transmittr:transmitter|Datareg[0]               ; Serck      ; Serck    ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[0]                ; clkdivider:clkdivider0|t_count[0]               ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                  ;                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------------------+-------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Serck           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pclk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; VSYNC           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Serck'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 170.82 MHz ( period = 5.854 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 5.145 ns                ;
; N/A   ; 171.12 MHz ( period = 5.844 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 5.135 ns                ;
; N/A   ; 192.79 MHz ( period = 5.187 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 4.478 ns                ;
; N/A   ; 202.47 MHz ( period = 4.939 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 4.230 ns                ;
; N/A   ; 212.04 MHz ( period = 4.716 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 4.007 ns                ;
; N/A   ; 212.13 MHz ( period = 4.714 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 4.005 ns                ;
; N/A   ; 212.18 MHz ( period = 4.713 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 4.004 ns                ;
; N/A   ; 212.27 MHz ( period = 4.711 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 4.002 ns                ;
; N/A   ; 212.59 MHz ( period = 4.704 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 3.995 ns                ;
; N/A   ; 216.87 MHz ( period = 4.611 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 3.902 ns                ;
; N/A   ; 220.31 MHz ( period = 4.539 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 3.830 ns                ;
; N/A   ; 220.41 MHz ( period = 4.537 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 3.828 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 3.827 ns                ;
; N/A   ; 220.56 MHz ( period = 4.534 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 3.825 ns                ;
; N/A   ; 220.90 MHz ( period = 4.527 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 3.818 ns                ;
; N/A   ; 227.07 MHz ( period = 4.404 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 3.695 ns                ;
; N/A   ; 228.89 MHz ( period = 4.369 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 3.660 ns                ;
; N/A   ; 228.94 MHz ( period = 4.368 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 3.659 ns                ;
; N/A   ; 229.04 MHz ( period = 4.366 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 3.657 ns                ;
; N/A   ; 229.41 MHz ( period = 4.359 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 3.650 ns                ;
; N/A   ; 231.43 MHz ( period = 4.321 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 3.612 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 3.603 ns                ;
; N/A   ; 236.57 MHz ( period = 4.227 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 3.518 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 3.350 ns                ;
; N/A   ; 250.00 MHz ( period = 4.000 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 3.291 ns                ;
; N/A   ; 250.13 MHz ( period = 3.998 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 3.289 ns                ;
; N/A   ; 250.19 MHz ( period = 3.997 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 3.288 ns                ;
; N/A   ; 250.31 MHz ( period = 3.995 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 3.286 ns                ;
; N/A   ; 250.75 MHz ( period = 3.988 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 3.279 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 252.46 MHz ( period = 3.961 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 3.252 ns                ;
; N/A   ; 254.26 MHz ( period = 3.933 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 3.224 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 3.223 ns                ;
; N/A   ; 254.39 MHz ( period = 3.931 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 3.222 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 3.212 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 266.31 MHz ( period = 3.755 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 3.046 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns )               ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 3.035 ns                ;
; N/A   ; 267.17 MHz ( period = 3.743 ns )               ; transmittr:transmitter|Datareg[3]   ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 3.034 ns                ;
; N/A   ; 271.15 MHz ( period = 3.688 ns )               ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 2.979 ns                ;
; N/A   ; 278.71 MHz ( period = 3.588 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 2.879 ns                ;
; N/A   ; 278.78 MHz ( period = 3.587 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 2.878 ns                ;
; N/A   ; 279.64 MHz ( period = 3.576 ns )               ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 2.867 ns                ;
; N/A   ; 289.35 MHz ( period = 3.456 ns )               ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.747 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.570 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[10]  ; transmittr:transmitter|Datareg[9]   ; Serck      ; Serck    ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 2.508 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[2]   ; Serck      ; Serck    ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 2.496 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[1]   ; transmittr:transmitter|Datareg[0]   ; Serck      ; Serck    ; None                        ; None                      ; 2.465 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Endflg       ; transmittr:transmitter|Endflg       ; Serck      ; Serck    ; None                        ; None                      ; 2.449 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[9]   ; transmittr:transmitter|Datareg[8]   ; Serck      ; Serck    ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[4]   ; transmittr:transmitter|Datareg[3]   ; Serck      ; Serck    ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[1] ; Serck      ; Serck    ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[2]   ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.060 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[1]   ; Serck      ; Serck    ; None                        ; None                      ; 2.031 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[5]   ; transmittr:transmitter|Datareg[4]   ; Serck      ; Serck    ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[8]   ; transmittr:transmitter|Datareg[7]   ; Serck      ; Serck    ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[0] ; transmittr:transmitter|ShftCount[0] ; Serck      ; Serck    ; None                        ; None                      ; 1.801 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|ShftCount[3] ; Serck      ; Serck    ; None                        ; None                      ; 1.791 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[1] ; transmittr:transmitter|ShftCount[1] ; Serck      ; Serck    ; None                        ; None                      ; 1.788 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[2] ; transmittr:transmitter|ShftCount[2] ; Serck      ; Serck    ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|ShftCount[3] ; transmittr:transmitter|Datareg[10]  ; Serck      ; Serck    ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[7]   ; transmittr:transmitter|Datareg[6]   ; Serck      ; Serck    ; None                        ; None                      ; 1.498 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; transmittr:transmitter|Datareg[6]   ; transmittr:transmitter|Datareg[5]   ; Serck      ; Serck    ; None                        ; None                      ; 1.495 ns                ;
+-------+------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pclk'                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 136.02 MHz ( period = 7.352 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk       ; pclk     ; None                        ; None                      ; 6.643 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 143.02 MHz ( period = 6.992 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk       ; pclk     ; None                        ; None                      ; 6.283 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk       ; pclk     ; None                        ; None                      ; 3.522 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 238.21 MHz ( period = 4.198 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk       ; pclk     ; None                        ; None                      ; 3.489 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk       ; pclk     ; None                        ; None                      ; 3.399 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk       ; pclk     ; None                        ; None                      ; 3.337 ns                ;
; N/A   ; 250.13 MHz ( period = 3.998 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; InputLayer:ILE|TimingManager:timemanager|Sig_En ; pclk       ; pclk     ; None                        ; None                      ; 3.289 ns                ;
; N/A   ; 250.88 MHz ( period = 3.986 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 3.277 ns                ;
; N/A   ; 258.80 MHz ( period = 3.864 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 258.87 MHz ( period = 3.863 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk       ; pclk     ; None                        ; None                      ; 3.055 ns                ;
; N/A   ; 267.31 MHz ( period = 3.741 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 3.032 ns                ;
; N/A   ; 267.38 MHz ( period = 3.740 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 3.031 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk       ; pclk     ; None                        ; None                      ; 3.022 ns                ;
; N/A   ; 274.27 MHz ( period = 3.646 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; InputLayer:ILE|TimingManager:timemanager|Sig_En ; pclk       ; pclk     ; None                        ; None                      ; 2.937 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk       ; pclk     ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 274.65 MHz ( period = 3.641 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk       ; pclk     ; None                        ; None                      ; 2.932 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk       ; pclk     ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk       ; pclk     ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk       ; pclk     ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk       ; pclk     ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk       ; pclk     ; None                        ; None                      ; 2.075 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk       ; pclk     ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk       ; pclk     ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk       ; pclk     ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk       ; pclk     ; None                        ; None                      ; 1.962 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; TEST3~reg0                                      ; TEST3~reg0                                      ; pclk       ; pclk     ; None                        ; None                      ; 1.484 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[0] ; clkdivider:clkdivider0|t_count[0] ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; clkdivider:clkdivider0|t_count[1] ; clkdivider:clkdivider0|t_count[1] ; clk        ; clk      ; None                        ; None                      ; 1.484 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------+
; tsu                                                                                                    ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                              ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk     ;
; N/A   ; None         ; 1.558 ns   ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk     ;
; N/A   ; None         ; -0.311 ns  ; VSYNC ; transmittr:transmitter|Datareg[0]               ; Serck    ;
; N/A   ; None         ; -2.229 ns  ; HREF  ; InputLayer:ILE|TimingManager:timemanager|Sig_En ; pclk     ;
+-------+--------------+------------+-------+-------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+--------------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                             ; To    ; From Clock ;
+-------+--------------+------------+--------------------------------------------------+-------+------------+
; N/A   ; None         ; 15.817 ns  ; InputLayer:ILE|TimingManager:timemanager|line[0] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 15.798 ns  ; InputLayer:ILE|TimingManager:timemanager|line[3] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 15.568 ns  ; InputLayer:ILE|TimingManager:timemanager|line[6] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 15.399 ns  ; InputLayer:ILE|TimingManager:timemanager|line[8] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 15.237 ns  ; InputLayer:ILE|TimingManager:timemanager|line[7] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 14.852 ns  ; InputLayer:ILE|TimingManager:timemanager|line[5] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 14.844 ns  ; InputLayer:ILE|TimingManager:timemanager|line[2] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 14.786 ns  ; InputLayer:ILE|TimingManager:timemanager|line[4] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 14.621 ns  ; InputLayer:ILE|TimingManager:timemanager|line[1] ; TEST2 ; VSYNC      ;
; N/A   ; None         ; 14.406 ns  ; TEST3~reg0                                       ; TEST3 ; pclk       ;
; N/A   ; None         ; 12.289 ns  ; transmittr:transmitter|Endflg                    ; Serot ; Serck      ;
; N/A   ; None         ; 12.110 ns  ; InputLayer:ILE|TimingManager:timemanager|Sig_En  ; enasg ; pclk       ;
; N/A   ; None         ; 11.925 ns  ; transmittr:transmitter|Datareg[0]                ; Serot ; Serck      ;
; N/A   ; None         ; 8.940 ns   ; clkdivider:clkdivider0|t_count[1]                ; xclk  ; clk        ;
+-------+--------------+------------+--------------------------------------------------+-------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To            ;
+-------+-------------------+-----------------+-------+---------------+
; N/A   ; None              ; 9.934 ns        ; Serck ; Serot         ;
; N/A   ; None              ; 7.269 ns        ; VSYNC ; PixParaBus[0] ;
; N/A   ; None              ; 7.059 ns        ; VSYNC ; NVSYNCbg      ;
; N/A   ; None              ; 4.901 ns        ; HREF  ; NREFbg        ;
+-------+-------------------+-----------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; th                                                                                                           ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                              ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+
; N/A           ; None        ; 2.783 ns  ; HREF  ; InputLayer:ILE|TimingManager:timemanager|Sig_En ; pclk     ;
; N/A           ; None        ; 0.865 ns  ; VSYNC ; transmittr:transmitter|Datareg[0]               ; Serck    ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[8] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[0] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[7] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[4] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[6] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[5] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[3] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[2] ; pclk     ;
; N/A           ; None        ; -1.004 ns ; HREF  ; InputLayer:ILE|TimingManager:timemanager|foo[1] ; pclk     ;
+---------------+-------------+-----------+-------+-------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Mon Feb 21 01:25:22 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ReShynth -c ReShynth
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Serck" is an undefined clock
    Info: Assuming node "pclk" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "VSYNC" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clkdivider:clkdivider0|t_count[0]" as buffer
    Info: Detected ripple clock "InputLayer:ILE|TimingManager:timemanager|Sig_En" as buffer
Info: Clock "Serck" has Internal fmax of 170.82 MHz between source register "transmittr:transmitter|ShftCount[0]" and destination register "transmittr:transmitter|Datareg[0]" (period= 5.854 ns)
    Info: + Longest register to register delay is 5.145 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N4; Fanout = 6; REG Node = 'transmittr:transmitter|ShftCount[0]'
        Info: 2: + IC(1.873 ns) + CELL(0.914 ns) = 2.787 ns; Loc. = LC_X5_Y4_N4; Fanout = 2; COMB Node = 'transmittr:transmitter|Equal0~0'
        Info: 3: + IC(1.767 ns) + CELL(0.591 ns) = 5.145 ns; Loc. = LC_X5_Y4_N2; Fanout = 1; REG Node = 'transmittr:transmitter|Datareg[0]'
        Info: Total cell delay = 1.505 ns ( 29.25 % )
        Info: Total interconnect delay = 3.640 ns ( 70.75 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Serck" to destination register is 5.898 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'
            Info: 2: + IC(3.848 ns) + CELL(0.918 ns) = 5.898 ns; Loc. = LC_X5_Y4_N2; Fanout = 1; REG Node = 'transmittr:transmitter|Datareg[0]'
            Info: Total cell delay = 2.050 ns ( 34.76 % )
            Info: Total interconnect delay = 3.848 ns ( 65.24 % )
        Info: - Longest clock path from clock "Serck" to source register is 5.898 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'
            Info: 2: + IC(3.848 ns) + CELL(0.918 ns) = 5.898 ns; Loc. = LC_X6_Y4_N4; Fanout = 6; REG Node = 'transmittr:transmitter|ShftCount[0]'
            Info: Total cell delay = 2.050 ns ( 34.76 % )
            Info: Total interconnect delay = 3.848 ns ( 65.24 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "pclk" has Internal fmax of 136.02 MHz between source register "InputLayer:ILE|TimingManager:timemanager|foo[0]" and destination register "InputLayer:ILE|TimingManager:timemanager|foo[8]" (period= 7.352 ns)
    Info: + Longest register to register delay is 6.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]'
        Info: 2: + IC(2.026 ns) + CELL(0.511 ns) = 2.537 ns; Loc. = LC_X3_Y5_N4; Fanout = 1; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~4'
        Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 3.271 ns; Loc. = LC_X3_Y5_N5; Fanout = 9; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~5'
        Info: 4: + IC(1.612 ns) + CELL(1.760 ns) = 6.643 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
        Info: Total cell delay = 2.471 ns ( 37.20 % )
        Info: Total interconnect delay = 4.172 ns ( 62.80 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "pclk" to destination register is 7.487 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
            Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
            Info: Total cell delay = 2.050 ns ( 27.38 % )
            Info: Total interconnect delay = 5.437 ns ( 72.62 % )
        Info: - Longest clock path from clock "pclk" to source register is 7.487 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
            Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N0; Fanout = 5; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]'
            Info: Total cell delay = 2.050 ns ( 27.38 % )
            Info: Total interconnect delay = 5.437 ns ( 72.62 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "clk" Internal fmax is restricted to 304.04 MHz between source register "clkdivider:clkdivider0|t_count[0]" and destination register "clkdivider:clkdivider0|t_count[0]"
    Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.502 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
            Info: 2: + IC(0.911 ns) + CELL(0.591 ns) = 1.502 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
            Info: Total cell delay = 0.591 ns ( 39.35 % )
            Info: Total interconnect delay = 0.911 ns ( 60.65 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.302 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
                Info: Total cell delay = 2.081 ns ( 63.02 % )
                Info: Total interconnect delay = 1.221 ns ( 36.98 % )
            Info: - Longest clock path from clock "clk" to source register is 3.302 ns
                Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(1.221 ns) + CELL(0.918 ns) = 3.302 ns; Loc. = LC_X1_Y5_N2; Fanout = 2; REG Node = 'clkdivider:clkdivider0|t_count[0]'
                Info: Total cell delay = 2.081 ns ( 63.02 % )
                Info: Total interconnect delay = 1.221 ns ( 36.98 % )
        Info: + Micro clock to output delay of source is 0.376 ns
        Info: + Micro setup delay of destination is 0.333 ns
Info: No valid register-to-register data paths exist for clock "VSYNC"
Info: tsu for register "InputLayer:ILE|TimingManager:timemanager|foo[8]" (data pin = "HREF", clock pin = "pclk") is 1.558 ns
    Info: + Longest pin to register delay is 8.712 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'
        Info: 2: + IC(2.734 ns) + CELL(0.740 ns) = 4.606 ns; Loc. = LC_X3_Y5_N4; Fanout = 1; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~4'
        Info: 3: + IC(0.534 ns) + CELL(0.200 ns) = 5.340 ns; Loc. = LC_X3_Y5_N5; Fanout = 9; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|foo[0]~5'
        Info: 4: + IC(1.612 ns) + CELL(1.760 ns) = 8.712 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
        Info: Total cell delay = 3.832 ns ( 43.99 % )
        Info: Total interconnect delay = 4.880 ns ( 56.01 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "pclk" to destination register is 7.487 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
        Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y4_N8; Fanout = 3; REG Node = 'InputLayer:ILE|TimingManager:timemanager|foo[8]'
        Info: Total cell delay = 2.050 ns ( 27.38 % )
        Info: Total interconnect delay = 5.437 ns ( 72.62 % )
Info: tco from clock "VSYNC" to destination pin "TEST2" through register "InputLayer:ILE|TimingManager:timemanager|line[0]" is 15.817 ns
    Info: + Longest clock path from clock "VSYNC" to source register is 7.438 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 12; CLK Node = 'VSYNC'
        Info: 2: + IC(5.388 ns) + CELL(0.918 ns) = 7.438 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'InputLayer:ILE|TimingManager:timemanager|line[0]'
        Info: Total cell delay = 2.050 ns ( 27.56 % )
        Info: Total interconnect delay = 5.388 ns ( 72.44 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 8.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N8; Fanout = 6; REG Node = 'InputLayer:ILE|TimingManager:timemanager|line[0]'
        Info: 2: + IC(2.603 ns) + CELL(0.740 ns) = 3.343 ns; Loc. = LC_X7_Y5_N8; Fanout = 1; COMB Node = 'InputLayer:ILE|TimingManager:timemanager|Equal0~2'
        Info: 3: + IC(2.338 ns) + CELL(2.322 ns) = 8.003 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'TEST2'
        Info: Total cell delay = 3.062 ns ( 38.26 % )
        Info: Total interconnect delay = 4.941 ns ( 61.74 % )
Info: Longest tpd from source pin "Serck" to destination pin "Serot" is 9.934 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 17; CLK Node = 'Serck'
    Info: 2: + IC(3.505 ns) + CELL(0.740 ns) = 5.377 ns; Loc. = LC_X5_Y4_N1; Fanout = 1; COMB Node = 'transmittr:transmitter|SrialData~0'
    Info: 3: + IC(2.235 ns) + CELL(2.322 ns) = 9.934 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'Serot'
    Info: Total cell delay = 4.194 ns ( 42.22 % )
    Info: Total interconnect delay = 5.740 ns ( 57.78 % )
Info: th for register "InputLayer:ILE|TimingManager:timemanager|Sig_En" (data pin = "HREF", clock pin = "pclk") is 2.783 ns
    Info: + Longest clock path from clock "pclk" to destination register is 7.487 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 10; CLK Node = 'pclk'
        Info: 2: + IC(5.437 ns) + CELL(0.918 ns) = 7.487 ns; Loc. = LC_X3_Y5_N2; Fanout = 4; REG Node = 'InputLayer:ILE|TimingManager:timemanager|Sig_En'
        Info: Total cell delay = 2.050 ns ( 27.38 % )
        Info: Total interconnect delay = 5.437 ns ( 72.62 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.925 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'HREF'
        Info: 2: + IC(2.732 ns) + CELL(1.061 ns) = 4.925 ns; Loc. = LC_X3_Y5_N2; Fanout = 4; REG Node = 'InputLayer:ILE|TimingManager:timemanager|Sig_En'
        Info: Total cell delay = 2.193 ns ( 44.53 % )
        Info: Total interconnect delay = 2.732 ns ( 55.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Mon Feb 21 01:25:23 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


