# RTL-Verilog
My Practice for Verilog
Day 1: 
