$date
	Sun Jul 09 15:37:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Mealy_tb $end
$var wire 1 ! z $end
$var reg 1 " Clk $end
$var reg 1 # Rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " Clock $end
$var wire 1 # Reset $end
$var wire 1 $ x $end
$var parameter 32 % S0 $end
$var parameter 32 & S1 $end
$var parameter 32 ' S2 $end
$var parameter 32 ( S3 $end
$var reg 2 ) NS [1:0] $end
$var reg 2 * PS [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0x )
x$
1#
0"
0!
$end
#5
1"
#10
0"
#12
b0 )
1$
#15
1"
0#
#20
0"
#22
b1 )
0$
#25
b1 *
1"
#30
0"
#35
1"
#40
0"
#42
b10 )
1$
#45
b11 )
b10 *
1"
#50
0"
#52
b1 )
0$
#55
b1 *
1"
#60
0"
#62
b10 )
1$
#65
b11 )
b10 *
1"
#70
0"
#75
b0 )
1!
b11 *
1"
#80
0"
#82
b1 )
0$
#85
0!
b1 *
1"
#90
0"
#92
b10 )
1$
#95
b11 )
b10 *
1"
#100
0"
#102
b1 )
0$
#105
b1 *
1"
#110
0"
#115
1"
#120
0"
#122
b10 )
1$
#125
b11 )
b10 *
1"
#130
0"
#132
