US  	US  	 PRP	O
20070002229  	20070002229  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11319360  	11319360  	 CD	O
20051229  	20051229  	 CD	O
11  	11  	 CD	O
KR  	KR  	 CD	B-NP
10-2005-0058916  	10-2005-0058916  	 CD	O
20050630  	20050630  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
G  	G  	 NNP	O
02  	02  	 CD	O
F  	F  	 NN	O
1  	1  	 CD	O
1335  	1335  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
349117000  	349117000  	 CD	O
Liquid  	Liquid  	 NN	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
and  	and  	 CC	O
fabrication  	fabrication  	 NN	B-NP
method  	method  	 NN	I-NP
thereof  	thereof  	 VBD	O
Lee  	Lee  	 NNP	O
Kew  	Kew  	 NNP	O
Seung  	Seung  	 NNPS	O
Seoul  	Seoul  	 NNP	B-NP
KR  	KR  	 NNPS	I-NP
Gyeongsangbuk-do  	Gyeongsangbuk-do  	 UH	O
KR  	KR  	 UH	O
901  	901  	 CD	O
15TH  	15TH  	 CD	O
STREET  	STREET  	 NNP	O
N.W.  	N.W.  	 NNP	O
SUITE  	SUITE  	 NNP	O
900  	900  	 CD	O
WASHINGTON  	WASHINGTON  	 NNP	B-NP
DC  	DC  	 NNP	I-NP
20005  	20005  	 CD	O
US  	US  	 NNP	O
Seoul  	Seoul  	 NNP	B-NP
KR  	KR  	 NNPS	I-NP
A  	A  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
having  	having  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
arranged  	arranged  	 VBD	O
vertically  	vertically  	 RB	O
and  	and  	 CC	O
horizontally  	horizontally  	 RB	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
defining  	defining  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
partially  	partially  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
claims  	claims  	 VBZ	O
the  	the  	 DT	O
benefit  	benefit  	 NN	O
of  	of  	 IN	O
Korean  	Korean  	 NNP	O
Patent  	Patent  	 NNP	O
Application  	Application  	 NNP	O
No.  	No.  	 NNP	O
58916 	58916 	 CD	O
/ 	/ 	 CD	O
2005  	2005  	 CD	O
filed  	filed  	 VBN	O
in  	in  	 IN	O
Korea  	Korea  	 NNP	B-NP
on  	on  	 IN	O
Jun.  	Jun.  	 CD	O
30 	30 	 CD	O
,  	,  	 ,	O
2005 	2005 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
hereby  	hereby  	 VBN	O
incorporated  	incorporated  	 VBN	O
by  	by  	 IN	O
reference  	reference  	 NN	O
in  	in  	 IN	O
its  	its  	 PRP$	O
entirety 	entirety 	 NN	O
.  	.  	 .	O
1 	1 	 LS	O
.  	.  	 .	O
Field  	Field  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
Invention  	Invention  	 NNPS	O
The  	The  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
relates  	relates  	 VBZ	O
to  	to  	 TO	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
( 	( 	 -LRB-	O
LCD 	LCD 	 NNP	B-NP
)  	)  	 -RRB-	O
device  	device  	 NN	O
and 	and 	 CC	O
,  	,  	 ,	O
more  	more  	 RBR	O
particularly 	particularly 	 RB	O
,  	,  	 ,	O
to  	to  	 TO	O
an  	an  	 DT	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
fabrication  	fabrication  	 NN	B-NP
method  	method  	 NN	I-NP
thereof 	thereof 	 NN	O
.  	.  	 .	O
Although  	Although  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
suitable  	suitable  	 VBN	O
for  	for  	 IN	O
a  	a  	 DT	O
wide  	wide  	 JJ	O
scope  	scope  	 NN	O
of  	of  	 IN	O
applications 	applications 	 NNS	B-NP
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
particularly  	particularly  	 RB	O
suitable  	suitable  	 JJ	O
for  	for  	 IN	O
improving  	improving  	 VBG	O
a  	a  	 DT	O
residual  	residual  	 JJ	B-NP
image  	image  	 NN	I-NP
level  	level  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
LCD  	LCD  	 NNP	B-NP
device 	device 	 NN	I-NP
.  	.  	 .	O
2 	2 	 LS	O
.  	.  	 .	O
Description  	Description  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
Related  	Related  	 NNP	O
Art  	Art  	 NNP	O
In  	In  	 IN	O
general 	general 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
display  	display  	 NN	B-NP
device  	device  	 NN	I-NP
in  	in  	 IN	O
which  	which  	 WDT	O
data  	data  	 NNS	O
signals  	signals  	 VBZ	O
corresponding  	corresponding  	 JJ	O
to  	to  	 TO	O
image  	image  	 NN	B-NP
information  	information  	 NN	I-NP
is  	is  	 VBZ	O
supplied  	supplied  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
matrix  	matrix  	 NN	B-NP
of  	of  	 IN	I-NP
pixels 	pixels 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
data  	data  	 NN	O
signals  	signals  	 NNS	O
control  	control  	 VBP	O
optical  	optical  	 JJ	B-NP
transmittance  	transmittance  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pixels  	pixels  	 NN	I-NP
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
display  	display  	 VB	O
images 	images 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
in  	in  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
pixels  	pixels  	 NNS	B-NP
are  	are  	 VBP	O
arranged  	arranged  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
matrix  	matrix  	 NN	B-NP
and  	and  	 CC	O
a  	a  	 DT	O
driving  	driving  	 NN	B-NP
part  	part  	 NN	I-NP
for  	for  	 IN	O
driving  	driving  	 VBG	O
the  	the  	 DT	O
pixels 	pixels 	 NN	B-NP
.  	.  	 .	O
The  	The  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
includes  	includes  	 VBZ	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NN	O
on  	on  	 IN	O
which  	which  	 WDT	O
a  	a  	 DT	O
thin  	thin  	 JJ	B-NP
film  	film  	 NN	I-NP
transistor  	transistor  	 NNS	I-NP
( 	( 	 -LRB-	O
TFT 	TFT 	 NNP	B-NP
)  	)  	 -RRB-	O
array  	array  	 NN	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
and  	and  	 CC	O
a  	a  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate  	substrate  	 NN	I-NP
on  	on  	 IN	O
which  	which  	 WDT	O
color  	color  	 NN	B-NP
filters  	filters  	 NNS	I-NP
are  	are  	 VBP	O
formed 	formed 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
TFT  	TFT  	 NNP	B-NP
array  	array  	 NN	I-NP
substrate  	substrate  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
array  	array  	 NN	I-NP
substrate  	substrate  	 NNS	I-NP
are  	are  	 VBP	O
attached  	attached  	 VBN	O
to  	to  	 TO	O
each  	each  	 DT	O
other  	other  	 JJ	O
with  	with  	 IN	O
a  	a  	 DT	O
uniform  	uniform  	 JJ	O
cell  	cell  	 NN	O
gap  	gap  	 NN	O
maintained  	maintained  	 VBD	O
therebetween  	therebetween  	 VBN	O
with  	with  	 IN	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
layer  	layer  	 NN	I-NP
positioned  	positioned  	 VBN	O
within  	within  	 IN	O
the  	the  	 DT	O
cell  	cell  	 NN	O
gap 	gap 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate  	substrate  	 NNS	I-NP
are  	are  	 VBP	O
attached  	attached  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
seal  	seal  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
along  	along  	 IN	O
an  	an  	 DT	O
outer  	outer  	 JJ	O
edge  	edge  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
pixel  	pixel  	 JJ	B-NP
part 	part 	 NN	I-NP
.  	.  	 .	O
Alignment  	Alignment  	 JJ	B-NP
films  	films  	 NNS	I-NP
are  	are  	 VBP	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
surfaces  	surfaces  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate  	substrate  	 NNS	I-NP
that  	that  	 WDT	O
face  	face  	 VBP	O
each  	each  	 DT	O
other 	other 	 JJ	O
.  	.  	 .	O
The  	The  	 DT	O
alignment  	alignment  	 JJ	B-NP
films  	films  	 NNS	I-NP
are  	are  	 VBP	O
rubbed  	rubbed  	 VBN	O
to  	to  	 TO	O
make  	make  	 VB	O
liquid  	liquid  	 JJ	B-NP
crystals  	crystals  	 NNS	I-NP
be  	be  	 VB	O
arranged  	arranged  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
direction 	direction 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
polarization  	polarization  	 JJ	B-NP
film  	film  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
retardation  	retardation  	 JJ	B-NP
film  	film  	 NN	I-NP
are  	are  	 VBP	O
provided  	provided  	 VBN	O
on  	on  	 IN	O
each  	each  	 DT	O
outer  	outer  	 JJ	O
surface  	surface  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
TFT  	TFT  	 NNP	B-NP
array  	array  	 NN	I-NP
substrate  	substrate  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate 	substrate 	 NN	I-NP
.  	.  	 .	O
By  	By  	 IN	O
selectively  	selectively  	 RB	O
constructing  	constructing  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
components 	components 	 NNS	O
,  	,  	 ,	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
can  	can  	 MD	O
have  	have  	 VB	O
high  	high  	 JJ	O
luminance  	luminance  	 NN	B-NP
and  	and  	 CC	O
good  	good  	 JJ	O
contrast  	contrast  	 NN	B-NP
characteristics  	characteristics  	 NNS	I-NP
by  	by  	 IN	O
changing  	changing  	 VBG	O
the  	the  	 DT	O
direction  	direction  	 NN	O
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
refracting  	refracting  	 VBG	O
the  	the  	 DT	O
proceeding  	proceeding  	 NN	B-NP
light 	light 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
plan  	plan  	 NN	B-NP
view  	view  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
related  	related  	 JJ	O
art  	art  	 NN	B-NP
LCD  	LCD  	 NNP	I-NP
device 	device 	 NN	I-NP
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
35  	35  	 CD	O
having  	having  	 VBG	B-NP
pixels  	pixels  	 NNS	I-NP
arranged  	arranged  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
matrix  	matrix  	 NN	B-NP
for  	for  	 IN	O
displaying  	displaying  	 VBG	O
an  	an  	 DT	O
image 	image 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
gate  	gate  	 NN	O
pad  	pad  	 NN	O
part  	part  	 NN	O
31  	31  	 CD	O
electrically  	electrically  	 NNS	O
connected  	connected  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
lines  	lines  	 NNS	O
16  	16  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
35 	35 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
data  	data  	 NN	O
pad  	pad  	 NN	O
part  	part  	 NN	O
32  	32  	 CD	O
electrically  	electrically  	 NNS	O
connected  	connected  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
17  	17  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
35 	35 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
gate  	gate  	 NN	O
pad  	pad  	 NN	O
part  	part  	 NN	O
31  	31  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
data  	data  	 NN	O
pad  	pad  	 NN	O
part  	part  	 NN	O
32  	32  	 CD	O
are  	are  	 VBP	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
an  	an  	 DT	O
edge  	edge  	 NN	B-NP
portion  	portion  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 VBD	O
10 	10 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
not  	not  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
color  	color  	 NN	O
filter  	filter  	 VBD	O
substrate  	substrate  	 CD	O
5 	5 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
gate  	gate  	 NN	O
pad  	pad  	 NN	O
part  	part  	 NN	O
31  	31  	 CD	O
supplies  	supplies  	 NNS	O
a  	a  	 DT	O
scan  	scan  	 JJ	O
signal  	signal  	 NN	O
from  	from  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
driving  	driving  	 VBG	B-NP
unit  	unit  	 NN	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
lines  	lines  	 NNS	O
16  	16  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
35 	35 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
data  	data  	 NN	O
pad  	pad  	 NN	O
part  	part  	 NN	O
32  	32  	 CD	O
supplies  	supplies  	 NNS	O
image  	image  	 NN	B-NP
information  	information  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
data  	data  	 NNS	O
driving  	driving  	 VBG	B-NP
unit  	unit  	 NN	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
to  	to  	 TO	O
the  	the  	 DT	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
17  	17  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
35 	35 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
17  	17  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
gate  	gate  	 NN	O
lines  	lines  	 NNS	O
16  	16  	 CD	O
are  	are  	 VBP	O
arranged  	arranged  	 VBN	O
to  	to  	 TO	O
cross  	cross  	 VB	O
each  	each  	 DT	O
other  	other  	 JJ	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 VBD	O
10  	10  	 CD	O
to  	to  	 TO	O
define  	define  	 VB	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
.  	.  	 .	O
A  	A  	 DT	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NNS	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
and  	and  	 CC	O
pixel  	pixel  	 JJ	B-NP
electrodes  	electrodes  	 NNS	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
are  	are  	 VBP	O
provided  	provided  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
defined  	defined  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
17  	17  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
gate  	gate  	 NN	O
lines 	lines 	 NNS	O
.  	.  	 .	O
Although  	Although  	 IN	O
not  	not  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
,  	,  	 ,	O
color  	color  	 NN	B-NP
filters  	filters  	 NNS	I-NP
for  	for  	 IN	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
pixels  	pixels  	 NNS	B-NP
are  	are  	 VBP	O
separated  	separated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
black  	black  	 JJ	O
matrix 	matrix 	 NN	B-NP
.  	.  	 .	O
Further 	Further 	 RB	O
,  	,  	 ,	O
a  	a  	 DT	O
common  	common  	 JJ	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
a  	a  	 DT	O
counter  	counter  	 JJ	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pixel  	pixel  	 JJ	I-NP
electrode  	electrode  	 NNS	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 VBD	O
10 	10 	 CD	O
,  	,  	 ,	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
color  	color  	 NN	O
filter  	filter  	 VBD	O
substrate  	substrate  	 CD	O
5 	5 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
certain  	certain  	 JJ	O
cell  	cell  	 NN	O
gap  	gap  	 NN	O
is  	is  	 VBZ	O
maintained  	maintained  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
color  	color  	 NN	O
filter  	filter  	 VBD	O
substrate  	substrate  	 CD	O
10  	10  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 VBD	O
5  	5  	 CD	O
by  	by  	 IN	O
spacers  	spacers  	 NNS	B-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
color  	color  	 NN	O
filter  	filter  	 VBD	O
substrate  	substrate  	 CD	O
10  	10  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 VBD	O
5  	5  	 CD	O
are  	are  	 VBP	O
attached  	attached  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
seal  	seal  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
50  	50  	 CD	O
formed  	formed  	 VBN	O
along  	along  	 IN	O
an  	an  	 DT	O
outer  	outer  	 JJ	O
edge  	edge  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
35 	35 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
such  	such  	 PDT	O
an  	an  	 DT	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1 	1 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
general 	general 	 JJ	O
,  	,  	 ,	O
parasitic  	parasitic  	 FW	B-NP
capacitance  	capacitance  	 FW	I-NP
( 	( 	 -LRB-	O
Cgd 	Cgd 	 NNP	B-NP
)  	)  	 -RRB-	O
is  	is  	 VBZ	O
generated  	generated  	 VBN	O
where  	where  	 WRB	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
overlap  	overlap  	 NNS	I-NP
and 	and 	 CC	O
/ 	/ 	 NNP	O
or  	or  	 CC	O
where  	where  	 WRB	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 NNS	O
and  	and  	 CC	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
TFT  	TFT  	 NNP	I-NP
overlap 	overlap 	 NN	I-NP
.  	.  	 .	O
This  	This  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NN	I-NP
causes  	causes  	 VBZ	O
a  	a  	 DT	O
change  	change  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
by  	by  	 IN	O
an  	an  	 DT	O
amount  	amount  	 NN	O
equaling  	equaling  	 VBG	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vp 	Vp 	 NNP	B-NP
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
called  	called  	 VBN	O
a  	a  	 DT	O
level  	level  	 NN	B-NP
shift  	shift  	 NN	I-NP
voltage  	voltage  	 NNS	I-NP
or  	or  	 CC	O
a  	a  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
capacity  	capacity  	 NN	O
of  	of  	 IN	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
to  	to  	 TO	O
maintain  	maintain  	 VB	O
proper  	proper  	 JJ	O
orientation  	orientation  	 JJ	O
degrade  	degrade  	 NN	O
when  	when  	 WRB	O
a  	a  	 DT	O
DC  	DC  	 NNP	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
across  	across  	 IN	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
in  	in  	 IN	O
one  	one  	 CD	O
direction  	direction  	 NN	O
for  	for  	 IN	O
a  	a  	 DT	O
long  	long  	 JJ	O
time 	time 	 NN	O
.  	.  	 .	O
Accordingly 	Accordingly 	 RB	O
,  	,  	 ,	O
when  	when  	 WRB	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
is  	is  	 VBZ	O
driven 	driven 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
polarity  	polarity  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
applied  	applied  	 JJ	O
voltage  	voltage  	 NN	O
must  	must  	 MD	O
be  	be  	 VB	O
periodically  	periodically  	 RB	O
changed 	changed 	 VBN	O
.  	.  	 .	O
Due  	Due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
DC  	DC  	 NNP	B-NP
component  	component  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
component  	component  	 NN	I-NP
remains  	remains  	 VBZ	O
that  	that  	 WDT	O
causes  	causes  	 VBZ	O
bad  	bad  	 JJ	O
effects 	effects 	 NNS	O
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
flickering 	flickering 	 NN	O
,  	,  	 ,	O
residual  	residual  	 JJ	B-NP
screen  	screen  	 NN	I-NP
images  	images  	 NNS	I-NP
and  	and  	 CC	O
non-uniform  	non-uniform  	 JJ	B-NP
screen  	screen  	 NN	I-NP
brightness 	brightness 	 NN	I-NP
.  	.  	 .	O
Each  	Each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
TFTs  	TFTs  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
have  	have  	 VBP	O
a  	a  	 DT	O
different  	different  	 JJ	O
kickback  	kickback  	 NNS	B-NP
voltage  	voltage  	 VBP	I-NP
depending  	depending  	 VBG	O
on  	on  	 IN	O
their  	their  	 PRP$	O
positions  	positions  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
because  	because  	 IN	O
the  	the  	 DT	O
amount  	amount  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
DC  	DC  	 NNP	B-NP
component  	component  	 NN	I-NP
remaining  	remaining  	 VBG	O
in  	in  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
is  	is  	 VBZ	O
different  	different  	 JJ	O
across  	across  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
non-uniform  	non-uniform  	 JJ	B-NP
residual  	residual  	 JJ	I-NP
image  	image  	 NN	I-NP
is  	is  	 VBZ	O
generated 	generated 	 VBN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
graph  	graph  	 NN	O
showing  	showing  	 VBG	B-NP
variation  	variation  	 NN	I-NP
values  	values  	 NNS	I-NP
of  	of  	 IN	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
each  	each  	 DT	O
position  	position  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
as  	as  	 IN	O
simulated  	simulated  	 NN	O
by  	by  	 IN	O
a  	a  	 DT	O
computer 	computer 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
points  	points  	 VBZ	O
indicated  	indicated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
diamond  	diamond  	 NN	O
shape  	shape  	 NN	O
and  	and  	 CC	O
square  	square  	 JJ	O
shape  	shape  	 NN	B-NP
show  	show  	 NN	I-NP
variation  	variation  	 NN	I-NP
values  	values  	 NNS	I-NP
of  	of  	 IN	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
each  	each  	 DT	O
position  	position  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
computer  	computer  	 NN	B-NP
simulation  	simulation  	 NN	I-NP
while  	while  	 IN	O
points  	points  	 NNS	O
indicated  	indicated  	 VBD	O
by  	by  	 IN	O
a  	a  	 DT	O
triangular  	triangular  	 JJ	B-NP
shape  	shape  	 NN	I-NP
show  	show  	 VBP	O
an  	an  	 DT	O
average  	average  	 JJ	O
value  	value  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
simulation  	simulation  	 JJ	B-NP
results 	results 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
X  	X  	 NN	O
axis  	axis  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
graph  	graph  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
indicates  	indicates  	 VBZ	O
a  	a  	 DT	O
relative  	relative  	 JJ	B-NP
position  	position  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
Y  	Y  	 NN	B-NP
axis  	axis  	 NN	I-NP
indicates  	indicates  	 VBZ	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
common  	common  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
other  	other  	 JJ	O
words 	words 	 NNS	O
,  	,  	 ,	O
the  	the  	 DT	O
left  	left  	 JJ	O
side  	side  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
X  	X  	 NN	O
axis  	axis  	 NN	O
refers  	refers  	 VBZ	O
to  	to  	 TO	O
the  	the  	 DT	O
left  	left  	 JJ	O
side  	side  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
while  	while  	 IN	O
the  	the  	 DT	O
right  	right  	 JJ	O
side  	side  	 NN	O
of  	of  	 IN	O
X  	X  	 NNP	O
axis  	axis  	 NN	O
refers  	refers  	 VBZ	O
to  	to  	 TO	O
the  	the  	 DT	O
right  	right  	 JJ	O
side  	side  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
common  	common  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
not  	not  	 RB	O
consistent  	consistent  	 JJ	O
across  	across  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
More  	More  	 RBR	O
particularly 	particularly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
differ  	differ  	 VBP	O
depending  	depending  	 VBG	O
on  	on  	 IN	O
the  	the  	 DT	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
along  	along  	 IN	O
the  	the  	 DT	O
horizontal  	horizontal  	 JJ	B-NP
direction  	direction  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
Since  	Since  	 IN	O
the  	the  	 DT	O
amount  	amount  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
accumulated  	accumulated  	 JJ	O
DC  	DC  	 NNP	B-NP
component  	component  	 NN	I-NP
is  	is  	 VBZ	O
different  	different  	 JJ	O
depending  	depending  	 NN	O
on  	on  	 IN	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
non-uniform  	non-uniform  	 JJ	B-NP
residual  	residual  	 JJ	I-NP
image  	image  	 NN	I-NP
( 	( 	 -LRB-	O
ghost 	ghost 	 NN	O
)  	)  	 -RRB-	O
is  	is  	 VBZ	O
created  	created  	 VBN	O
across  	across  	 IN	O
the  	the  	 DT	O
entire  	entire  	 JJ	O
panel 	panel 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
cannot  	cannot  	 RB	O
be  	be  	 VB	O
resolved  	resolved  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
existing  	existing  	 JJ	O
method  	method  	 NN	O
of  	of  	 IN	O
uniformly  	uniformly  	 RB	O
compensating  	compensating  	 VB	O
the  	the  	 DT	O
common  	common  	 JJ	O
voltages  	voltages  	 NN	O
across  	across  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
Accordingly 	Accordingly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
directed  	directed  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
( 	( 	 -LRB-	O
LCD 	LCD 	 NNP	B-NP
)  	)  	 -RRB-	O
device  	device  	 NN	O
and 	and 	 CC	O
,  	,  	 ,	O
more  	more  	 RBR	O
particularly 	particularly 	 RB	O
,  	,  	 ,	O
to  	to  	 TO	O
an  	an  	 DT	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
fabrication  	fabrication  	 NN	B-NP
method  	method  	 NN	I-NP
thereof  	thereof  	 NNS	O
that  	that  	 WDT	O
substantially  	substantially  	 RB	O
obviates  	obviates  	 CD	O
one  	one  	 CD	O
or  	or  	 CC	O
more  	more  	 JJR	O
of  	of  	 IN	O
the  	the  	 DT	O
problems  	problems  	 NNS	O
due  	due  	 JJ	O
to  	to  	 TO	O
limitations  	limitations  	 NNS	O
and  	and  	 CC	O
disadvantages  	disadvantages  	 NNS	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
related  	related  	 JJ	O
art 	art 	 NN	O
.  	.  	 .	O
An  	An  	 DT	O
object  	object  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
to  	to  	 TO	O
provide  	provide  	 VB	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
( 	( 	 -LRB-	O
LCD 	LCD 	 NNP	B-NP
)  	)  	 -RRB-	O
device  	device  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
fabrication  	fabrication  	 NN	B-NP
method  	method  	 NN	I-NP
thereof  	thereof  	 RB	O
having  	having  	 VBG	O
a  	a  	 DT	O
minimized  	minimized  	 JJ	O
variation  	variation  	 NN	O
of  	of  	 IN	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
across  	across  	 IN	O
a  	a  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
Additional  	Additional  	 JJ	B-NP
features  	features  	 NNS	I-NP
and  	and  	 CC	O
advantages  	advantages  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
will  	will  	 MD	O
be  	be  	 VB	O
set  	set  	 VBN	O
forth  	forth  	 RB	O
in  	in  	 IN	O
the  	the  	 DT	O
description  	description  	 NN	O
which  	which  	 WDT	O
follows 	follows 	 VBZ	O
,  	,  	 ,	O
and  	and  	 CC	O
in  	in  	 IN	O
part  	part  	 NN	O
will  	will  	 MD	O
be  	be  	 VB	O
apparent  	apparent  	 JJ	O
from  	from  	 IN	O
the  	the  	 DT	O
description 	description 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
may  	may  	 MD	O
be  	be  	 VB	O
learned  	learned  	 VBN	O
by  	by  	 IN	O
practice  	practice  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
objectives  	objectives  	 NNS	O
and  	and  	 CC	O
other  	other  	 JJ	O
advantages  	advantages  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
will  	will  	 MD	O
be  	be  	 VB	O
realized  	realized  	 VBN	O
and  	and  	 CC	O
attained  	attained  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
structure  	structure  	 NN	O
particularly  	particularly  	 RB	O
pointed  	pointed  	 VBD	O
out  	out  	 RP	O
in  	in  	 IN	O
the  	the  	 DT	O
written  	written  	 JJ	O
description  	description  	 NN	O
and  	and  	 CC	O
claims  	claims  	 NNS	O
hereof  	hereof  	 VBP	O
as  	as  	 RB	O
well  	well  	 RB	O
as  	as  	 IN	O
the  	the  	 DT	O
appended  	appended  	 JJ	O
drawings 	drawings 	 NNS	O
.  	.  	 .	O
To  	To  	 TO	O
achieve  	achieve  	 VB	O
these  	these  	 DT	O
and  	and  	 CC	O
other  	other  	 JJ	O
advantages  	advantages  	 NNS	O
and  	and  	 CC	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
purpose  	purpose  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
as  	as  	 RB	O
embodied  	embodied  	 VBN	O
and  	and  	 CC	O
broadly  	broadly  	 RB	O
described  	described  	 VBN	O
herein 	herein 	 NN	O
,  	,  	 ,	O
there  	there  	 EX	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
having  	having  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
arranged  	arranged  	 VBD	O
vertically  	vertically  	 RB	O
and  	and  	 CC	O
horizontally  	horizontally  	 RB	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
defining  	defining  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
partially  	partially  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
another  	another  	 DT	O
aspect 	aspect 	 NN	B-NP
,  	,  	 ,	O
there  	there  	 EX	O
is  	is  	 VBZ	O
also  	also  	 RB	O
provided  	provided  	 VBN	O
a  	a  	 DT	O
method  	method  	 NN	O
for  	for  	 IN	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
includes  	includes  	 VBZ	O
providing  	providing  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate 	substrate 	 NN	O
,  	,  	 ,	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NN	O
to  	to  	 TO	O
define  	define  	 VB	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
partially  	partially  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
another  	another  	 DT	O
aspect 	aspect 	 NN	B-NP
,  	,  	 ,	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
having  	having  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate 	substrate 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
arranged  	arranged  	 VBD	O
vertically  	vertically  	 RB	O
and  	and  	 CC	O
horizontally  	horizontally  	 RB	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
defining  	defining  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
area  	area  	 NN	I-NP
is  	is  	 VBZ	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 JJ	B-NP
area  	area  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
compensate  	compensate  	 VB	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NN	I-NP
to  	to  	 TO	O
operate  	operate  	 VB	O
at  	at  	 IN	O
a  	a  	 DT	O
common  	common  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
It  	It  	 PRP	O
is  	is  	 VBZ	O
to  	to  	 TO	O
be  	be  	 VB	O
understood  	understood  	 VBN	O
that  	that  	 IN	O
both  	both  	 PDT	O
the  	the  	 DT	O
foregoing  	foregoing  	 JJ	O
general  	general  	 JJ	O
description  	description  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
following  	following  	 JJ	O
detailed  	detailed  	 JJ	O
description  	description  	 NNS	O
are  	are  	 VBP	O
exemplary  	exemplary  	 JJ	O
and  	and  	 CC	O
explanatory  	explanatory  	 JJ	O
and  	and  	 CC	O
are  	are  	 VBP	O
intended  	intended  	 VBN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
further  	further  	 JJ	O
explanation  	explanation  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
as  	as  	 IN	O
claimed 	claimed 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
accompanying  	accompanying  	 JJ	O
drawings 	drawings 	 NNS	O
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
included  	included  	 VBN	O
to  	to  	 TO	O
provide  	provide  	 VB	O
a  	a  	 DT	O
further  	further  	 JJ	O
understanding  	understanding  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
and  	and  	 CC	O
are  	are  	 VBP	O
incorporated  	incorporated  	 VBN	O
in  	in  	 IN	O
and  	and  	 CC	O
constitute  	constitute  	 VB	O
a  	a  	 DT	O
part  	part  	 NN	O
of  	of  	 IN	O
this  	this  	 DT	O
specification 	specification 	 NN	B-NP
,  	,  	 ,	O
illustrate  	illustrate  	 VBP	O
embodiments  	embodiments  	 VBN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention  	invention  	 NN	O
and  	and  	 CC	O
together  	together  	 RB	O
with  	with  	 IN	O
the  	the  	 DT	O
description  	description  	 NNS	O
serve  	serve  	 VBP	O
to  	to  	 TO	O
explain  	explain  	 VB	O
the  	the  	 DT	O
principles  	principles  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
1  	1  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
plan  	plan  	 NN	B-NP
view  	view  	 NN	I-NP
of  	of  	 IN	O
a  	a  	 DT	O
related  	related  	 JJ	O
art  	art  	 NN	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
( 	( 	 -LRB-	O
LCD 	LCD 	 NNP	B-NP
)  	)  	 -RRB-	O
device 	device 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
2  	2  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
graph  	graph  	 NN	O
showing  	showing  	 VBG	B-NP
variation  	variation  	 NN	I-NP
values  	values  	 NNS	I-NP
of  	of  	 IN	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
each  	each  	 DT	O
position  	position  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
in  	in  	 IN	O
an  	an  	 DT	O
LCD  	LCD  	 NNP	B-NP
device 	device 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
plan  	plan  	 NN	B-NP
view  	view  	 NN	I-NP
of  	of  	 IN	O
one  	one  	 CD	O
pixel 	pixel 	 NN	B-NP
,  	,  	 ,	O
including  	including  	 VBG	O
a  	a  	 DT	O
thin  	thin  	 JJ	B-NP
film  	film  	 NN	I-NP
transistor  	transistor  	 NNS	I-NP
( 	( 	 -LRB-	O
TFT 	TFT 	 NNP	B-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
on  	on  	 IN	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NN	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
an  	an  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
4A  	4A  	 NNP	O
and  	and  	 CC	O
4B  	4B  	 NNP	O
are  	are  	 VBP	O
enlarged  	enlarged  	 JJ	O
plan  	plan  	 NN	O
views  	views  	 VBZ	O
showing  	showing  	 VBG	O
TFTs  	TFTs  	 JJ	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
different  	different  	 JJ	O
positions  	positions  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
graph  	graph  	 NN	O
showing  	showing  	 VBG	B-NP
variation  	variation  	 NN	I-NP
values  	values  	 NNS	I-NP
of  	of  	 IN	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
each  	each  	 DT	O
position  	position  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
general  	general  	 JJ	O
LCD  	LCD  	 NNP	B-NP
device 	device 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
( 	( 	 -LRB-	O
LCD 	LCD 	 NNP	B-NP
)  	)  	 -RRB-	O
device  	device  	 NN	O
and  	and  	 CC	O
its  	its  	 PRP$	O
fabrication  	fabrication  	 NN	B-NP
method  	method  	 NN	I-NP
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
will  	will  	 MD	O
now  	now  	 RB	O
be  	be  	 VB	O
described  	described  	 VBN	O
with  	with  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
FIGS.  	FIGS.  	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
4A 	4A 	 NNP	O
,  	,  	 ,	O
4B  	4B  	 NNP	O
and  	and  	 CC	O
5 	5 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
plan  	plan  	 NN	B-NP
view  	view  	 NN	I-NP
of  	of  	 IN	O
one  	one  	 CD	O
pixel 	pixel 	 NN	B-NP
,  	,  	 ,	O
including  	including  	 VBG	O
a  	a  	 DT	O
thin  	thin  	 JJ	B-NP
film  	film  	 NN	I-NP
transistor  	transistor  	 NNS	I-NP
( 	( 	 -LRB-	O
TFT 	TFT 	 NNP	B-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
on  	on  	 IN	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NN	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
an  	an  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
Although  	Although  	 IN	O
an  	an  	 DT	O
actual  	actual  	 JJ	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
includes  	includes  	 VBZ	O
N 	N 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
xd7 	xd7 	 CD	B-NP
; 	; 	 :	O
M  	M  	 NNP	O
number  	number  	 NN	O
of  	of  	 IN	O
pixels  	pixels  	 VBG	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
N  	N  	 NNP	O
number  	number  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
M  	M  	 NNP	O
number  	number  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines 	lines 	 NNS	O
,  	,  	 ,	O
which  	which  	 WDT	O
cross  	cross  	 VBP	O
each  	each  	 DT	O
other 	other 	 JJ	O
,  	,  	 ,	O
only  	only  	 RB	O
one  	one  	 CD	O
pixel  	pixel  	 NN	B-NP
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3  	3  	 CD	O
for  	for  	 IN	O
the  	the  	 DT	O
sake  	sake  	 NN	O
of  	of  	 IN	O
explanation 	explanation 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
illustrated  	illustrated  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 VBD	O
110  	110  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
gate  	gate  	 NN	O
line  	line  	 NN	O
116  	116  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
data  	data  	 NN	O
line  	line  	 NN	O
117  	117  	 CD	O
arranged  	arranged  	 CD	O
horizontally  	horizontally  	 NNS	O
and  	and  	 CC	O
vertically  	vertically  	 JJ	O
thereon  	thereon  	 NN	O
and  	and  	 CC	O
defining  	defining  	 VBG	O
a  	a  	 DT	O
pixel  	pixel  	 JJ	B-NP
region 	region 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
TFT  	TFT  	 NNP	B-NP
120 	120 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
switching  	switching  	 JJ	O
device 	device 	 NN	O
,  	,  	 ,	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
adjacent  	adjacent  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
crossing  	crossing  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
line  	line  	 NN	O
116  	116  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
data  	data  	 NN	O
line  	line  	 NN	O
117 	117 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
pixel  	pixel  	 JJ	B-NP
electrode  	electrode  	 NN	I-NP
118  	118  	 CD	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
region 	region 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
pixel  	pixel  	 JJ	B-NP
electrode  	electrode  	 NN	I-NP
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
TFT  	TFT  	 NNP	B-NP
120  	120  	 CD	O
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
drive  	drive  	 VB	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
together  	together  	 RB	O
with  	with  	 IN	O
a  	a  	 DT	O
common  	common  	 JJ	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate  	substrate  	 NNS	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
) 	) 	 -RRB-	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
TFT  	TFT  	 NNP	B-NP
120  	120  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
line  	line  	 NN	O
116 	116 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
data  	data  	 NN	O
line  	line  	 NN	O
117  	117  	 CD	O
and  	and  	 CC	O
a  	a  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
electrode  	electrode  	 NN	I-NP
118 	118 	 CD	O
.  	.  	 .	O
Although  	Although  	 IN	O
a  	a  	 DT	O
TFT  	TFT  	 NNP	B-NP
120  	120  	 CD	O
with  	with  	 IN	O
a  	a  	 DT	O
U-shaped  	U-shaped  	 JJ	B-NP
channel  	channel  	 NN	I-NP
is  	is  	 VBZ	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
embodiments  	embodiments  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NNS	O
are  	are  	 VBP	O
not  	not  	 RB	O
limited  	limited  	 JJ	O
thereto 	thereto 	 NN	O
.  	.  	 .	O
Embodiments  	Embodiments  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
in  	in  	 IN	O
all  	all  	 DT	O
types  	types  	 NNS	O
of  	of  	 IN	O
TFTs  	TFTs  	 JJ	O
of  	of  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
for  	for  	 IN	O
an  	an  	 DT	O
LCD  	LCD  	 NNP	B-NP
device 	device 	 NN	I-NP
,  	,  	 ,	O
regardless  	regardless  	 RB	O
of  	of  	 IN	O
the  	the  	 DT	O
shape  	shape  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
channels  	channels  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
TFTs 	TFTs 	 JJ	O
.  	.  	 .	O
The  	The  	 DT	O
TFT  	TFT  	 NNP	B-NP
120  	120  	 CD	O
further  	further  	 RB	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
insulation  	insulation  	 NN	B-NP
film  	film  	 NN	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
for  	for  	 IN	O
insulating  	insulating  	 VBG	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121 	121 	 CD	O
,  	,  	 ,	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrodes  	electrodes  	 VBD	I-NP
122  	122  	 CD	O
and  	and  	 CC	O
123 	123 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
an  	an  	 DT	O
active  	active  	 JJ	O
layer  	layer  	 NN	O
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
for  	for  	 IN	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
channel  	channel  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
in  	in  	 IN	O
response  	response  	 NN	O
to  	to  	 TO	O
a  	a  	 DT	O
gate  	gate  	 NN	O
voltage  	voltage  	 VBZ	O
supplied  	supplied  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121 	121 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
extends  	extends  	 NN	O
in  	in  	 IN	O
one  	one  	 CD	O
direction  	direction  	 NN	O
to  	to  	 TO	O
form  	form  	 VB	O
a  	a  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
data  	data  	 NN	O
line  	line  	 NN	O
117 	117 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
portion  	portion  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
is  	is  	 VBZ	O
electrically  	electrically  	 RB	O
connected  	connected  	 VBN	O
through  	through  	 IN	O
a  	a  	 DT	O
contact  	contact  	 NN	B-NP
hole  	hole  	 NN	I-NP
140  	140  	 CD	O
formed  	formed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
insulation  	insulation  	 NN	B-NP
film  	film  	 NN	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
to  	to  	 TO	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
electrode  	electrode  	 NN	I-NP
118 	118 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
150  	150  	 CD	O
for  	for  	 IN	O
compensating  	compensating  	 VBG	O
the  	the  	 DT	O
amount  	amount  	 NN	O
of  	of  	 IN	O
kickback  	kickback  	 JJ	B-NP
voltages 	voltages 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
different  	different  	 JJ	O
according  	according  	 VBG	O
to  	to  	 TO	O
position  	position  	 NN	O
on  	on  	 IN	O
a  	a  	 DT	O
panel 	panel 	 NN	O
,  	,  	 ,	O
can  	can  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
in  	in  	 IN	O
TFTs  	TFTs  	 JJ	O
of  	of  	 IN	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
part  	part  	 NN	I-NP
for  	for  	 IN	O
an  	an  	 DT	O
LCD  	LCD  	 NNP	B-NP
device  	device  	 NN	I-NP
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
change  	change  	 VB	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
TFTs 	TFTs 	 JJ	O
.  	.  	 .	O
As  	As  	 RB	O
stated  	stated  	 VBN	O
above 	above 	 IN	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
TFT  	TFT  	 NNP	B-NP
120 	120 	 CD	O
,  	,  	 ,	O
parasitic  	parasitic  	 FW	B-NP
capacitance  	capacitance  	 FW	I-NP
( 	( 	 -LRB-	O
Cgd 	Cgd 	 NNP	B-NP
)  	)  	 -RRB-	O
is  	is  	 VBZ	O
generated  	generated  	 VBN	O
where  	where  	 WRB	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
overlap  	overlap  	 NNS	O
and  	and  	 CC	O
where  	where  	 WRB	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
overlap 	overlap 	 NN	O
,  	,  	 ,	O
so  	so  	 RB	O
a  	a  	 DT	O
pixel  	pixel  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
changed  	changed  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
amount  	amount  	 NN	O
equaling  	equaling  	 VBG	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NNS	I-NP
( 	( 	 -LRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vp 	Vp 	 LS	B-NP
)  	)  	 -RRB-	O
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NNS	I-NP
( 	( 	 -LRB-	O
Cgd 	Cgd 	 NNP	B-NP
) 	) 	 -RRB-	O
.  	.  	 .	O
The  	The  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
expressed  	expressed  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
following  	following  	 JJ	O
equation 	equation 	 NN	O
:  	:  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vp=Cgd 	Vp=Cgd 	 CD	B-NP
& 	& 	 CC	O
# 	# 	 #	O
xd7 	xd7 	 CD	B-NP
; 	; 	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vg 	Vg 	 NNP	B-NP
/ 	/ 	 NNP	O
{ 	{ 	 -LRB-	O
Cgd+Clc+Cst 	Cgd+Clc+Cst 	 NNP	B-NP
}  	}  	 -RRB-	O
wherein  	wherein  	 VBZ	O
Clc  	Clc  	 NNP	B-NP
is  	is  	 VBZ	O
capacitance  	capacitance  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
capacitor 	capacitor 	 NN	I-NP
,  	,  	 ,	O
Cst  	Cst  	 NNP	B-NP
is  	is  	 VBZ	O
capacitance  	capacitance  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
storage  	storage  	 NN	B-NP
capacitor 	capacitor 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vg  	Vg  	 NNP	B-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
difference  	difference  	 NN	O
between  	between  	 IN	O
a  	a  	 DT	O
high  	high  	 JJ	O
gate  	gate  	 NN	O
voltage  	voltage  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
low  	low  	 JJ	O
gate  	gate  	 NN	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
calculated  	calculated  	 VBN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
variables  	variables  	 NNS	O
of  	of  	 IN	O
Cgd 	Cgd 	 NNP	B-NP
,  	,  	 ,	O
Clc 	Clc 	 NNP	B-NP
,  	,  	 ,	O
Cst  	Cst  	 NNP	B-NP
and  	and  	 CC	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vg 	Vg 	 NNP	B-NP
.  	.  	 .	O
If  	If  	 IN	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 JJ	I-NP
Cgd  	Cgd  	 NNP	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
controlled 	controlled 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vp  	Vp  	 NNP	B-NP
can  	can  	 MD	O
be  	be  	 VB	O
controlled  	controlled  	 VBN	O
to  	to  	 TO	O
have  	have  	 VB	O
values  	values  	 NNS	O
from  	from  	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
x2018 	x2018 	 CD	O
; 	; 	 :	O
0 	0 	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2019 	x2019 	 CD	O
;  	;  	 :	O
to  	to  	 TO	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vg 	Vg 	 NNP	B-NP
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vp  	Vp  	 NNP	B-NP
of  	of  	 IN	O
each  	each  	 DT	O
pixel  	pixel  	 NN	B-NP
can  	can  	 MD	O
be  	be  	 VB	O
individually  	individually  	 RB	O
controlled  	controlled  	 VBN	O
by  	by  	 IN	O
changing  	changing  	 VBG	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NNS	I-NP
( 	( 	 -LRB-	O
Cgd 	Cgd 	 NNP	B-NP
)  	)  	 -RRB-	O
at  	at  	 IN	O
each  	each  	 DT	O
pixel  	pixel  	 NN	B-NP
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
create  	create  	 VB	O
the  	the  	 DT	O
same  	same  	 JJ	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
Vp  	Vp  	 NNP	B-NP
across  	across  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
embodiments  	embodiments  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NN	I-NP
in  	in  	 IN	O
each  	each  	 DT	O
pixel  	pixel  	 NN	B-NP
according  	according  	 VBG	O
to  	to  	 TO	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
is  	is  	 VBZ	O
controlled  	controlled  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
side  	side  	 NN	O
or  	or  	 CC	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
one  	one  	 NN	O
of  	of  	 IN	O
or  	or  	 CC	O
both  	both  	 PDT	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
.  	.  	 .	O
More  	More  	 RBR	O
specifically 	specifically 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
has  	has  	 VBZ	O
an  	an  	 DT	O
appropriate  	appropriate  	 JJ	O
size  	size  	 NN	O
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
achieve  	achieve  	 VB	O
a  	a  	 DT	O
desired  	desired  	 JJ	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NN	I-NP
in  	in  	 IN	O
that  	that  	 DT	O
pixel 	pixel 	 NN	B-NP
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
4A  	4A  	 NNP	O
and  	and  	 CC	O
4B  	4B  	 NNP	O
are  	are  	 VBP	O
enlarged  	enlarged  	 JJ	O
plan  	plan  	 NN	O
views  	views  	 VBZ	O
showing  	showing  	 VBG	O
TFTs  	TFTs  	 JJ	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
different  	different  	 JJ	O
positions  	positions  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
For  	For  	 IN	O
the  	the  	 DT	O
sake  	sake  	 NN	O
of  	of  	 IN	O
explanation 	explanation 	 NN	O
,  	,  	 ,	O
FIG.  	FIG.  	 NNP	O
4A  	4A  	 NNP	O
shows  	shows  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
TFT  	TFT  	 NNP	B-NP
formed  	formed  	 VBD	O
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
while  	while  	 IN	O
FIG.  	FIG.  	 NNP	O
4B  	4B  	 NNP	O
shows  	shows  	 VBZ	O
a  	a  	 DT	O
second  	second  	 JJ	O
TFT  	TFT  	 NNP	B-NP
formed  	formed  	 VBD	O
at  	at  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
position 	position 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIGS.  	FIGS.  	 NNP	O
4A  	4A  	 NNP	O
and  	and  	 CC	O
4B 	4B 	 NNP	O
,  	,  	 ,	O
the  	the  	 DT	O
TFTs  	TFTs  	 NNS	B-NP
include  	include  	 VBP	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
line 	line 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
data  	data  	 NN	O
line 	line 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
pixel  	pixel  	 JJ	B-NP
electrode 	electrode 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
addition 	addition 	 NN	B-NP
,  	,  	 ,	O
the  	the  	 DT	O
TFTs  	TFTs  	 JJ	O
also  	also  	 RB	O
include  	include  	 VB	O
the  	the  	 DT	O
first  	first  	 JJ	O
insulation  	insulation  	 NN	B-NP
film  	film  	 NN	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
for  	for  	 IN	O
insulating  	insulating  	 VBG	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
source 	source 	 NN	B-NP
/ 	/ 	 CD	I-NP
drain  	drain  	 NN	I-NP
electrodes  	electrodes  	 VBD	I-NP
122  	122  	 CD	O
and  	and  	 CC	O
123 	123 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
an  	an  	 DT	O
active  	active  	 JJ	O
layer  	layer  	 NN	O
for  	for  	 IN	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
conductive  	conductive  	 JJ	B-NP
channel  	channel  	 NN	I-NP
( 	( 	 -LRB-	O
not  	not  	 RB	O
shown 	shown 	 VBN	O
)  	)  	 -RRB-	O
between  	between  	 IN	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
in  	in  	 IN	O
response  	response  	 NN	O
to  	to  	 TO	O
a  	a  	 DT	O
gate  	gate  	 NN	O
voltage  	voltage  	 VBZ	O
supplied  	supplied  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121 	121 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
first  	first  	 JJ	O
TFT  	TFT  	 NN	B-NP
in  	in  	 IN	O
FIG.  	FIG.  	 NNP	O
4A  	4A  	 NNP	O
has  	has  	 VBZ	O
the  	the  	 DT	O
same  	same  	 JJ	O
structure  	structure  	 NN	O
as  	as  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
TFT  	TFT  	 NN	B-NP
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4B  	4B  	 CD	O
except  	except  	 IN	O
for  	for  	 IN	O
that  	that  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4A  	4A  	 CD	O
overlaps  	overlaps  	 CD	O
larger  	larger  	 JJR	O
area  	area  	 NN	O
of  	of  	 IN	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
150A  	150A  	 VBP	O
than  	than  	 IN	O
the  	the  	 DT	O
area  	area  	 NN	O
of  	of  	 IN	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
150B  	150B  	 VBP	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4A 	4A 	 CD	O
.  	.  	 .	O
More  	More  	 RBR	O
particularly 	particularly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
first  	first  	 JJ	O
TFT  	TFT  	 NN	B-NP
at  	at  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
includes  	includes  	 VBZ	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
150A  	150A  	 VBZ	O
having  	having  	 VBG	O
a  	a  	 DT	O
region  	region  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2018 	x2018 	 CD	O
; 	; 	 :	O
A 	A 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2019 	x2019 	 CD	O
;  	;  	 :	O
overlapped  	overlapped  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
TFT  	TFT  	 NN	B-NP
at  	at  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
position  	position  	 NN	O
includes  	includes  	 VBZ	O
the  	the  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
150B  	150B  	 VBZ	O
having  	having  	 VBG	O
a  	a  	 DT	O
region  	region  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2018 	x2018 	 CD	O
; 	; 	 :	O
B 	B 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2019 	x2019 	 CD	O
;  	;  	 :	O
overlapped  	overlapped  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121 	121 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
situation  	situation  	 NN	O
where  	where  	 WRB	O
the  	the  	 DT	O
value  	value  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
FIG.  	FIG.  	 NNP	O
4A  	4A  	 NNP	O
is  	is  	 VBZ	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
at  	at  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4B  	4B  	 CD	O
when  	when  	 WRB	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
150A  	150A  	 NNP	O
and  	and  	 CC	O
150B  	150B  	 NNP	O
are  	are  	 VBP	O
not  	not  	 RB	O
formed  	formed  	 VBN	O
will  	will  	 MD	O
now  	now  	 RB	O
be  	be  	 VB	O
discussed  	discussed  	 VBN	O
as  	as  	 IN	O
an  	an  	 DT	O
example 	example 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIGS.  	FIGS.  	 NNP	O
4A  	4A  	 NNP	O
and  	and  	 CC	O
4B 	4B 	 NNP	O
,  	,  	 ,	O
if  	if  	 IN	O
the  	the  	 DT	O
region  	region  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2018 	x2018 	 CD	O
; 	; 	 :	O
A 	A 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2019 	x2019 	 CD	O
;  	;  	 :	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	O
pattern  	pattern  	 NN	O
150A  	150A  	 CD	O
overlapped  	overlapped  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
is  	is  	 VBZ	O
designed  	designed  	 VBN	O
to  	to  	 TO	O
be  	be  	 VB	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
region  	region  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2018 	x2018 	 CD	O
; 	; 	 :	O
B 	B 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2019 	x2019 	 CD	O
;  	;  	 :	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	O
pattern  	pattern  	 NN	O
150B  	150B  	 CD	O
overlapped  	overlapped  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121 	121 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
parasitic  	parasitic  	 NN	O
capacitance  	capacitance  	 VBD	O
the  	the  	 DT	O
first  	first  	 JJ	O
TFT  	TFT  	 NNP	B-NP
is  	is  	 VBZ	O
increased  	increased  	 VBN	O
more  	more  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
increase  	increase  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
TFT 	TFT 	 NNP	B-NP
.  	.  	 .	O
Accordingly 	Accordingly 	 RB	O
,  	,  	 ,	O
a  	a  	 DT	O
value  	value  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
compensated  	compensated  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
TFT  	TFT  	 NN	B-NP
at  	at  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
is  	is  	 VBZ	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
value  	value  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
compensated  	compensated  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
TFT  	TFT  	 NN	B-NP
at  	at  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
position 	position 	 NN	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
difference  	difference  	 NN	O
of  	of  	 IN	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
between  	between  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
regions  	regions  	 NNS	O
can  	can  	 MD	O
be  	be  	 VB	O
compensated  	compensated  	 VBN	O
to  	to  	 TO	O
make  	make  	 VB	O
the  	the  	 DT	O
values  	values  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
overall  	overall  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltages 	voltages 	 NN	I-NP
,  	,  	 ,	O
including  	including  	 VBG	O
both  	both  	 DT	O
actual  	actual  	 JJ	O
and  	and  	 CC	O
compensated  	compensated  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltages 	voltages 	 NN	I-NP
,  	,  	 ,	O
at  	at  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
positions  	positions  	 NNS	O
to  	to  	 TO	O
be  	be  	 VB	O
about  	about  	 IN	O
the  	the  	 DT	O
same 	same 	 JJ	O
.  	.  	 .	O
Further 	Further 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
overall  	overall  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltages 	voltages 	 NN	I-NP
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
about  	about  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
for  	for  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
positions 	positions 	 NNS	O
,  	,  	 ,	O
can  	can  	 MD	O
be  	be  	 VB	O
about  	about  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
as  	as  	 IN	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
third  	third  	 JJ	O
position  	position  	 NN	O
at  	at  	 IN	O
which  	which  	 WDT	O
a  	a  	 DT	O
third  	third  	 JJ	O
TFT  	TFT  	 NNP	B-NP
does  	does  	 VBZ	O
not  	not  	 RB	O
contain  	contain  	 VB	O
a  	a  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern 	pattern 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
for  	for  	 IN	O
compensating  	compensating  	 VBG	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
two  	two  	 CD	O
or  	or  	 CC	O
three  	three  	 CD	O
positions  	positions  	 NNS	O
are  	are  	 VBP	O
examples  	examples  	 NNS	O
that  	that  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
not  	not  	 RB	O
limited  	limited  	 JJ	O
thereto 	thereto 	 NN	O
.  	.  	 .	O
Embodiments  	Embodiments  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
many  	many  	 JJ	O
TFTs  	TFTs  	 NN	B-NP
at  	at  	 IN	O
many  	many  	 JJ	O
positions  	positions  	 NNS	O
to  	to  	 TO	O
compensate  	compensate  	 VB	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NN	I-NP
with  	with  	 IN	O
different  	different  	 JJ	O
parasitic  	parasitic  	 NNS	O
capacitances  	capacitances  	 VBP	O
so  	so  	 RB	O
as  	as  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
overall  	overall  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NN	I-NP
across  	across  	 IN	O
a  	a  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
150A  	150A  	 NNP	O
and  	and  	 CC	O
150B  	150B  	 NNP	O
can  	can  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
conductive  	conductive  	 JJ	B-NP
material  	material  	 NN	I-NP
as  	as  	 IN	O
that  	that  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
when  	when  	 WRB	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
122  	122  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
are  	are  	 VBP	O
formed 	formed 	 VBN	O
,  	,  	 ,	O
or  	or  	 CC	O
can  	can  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
different  	different  	 JJ	O
conductive  	conductive  	 JJ	B-NP
material 	material 	 NN	I-NP
.  	.  	 .	O
Although  	Although  	 IN	O
FIGS.  	FIGS.  	 NNP	O
4A  	4A  	 NNP	O
and  	and  	 CC	O
4b  	4b  	 CD	O
show  	show  	 NN	O
compensation  	compensation  	 NN	O
patterns  	patterns  	 NNS	O
150A  	150A  	 NNP	O
and  	and  	 CC	O
150B  	150B  	 NNP	O
formed  	formed  	 VBD	O
at  	at  	 IN	O
both  	both  	 DT	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123 	123 	 CD	O
,  	,  	 ,	O
embodiments  	embodiments  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NNS	O
are  	are  	 VBP	O
not  	not  	 RB	O
limited  	limited  	 JJ	O
thereto 	thereto 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
only  	only  	 RB	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123 	123 	 CD	O
.  	.  	 .	O
Further 	Further 	 RB	O
,  	,  	 ,	O
instead  	instead  	 RB	O
of  	of  	 IN	O
separately  	separately  	 RB	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
150  	150  	 CD	O
at  	at  	 IN	O
a  	a  	 DT	O
side  	side  	 NN	O
or  	or  	 CC	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
150  	150  	 CD	O
can  	can  	 MD	O
be  	be  	 VB	O
integrally  	integrally  	 VBN	O
formed  	formed  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123 	123 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
other  	other  	 JJ	O
words 	words 	 NNS	O
,  	,  	 ,	O
embodiments  	embodiments  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
case  	case  	 NN	O
where  	where  	 WRB	O
the  	the  	 DT	O
overlap  	overlap  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
123  	123  	 CD	O
by  	by  	 IN	O
the  	the  	 DT	O
lower  	lower  	 JJR	O
gate  	gate  	 NN	O
electrode  	electrode  	 VBD	O
121  	121  	 CD	O
is  	is  	 VBZ	O
controlled  	controlled  	 VBN	O
by  	by  	 IN	O
varying  	varying  	 VBG	O
the  	the  	 DT	O
width  	width  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
drain  	drain  	 NN	I-NP
electrode  	electrode  	 VBD	I-NP
123 	123 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
addition  	addition  	 NN	B-NP
or  	or  	 CC	O
in  	in  	 IN	O
the  	the  	 DT	O
alternative 	alternative 	 NN	O
,  	,  	 ,	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
side  	side  	 NN	O
or  	or  	 CC	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
source  	source  	 NN	B-NP
electrode  	electrode  	 VBD	I-NP
121  	121  	 CD	O
in  	in  	 IN	O
the  	the  	 DT	O
TFTs 	TFTs 	 JJ	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
graph  	graph  	 NN	O
showing  	showing  	 VBG	B-NP
variation  	variation  	 NN	I-NP
values  	values  	 NNS	I-NP
of  	of  	 IN	O
common  	common  	 JJ	O
voltages  	voltages  	 JJ	O
corresponding  	corresponding  	 JJ	O
to  	to  	 TO	O
positions  	positions  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
computer  	computer  	 NN	B-NP
simulation 	simulation 	 NN	I-NP
.  	.  	 .	O
More  	More  	 RBR	O
particularly 	particularly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
square-shaped  	square-shaped  	 JJ	O
points  	points  	 NNS	O
indicate  	indicate  	 VBP	O
variation  	variation  	 JJ	B-NP
values  	values  	 NNS	I-NP
of  	of  	 IN	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
each  	each  	 DT	O
position  	position  	 NN	O
on  	on  	 IN	O
a  	a  	 DT	O
panel  	panel  	 NN	O
before  	before  	 IN	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
are  	are  	 VBP	O
compensated  	compensated  	 VBN	O
according  	according  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
computer  	computer  	 NN	B-NP
simulation 	simulation 	 NN	I-NP
,  	,  	 ,	O
triangular-shaped  	triangular-shaped  	 JJ	O
points  	points  	 NNS	O
indicate  	indicate  	 VBP	O
variation  	variation  	 JJ	B-NP
values  	values  	 NNS	I-NP
of  	of  	 IN	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
according  	according  	 VBG	O
to  	to  	 TO	O
each  	each  	 DT	O
position  	position  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
after  	after  	 IN	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
are  	are  	 VBP	O
compensated 	compensated 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
diamond-shaped  	diamond-shaped  	 JJ	O
points  	points  	 NNS	O
indicate  	indicate  	 VBP	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
compensating  	compensating  	 JJ	O
parasitic  	parasitic  	 NNS	O
capacitances  	capacitances  	 VBP	O
used  	used  	 VBN	O
for  	for  	 IN	O
compensating  	compensating  	 VBG	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
each  	each  	 DT	O
position  	position  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
With  	With  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
5 	5 	 CD	O
,  	,  	 ,	O
before  	before  	 IN	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
are  	are  	 VBP	O
compensated 	compensated 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
common  	common  	 JJ	O
voltages  	voltages  	 NNS	O
are  	are  	 VBP	O
not  	not  	 RB	O
uniform  	uniform  	 JJ	O
across  	across  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
after  	after  	 IN	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
are  	are  	 VBP	O
compensated  	compensated  	 VBN	O
by  	by  	 IN	O
forming  	forming  	 VBG	O
the  	the  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
as  	as  	 IN	O
described  	described  	 VBN	O
above 	above 	 IN	O
,  	,  	 ,	O
substantially  	substantially  	 RB	O
the  	the  	 DT	O
same  	same  	 JJ	O
common  	common  	 JJ	O
voltage  	voltage  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
obtained  	obtained  	 VBN	O
across  	across  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
X  	X  	 NN	O
axis  	axis  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
graph  	graph  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
indicates  	indicates  	 VBZ	O
a  	a  	 DT	O
relative  	relative  	 JJ	B-NP
position  	position  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
Y  	Y  	 NN	B-NP
axis  	axis  	 NN	I-NP
indicates  	indicates  	 VBZ	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
common  	common  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
other  	other  	 JJ	O
words 	words 	 NNS	O
,  	,  	 ,	O
the  	the  	 DT	O
left  	left  	 JJ	O
side  	side  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
X  	X  	 NN	O
axis  	axis  	 NN	O
refers  	refers  	 VBZ	O
to  	to  	 TO	O
the  	the  	 DT	O
left  	left  	 JJ	O
side  	side  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
while  	while  	 IN	O
the  	the  	 DT	O
right  	right  	 JJ	O
side  	side  	 NN	O
of  	of  	 IN	O
X  	X  	 NNP	O
axis  	axis  	 NN	O
refers  	refers  	 VBZ	O
to  	to  	 TO	O
the  	the  	 DT	O
right  	right  	 JJ	O
side  	side  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
graph  	graph  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
5  	5  	 CD	O
shows  	shows  	 NNS	O
that  	that  	 IN	O
the  	the  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
has  	has  	 VBZ	O
the  	the  	 DT	O
highest  	highest  	 JJS	O
common  	common  	 JJ	O
voltage  	voltage  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
common  	common  	 JJ	O
voltage  	voltage  	 JJ	B-NP
decreases  	decreases  	 NNS	I-NP
as  	as  	 IN	O
it  	it  	 PRP	O
goes  	goes  	 VBZ	O
from  	from  	 IN	O
the  	the  	 DT	O
center  	center  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
left  	left  	 NN	O
and  	and  	 CC	O
right  	right  	 JJ	O
sides 	sides 	 NNS	O
.  	.  	 .	O
Before  	Before  	 IN	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
are  	are  	 VBP	O
compensated 	compensated 	 VBN	O
,  	,  	 ,	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
common  	common  	 JJ	O
voltages  	voltages  	 NN	O
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
position  	position  	 NN	O
are  	are  	 VBP	O
different  	different  	 JJ	O
across  	across  	 IN	O
the  	the  	 DT	O
horizontal  	horizontal  	 JJ	B-NP
direction  	direction  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
,  	,  	 ,	O
which  	which  	 WDT	O
indicates  	indicates  	 VBZ	O
that  	that  	 IN	O
a  	a  	 DT	O
different  	different  	 JJ	O
amount  	amount  	 NN	O
of  	of  	 IN	O
DC  	DC  	 NNP	B-NP
components  	components  	 NNS	I-NP
are  	are  	 VBP	O
accumulating  	accumulating  	 VBG	O
at  	at  	 IN	O
different  	different  	 JJ	O
positions  	positions  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
As  	As  	 IN	O
a  	a  	 DT	O
result 	result 	 NN	O
,  	,  	 ,	O
before  	before  	 IN	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NNS	I-NP
are  	are  	 VBP	O
compensated 	compensated 	 VBN	O
,  	,  	 ,	O
non-uniform  	non-uniform  	 JJ	B-NP
residual  	residual  	 JJ	I-NP
images  	images  	 NNS	I-NP
are  	are  	 VBP	O
created  	created  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
entire  	entire  	 JJ	O
panel 	panel 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
common  	common  	 JJ	O
voltage  	voltage  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NNS	I-NP
have  	have  	 VBP	O
substantially  	substantially  	 RB	O
linear  	linear  	 JJ	B-NP
relationship 	relationship 	 NN	I-NP
,  	,  	 ,	O
so  	so  	 RB	O
that  	that  	 IN	O
when  	when  	 WRB	O
signal  	signal  	 NN	B-NP
voltages  	voltages  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
opposite  	opposite  	 JJ	O
positive  	positive  	 JJ	O
and  	and  	 CC	O
negative  	negative  	 JJ	B-NP
polarity  	polarity  	 NNS	I-NP
are  	are  	 VBP	O
inputted  	inputted  	 JJ	O
sequentially 	sequentially 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
obtained  	obtained  	 VBN	O
by  	by  	 IN	O
subtracting  	subtracting  	 VBG	O
the  	the  	 DT	O
size  	size  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
common  	common  	 JJ	O
voltage  	voltage  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
central  	central  	 JJ	O
value  	value  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
signal  	signal  	 NN	B-NP
voltages 	voltages 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
manner 	manner 	 NN	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
case  	case  	 NN	O
where  	where  	 WRB	O
the  	the  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
has  	has  	 VBZ	O
the  	the  	 DT	O
common  	common  	 JJ	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
greater  	greater  	 JJR	O
size  	size  	 NN	O
than  	than  	 IN	O
that  	that  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
left  	left  	 NN	O
and  	and  	 CC	O
right  	right  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
designed  	designed  	 VBN	O
such  	such  	 PDT	O
that  	that  	 DT	O
larger  	larger  	 JJR	O
parasitic  	parasitic  	 JJ	B-NP
capacitance  	capacitance  	 NN	I-NP
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
the  	the  	 DT	O
center  	center  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
panel  	panel  	 NN	O
with  	with  	 IN	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
than  	than  	 IN	O
at  	at  	 IN	O
the  	the  	 DT	O
left  	left  	 NN	O
and  	and  	 CC	O
right  	right  	 JJ	O
portions  	portions  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
panel 	panel 	 NN	O
.  	.  	 .	O
Accordingly 	Accordingly 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
uniform  	uniform  	 JJ	O
kickback  	kickback  	 NN	B-NP
voltage  	voltage  	 NNS	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
obtained  	obtained  	 VBN	O
across  	across  	 IN	O
the  	the  	 DT	O
entire  	entire  	 JJ	O
panel  	panel  	 NN	O
and  	and  	 CC	O
thus  	thus  	 RB	O
flickering  	flickering  	 VB	O
a  	a  	 DT	O
local  	local  	 JJ	O
residual  	residual  	 JJ	B-NP
image  	image  	 NN	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
prevented 	prevented 	 VBN	O
.  	.  	 .	O
It  	It  	 PRP	O
will  	will  	 MD	O
be  	be  	 VB	O
apparent  	apparent  	 JJ	O
to  	to  	 TO	O
those  	those  	 DT	O
skilled  	skilled  	 JJ	O
in  	in  	 IN	O
the  	the  	 DT	O
art  	art  	 NN	O
that  	that  	 IN	O
various  	various  	 JJ	O
modifications  	modifications  	 NNS	B-NP
and  	and  	 CC	O
variation  	variation  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
made  	made  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
without  	without  	 IN	O
departing  	departing  	 VBG	O
from  	from  	 IN	O
the  	the  	 DT	O
spirit  	spirit  	 NN	O
or  	or  	 CC	O
scope  	scope  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
invention 	invention 	 NN	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
intended  	intended  	 VBN	O
that  	that  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
cover  	cover  	 VB	O
the  	the  	 DT	O
modifications  	modifications  	 NNS	B-NP
and  	and  	 CC	O
variations  	variations  	 NNS	O
of  	of  	 IN	O
this  	this  	 DT	O
invention  	invention  	 NN	O
provided  	provided  	 VBD	O
they  	they  	 PRP	O
come  	come  	 VBP	O
within  	within  	 IN	O
the  	the  	 DT	O
scope  	scope  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
appended  	appended  	 JJ	O
claims  	claims  	 NNS	O
and  	and  	 CC	O
their  	their  	 PRP$	O
equivalents 	equivalents 	 NNS	O
.  	.  	 .	O
What  	What  	 WP	O
is  	is  	 VBZ	O
claimed  	claimed  	 VBN	O
is 	is 	 VBZ	O
:  	:  	 :	O
1 	1 	 LS	O
.  	.  	 .	O
A  	A  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
having  	having  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate 	substrate 	 NNS	I-NP
;  	;  	 :	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
arranged  	arranged  	 VBD	O
vertically  	vertically  	 RB	O
and  	and  	 CC	O
horizontally  	horizontally  	 RB	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
defining  	defining  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
;  	;  	 :	O
a  	a  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
partially  	partially  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode.  	electrode.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
both  	both  	 DT	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode.  	electrode.  	 CD	I-NP
3 	3 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
made  	made  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
material.  	material.  	 CD	I-NP
4 	4 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
made  	made  	 VBN	O
of  	of  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
conductive  	conductive  	 JJ	B-NP
material  	material  	 NN	I-NP
as  	as  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode.  	electrode.  	 CD	I-NP
5 	5 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
1 	1 	 CD	O
,  	,  	 ,	O
further  	further  	 JJ	O
comprising 	comprising 	 NN	O
:  	:  	 :	O
a  	a  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
partially  	partially  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor.  	transistor.  	 CD	I-NP
6 	6 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
5 	5 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
area  	area  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
overlapped  	overlapped  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
is  	is  	 VBZ	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
area  	area  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
overlapped  	overlapped  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor.  	transistor.  	 CD	I-NP
7 	7 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
6 	6 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
is  	is  	 VBZ	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 NN	B-NP
region.  	region.  	 CD	I-NP
8 	8 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
5 	5 	 CD	O
,  	,  	 ,	O
further  	further  	 JJ	O
comprising 	comprising 	 NN	O
:  	:  	 :	O
a  	a  	 DT	O
third  	third  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
third  	third  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
third  	third  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
third  	third  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
third  	third  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
third  	third  	 JJ	O
active  	active  	 JJ	O
layer.  	layer.  	 CD	O
9 	9 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
8 	8 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
third  	third  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
third  	third  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
is  	is  	 VBZ	O
larger  	larger  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 NN	B-NP
region.  	region.  	 CD	I-NP
10 	10 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
method  	method  	 NN	O
for  	for  	 IN	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
providing  	providing  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate 	substrate 	 NNS	O
;  	;  	 :	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NN	O
to  	to  	 TO	O
define  	define  	 VB	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
;  	;  	 :	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
partially  	partially  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode.  	electrode.  	 CD	O
11 	11 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
at  	at  	 IN	O
both  	both  	 DT	O
sides  	sides  	 NNS	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode.  	electrode.  	 CD	I-NP
12 	12 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
made  	made  	 VBN	O
of  	of  	 IN	O
a  	a  	 DT	O
conductive  	conductive  	 JJ	B-NP
material.  	material.  	 CD	I-NP
13 	13 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
made  	made  	 VBN	O
of  	of  	 IN	O
the  	the  	 DT	O
same  	same  	 JJ	O
conductive  	conductive  	 JJ	B-NP
material  	material  	 NN	I-NP
as  	as  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode.  	electrode.  	 CD	I-NP
14 	14 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
further  	further  	 JJ	O
comprising 	comprising 	 NN	O
:  	:  	 :	O
a  	a  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
such  	such  	 JJ	O
that  	that  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
is  	is  	 VBZ	O
partially  	partially  	 RB	O
overlapped  	overlapped  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor.  	transistor.  	 CD	I-NP
15 	15 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
14 	14 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
area  	area  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
overlapped  	overlapped  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
is  	is  	 VBZ	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
area  	area  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
overlapped  	overlapped  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor.  	transistor.  	 CD	I-NP
16 	16 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
15 	15 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
is  	is  	 VBZ	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 NN	B-NP
region.  	region.  	 CD	I-NP
17 	17 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
14 	14 	 CD	O
,  	,  	 ,	O
further  	further  	 JJ	O
comprising 	comprising 	 NN	O
:  	:  	 :	O
forming  	forming  	 VBG	O
a  	a  	 DT	O
third  	third  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
third  	third  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
third  	third  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions  	regions  	 NNS	I-NP
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
third  	third  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
third  	third  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
third  	third  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
third  	third  	 JJ	O
active  	active  	 JJ	O
layer.  	layer.  	 CD	O
18 	18 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
method  	method  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
third  	third  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
third  	third  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
is  	is  	 VBZ	O
larger  	larger  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 NN	B-NP
region.  	region.  	 CD	I-NP
19 	19 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
device  	device  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
a  	a  	 DT	O
liquid  	liquid  	 JJ	B-NP
crystal  	crystal  	 NN	I-NP
display  	display  	 NN	I-NP
panel  	panel  	 NN	I-NP
having  	having  	 VBG	O
an  	an  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
color  	color  	 NN	B-NP
filter  	filter  	 NN	I-NP
substrate 	substrate 	 NNS	I-NP
;  	;  	 :	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
gate  	gate  	 JJ	O
lines  	lines  	 NNS	O
and  	and  	 CC	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
data  	data  	 NN	O
lines  	lines  	 NNS	O
arranged  	arranged  	 VBD	O
vertically  	vertically  	 RB	O
and  	and  	 CC	O
horizontally  	horizontally  	 RB	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
defining  	defining  	 VBG	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
;  	;  	 :	O
a  	a  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
first  	first  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 VBZ	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
array  	array  	 NN	O
substrate  	substrate  	 NNS	O
and  	and  	 CC	O
having  	having  	 VBG	O
a  	a  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode 	electrode 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
source  	source  	 NN	B-NP
electrode 	electrode 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
secondt  	secondt  	 JJ	O
active  	active  	 JJ	O
layer 	layer 	 NN	O
;  	;  	 :	O
a  	a  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
first  	first  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
first  	first  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
formed  	formed  	 VBN	O
on  	on  	 IN	O
at  	at  	 IN	O
least  	least  	 JJS	O
one  	one  	 CD	O
side  	side  	 NN	O
of  	of  	 IN	O
one  	one  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
source  	source  	 NN	B-NP
electrode  	electrode  	 NNS	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
drain  	drain  	 NN	B-NP
electrode  	electrode  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
at  	at  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
position  	position  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
pixel  	pixel  	 JJ	B-NP
regions 	regions 	 NNS	I-NP
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
is  	is  	 VBZ	O
smaller  	smaller  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
pixel  	pixel  	 JJ	B-NP
region  	region  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
patterns  	patterns  	 NNS	I-NP
compensate  	compensate  	 VB	O
the  	the  	 DT	O
first  	first  	 JJ	O
and  	and  	 CC	O
second  	second  	 JJ	O
kickback  	kickback  	 JJ	B-NP
voltages  	voltages  	 NN	I-NP
to  	to  	 TO	O
operate  	operate  	 VB	O
at  	at  	 IN	O
a  	a  	 DT	O
common  	common  	 JJ	O
voltage.  	voltage.  	 CD	O
20 	20 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
device  	device  	 NN	O
of  	of  	 IN	O
claim  	claim  	 NN	O
19 	19 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
first  	first  	 JJ	O
area  	area  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
overlapped  	overlapped  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor  	transistor  	 NN	I-NP
is  	is  	 VBZ	O
greater  	greater  	 JJR	O
than  	than  	 IN	O
a  	a  	 DT	O
second  	second  	 JJ	O
area  	area  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
compensation  	compensation  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
overlapped  	overlapped  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
gate  	gate  	 NN	O
electrode  	electrode  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
thin  	thin  	 JJ	O
film  	film  	 NN	B-NP
transistor 	transistor 	 NN	I-NP
.  	.  	 .	O
