irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Jan 25, 2023 at 12:54:01 IST
irun
	-access +rwc
	t_mem.v
file: t_mem.v
	module worklib.t_mem:v
		errors: 0, warnings: 0
	module worklib.ram:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		t_mem
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ram:v <0x77a6213a>
			streams:   2, words:   606
		worklib.t_mem:v <0x6b6a0e09>
			streams:   6, words:  3994
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           7       7
		Scalar wires:        2       -
		Vectored wires:      3       -
		Always blocks:       1       1
		Initial blocks:      2       2
		Cont. assignments:   1       1
		Pseudo assignments:  4       4
	Writing initial simulation snapshot: worklib.t_mem:v
Loading snapshot worklib.t_mem:v .................... Done
ncsim> source /cad_area/install/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
addr:    0 ,dat:  x
addr:  960 ,dat:  x
addr:  482 ,dat:  x
addr:  693 ,dat:  x
addr:  246 ,dat:  x
addr:  228 ,dat:  x
addr:  148 ,dat:  x
addr:  767 ,dat:  x
addr:  355 ,dat:  x
addr:  259 ,dat:  x
addr:   21 ,dat:  x
addr:  872 ,dat:  x
addr:  758 ,dat:  x
addr:  193 ,dat:  x
addr:  909 ,dat:  x
addr:  632 ,dat:  x
addr:  719 ,dat:  x
addr:  214 ,dat:  x
addr:   67 ,dat:  x
addr:  908 ,dat:  x
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Jan 25, 2023 at 12:54:02 IST  (total: 00:00:01)
