

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Thu May 14 22:22:19 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2569|     2569| 25.690 us | 25.690 us |  2569|  2569|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     2559|     2559|        20|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        7|        7|         2|          2|          2|     4|    yes   |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        8|        8|         2|          -|          -|     4|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 2 11 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 13 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:125]   --->   Operation 14 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:126]   --->   Operation 15 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %matrix_mul_label6_begin" [picnic_impl.c:128]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bitNumber_assign105 = phi i7 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 18 'phi' 'bitNumber_assign105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str988) nounwind" [picnic_impl.c:129]   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str988)" [picnic_impl.c:129]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 21 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "%i = add i7 %bitNumber_assign105, 1" [picnic_impl.c:128]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %matrix_mul_label5" [picnic_impl.c:130]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0104 = phi i2 [ 0, %matrix_mul_label6_begin ], [ %j, %matrix_mul_label5 ]"   --->   Operation 24 'phi' 'j_0104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i2 %j_0104 to i9" [picnic_impl.c:130]   --->   Operation 25 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %bitNumber_assign105, i2 0)" [picnic_impl.c:133]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln133 = add i9 %shl_ln, %zext_ln130" [picnic_impl.c:133]   --->   Operation 27 'add' 'add_ln133' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i9 %add_ln133 to i14" [picnic_impl.c:133]   --->   Operation 28 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i2 %j_0104 to i64" [picnic_impl.c:134]   --->   Operation 29 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 30 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 31 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 32 [1/1] (1.80ns)   --->   "%add_ln134 = add i14 %zext_ln133, %matrix_offset_read" [picnic_impl.c:134]   --->   Operation 32 'add' 'add_ln134' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i14 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 33 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%temp_matrix2_addr = getelementptr [10240 x i32]* @temp_matrix2, i64 0, i64 %zext_ln134_2" [picnic_impl.c:134]   --->   Operation 34 'getelementptr' 'temp_matrix2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:134]   --->   Operation 35 'load' 'temp_matrix2_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_3 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln130 = icmp eq i2 %j_0104, -1" [picnic_impl.c:130]   --->   Operation 36 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1089) nounwind" [picnic_impl.c:131]   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1089)" [picnic_impl.c:131]   --->   Operation 38 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1190) nounwind" [picnic_impl.c:132]   --->   Operation 39 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (1.75ns)   --->   "%state_load = load i32* %state_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 40 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 41 [1/2] (2.77ns)   --->   "%temp_matrix2_load = load i32* %temp_matrix2_addr, align 4" [picnic_impl.c:134]   --->   Operation 41 'load' 'temp_matrix2_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10240> <ROM>
ST_4 : Operation 42 [1/1] (0.80ns)   --->   "%and_ln134 = and i32 %temp_matrix2_load, %state_load" [picnic_impl.c:134]   --->   Operation 42 'and' 'and_ln134' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%prod_addr_3 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 43 'getelementptr' 'prod_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.77ns)   --->   "store i32 %and_ln134, i32* %prod_addr_3, align 4" [picnic_impl.c:134]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1089, i32 %tmp_4)" [picnic_impl.c:135]   --->   Operation 45 'specregionend' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.20ns)   --->   "%j = add i2 %j_0104, 1" [picnic_impl.c:130]   --->   Operation 46 'add' 'j' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 47 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %1, label %matrix_mul_label5" [picnic_impl.c:130]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:83->picnic_impl.c:136]   --->   Operation 49 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 50 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 51 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 51 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 52 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %1 ], [ %x_2, %3 ]"   --->   Operation 53 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %1 ], [ %i_6, %3 ]"   --->   Operation 54 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %i_0_i to i64" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 55 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.00ns)   --->   "%icmp_ln87 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 56 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 57 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %matrix_mul_label6_end, label %3" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%prod_addr_4 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln87" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 59 'getelementptr' 'prod_addr_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 60 'load' 'prod_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 61 [1/1] (1.34ns)   --->   "%i_6 = add i3 %i_0_i, 1" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 61 'add' 'i_6' <Predicate = (!icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %bitNumber_assign105, i32 3, i32 4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 62 'partselect' 'tmp_17' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %bitNumber_assign105, i32 5, i32 6)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 63 'partselect' 'tmp_18' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln68_15 = zext i2 %tmp_18 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 64 'zext' 'zext_ln68_15' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln68_15" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 65 'getelementptr' 'temp_addr_5' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (2.77ns)   --->   "%temp_load_3 = load i32* %temp_addr_5, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 66 'load' 'temp_load_3' <Predicate = (icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i7 %bitNumber_assign105 to i3" [picnic_impl.c:128]   --->   Operation 67 'trunc' 'trunc_ln128' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.23ns)   --->   "%icmp_ln128 = icmp eq i7 %bitNumber_assign105, -1" [picnic_impl.c:128]   --->   Operation 68 'icmp' 'icmp_ln128' <Predicate = (icmp_ln87)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 69 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_4, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 69 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 70 [1/1] (0.80ns)   --->   "%x_2 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 70 'xor' 'x_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 8.36>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 72 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i31 %lshr_ln to i32" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 73 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%trunc_ln96 = trunc i32 %x_0_i to i1" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 74 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 75 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln96_2 = trunc i32 %x_0_i to i24" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 76 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln96_6 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 77 'partselect' 'trunc_ln96_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln96, %x_0_i" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 78 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 79 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i30 %lshr_ln5 to i32" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 80 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 81 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%xor_ln97 = xor i24 %trunc_ln96_6, %trunc_ln96_2" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 82 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln97_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 83 'partselect' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.80ns)   --->   "%y_4 = xor i32 %zext_ln97, %y" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 84 'xor' 'y_4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_4, i32 4, i32 31)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 85 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i28 %lshr_ln6 to i32" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 86 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_4, i32 4)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 87 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%xor_ln98 = xor i24 %trunc_ln97_2, %xor_ln97" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 88 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln98_2 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_4, i32 4, i32 27)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 89 'partselect' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.80ns)   --->   "%y_5 = xor i32 %zext_ln98, %y_4" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 90 'xor' 'y_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%xor_ln98_4 = xor i24 %trunc_ln98_2, %xor_ln98" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 91 'xor' 'xor_ln98_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_5, i32 8, i32 31)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 92 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_5, i32 8)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 93 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%y_6 = xor i24 %trunc_ln, %xor_ln98_4" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 94 'xor' 'y_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_6)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_6, i32 16)" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 95 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101 = xor i1 %trunc_ln96, %tmp_13" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 96 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101_5 = xor i1 %xor_ln101, %tmp_12" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 97 'xor' 'xor_ln101_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln101_6 = xor i1 %tmp_15, %tmp_16" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 98 'xor' 'xor_ln101_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101_7 = xor i1 %xor_ln101_6, %tmp_14" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 99 'xor' 'xor_ln101_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln101_8 = xor i1 %xor_ln101_7, %xor_ln101_5" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 100 'xor' 'xor_ln101_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln101 = zext i1 %xor_ln101_8 to i8" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 101 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln68_cast = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_17, i3 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 102 'bitconcatenate' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 103 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln68_14 = zext i5 %zext_ln68_cast to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 104 'zext' 'zext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/2] (2.77ns)   --->   "%temp_load_3 = load i32* %temp_addr_5, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 105 'load' 'temp_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 106 [1/1] (1.54ns)   --->   "%add_ln68 = add i6 7, %zext_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 106 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln68_16 = zext i6 %add_ln68 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 107 'zext' 'zext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.22ns)   --->   "%icmp_ln68 = icmp ugt i64 %zext_ln68_14, %zext_ln68_16" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 108 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln68_17 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 109 'zext' 'zext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%tmp_19 = call i32 @llvm.part.select.i32(i32 %temp_load_3, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 110 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.60ns)   --->   "%sub_ln68 = sub i6 %zext_ln68_17, %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 111 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%xor_ln68_4 = xor i6 %zext_ln68_17, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 112 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.60ns)   --->   "%sub_ln68_4 = sub i6 %add_ln68, %zext_ln68_17" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 113 'sub' 'sub_ln68_4' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_5)   --->   "%select_ln68 = select i1 %icmp_ln68, i6 %sub_ln68, i6 %sub_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 114 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_7 = select i1 %icmp_ln68, i32 %tmp_19, i32 %temp_load_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 115 'select' 'select_ln68_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_8 = select i1 %icmp_ln68, i6 %xor_ln68_4, i6 %zext_ln68_17" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 116 'select' 'select_ln68_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_5 = sub i6 31, %select_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 117 'sub' 'sub_ln68_5' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%zext_ln68_18 = zext i6 %select_ln68_8 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 118 'zext' 'zext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%zext_ln68_19 = zext i6 %sub_ln68_5 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 119 'zext' 'zext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln68 = lshr i32 %select_ln68_7, %zext_ln68_18" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 120 'lshr' 'lshr_ln68' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%lshr_ln68_3 = lshr i32 -1, %zext_ln68_19" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 121 'lshr' 'lshr_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68_4 = and i32 %lshr_ln68, %lshr_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 122 'and' 'and_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln68 = trunc i32 %and_ln68_4 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 123 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.80ns)   --->   "%xor_ln68 = xor i3 %trunc_ln128, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 124 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i3 %xor_ln68 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 125 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68 = shl i8 1, %zext_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 126 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_2 = xor i8 %shl_ln68, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 127 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln68_2 = shl i8 %zext_ln101, %zext_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 128 'shl' 'shl_ln68_2' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68 = and i8 %trunc_ln68, %xor_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 129 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln68 = or i8 %and_ln68, %shl_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 130 'or' 'or_ln68' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.22ns)   --->   "%icmp_ln68_2 = icmp ugt i64 %zext_ln68_14, %zext_ln68_16" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 131 'icmp' 'icmp_ln68_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.46>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln68_20 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 132 'zext' 'zext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%zext_ln68_21 = zext i8 %or_ln68 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 133 'zext' 'zext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%xor_ln68_5 = xor i6 %zext_ln68_20, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 134 'xor' 'xor_ln68_5' <Predicate = (icmp_ln68_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_6)   --->   "%select_ln68_9 = select i1 %icmp_ln68_2, i6 %zext_ln68_20, i6 %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 135 'select' 'select_ln68_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%select_ln68_10 = select i1 %icmp_ln68_2, i6 %add_ln68, i6 %zext_ln68_20" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 136 'select' 'select_ln68_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%select_ln68_11 = select i1 %icmp_ln68_2, i6 %xor_ln68_5, i6 %zext_ln68_20" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 137 'select' 'select_ln68_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_6 = sub i6 31, %select_ln68_9" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 138 'sub' 'sub_ln68_6' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_5)   --->   "%zext_ln68_22 = zext i6 %select_ln68_11 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 139 'zext' 'zext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%zext_ln68_23 = zext i6 %select_ln68_10 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 140 'zext' 'zext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%zext_ln68_24 = zext i6 %sub_ln68_6 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 141 'zext' 'zext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln68_5 = shl i32 %zext_ln68_21, %zext_ln68_22" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 142 'shl' 'shl_ln68_5' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%tmp_20 = call i32 @llvm.part.select.i32(i32 %shl_ln68_5, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 143 'partselect' 'tmp_20' <Predicate = (icmp_ln68_2)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_6)   --->   "%select_ln68_12 = select i1 %icmp_ln68_2, i32 %tmp_20, i32 %shl_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 144 'select' 'select_ln68_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%shl_ln68_6 = shl i32 -1, %zext_ln68_23" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 145 'shl' 'shl_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%lshr_ln68_4 = lshr i32 -1, %zext_ln68_24" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 146 'lshr' 'lshr_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln68_5 = and i32 %shl_ln68_6, %lshr_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 147 'and' 'and_ln68_5' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln68_6 = and i32 %select_ln68_12, %and_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 148 'and' 'and_ln68_6' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 149 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln68_25 = zext i2 %tmp_17 to i4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 150 'zext' 'zext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (1.49ns)   --->   "%shl_ln68_7 = shl i4 1, %zext_ln68_25" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 151 'shl' 'shl_ln68_7' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_5, i32 %and_ln68_6, i4 %shl_ln68_7)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str988, i32 %tmp)" [picnic_impl.c:138]   --->   Operation 153 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:128]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 155 'br' <Predicate = (icmp_ln128)> <Delay = 1.35>

State 11 <SV = 9> <Delay = 2.77>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 156 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (1.00ns)   --->   "%icmp_ln140 = icmp eq i3 %loop_0, -4" [picnic_impl.c:140]   --->   Operation 157 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 158 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:140]   --->   Operation 159 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %5, label %4" [picnic_impl.c:140]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %loop_0 to i64" [picnic_impl.c:141]   --->   Operation 161 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 162 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_11 : Operation 163 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 163 'load' 'temp_load' <Predicate = (!icmp_ln140)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:142]   --->   Operation 164 'ret' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 4.52>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1291) nounwind" [picnic_impl.c:141]   --->   Operation 165 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 166 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [8 x i32]* %output_r, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 167 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.75ns)   --->   "store i32 %temp_load, i32* %state_addr, align 4" [picnic_impl.c:141]   --->   Operation 168 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matrix_offset_read          (read                  ) [ 0011111111100]
prod                        (alloca                ) [ 0011111111100]
temp                        (alloca                ) [ 0011111111111]
empty                       (speclooptripcount     ) [ 0000000000000]
br_ln128                    (br                    ) [ 0111111111100]
bitNumber_assign105         (phi                   ) [ 0011111110000]
specloopname_ln129          (specloopname          ) [ 0000000000000]
tmp                         (specregionbegin       ) [ 0001111111100]
empty_43                    (speclooptripcount     ) [ 0000000000000]
i                           (add                   ) [ 0111111111100]
br_ln130                    (br                    ) [ 0011111111100]
j_0104                      (phi                   ) [ 0001100000000]
zext_ln130                  (zext                  ) [ 0000000000000]
shl_ln                      (bitconcatenate        ) [ 0000000000000]
add_ln133                   (add                   ) [ 0000000000000]
zext_ln133                  (zext                  ) [ 0000000000000]
zext_ln134                  (zext                  ) [ 0000100000000]
state_addr_1                (getelementptr         ) [ 0000100000000]
add_ln134                   (add                   ) [ 0000000000000]
zext_ln134_2                (zext                  ) [ 0000000000000]
temp_matrix2_addr           (getelementptr         ) [ 0000100000000]
icmp_ln130                  (icmp                  ) [ 0000100000000]
specloopname_ln131          (specloopname          ) [ 0000000000000]
tmp_4                       (specregionbegin       ) [ 0000000000000]
specpipeline_ln132          (specpipeline          ) [ 0000000000000]
state_load                  (load                  ) [ 0000000000000]
temp_matrix2_load           (load                  ) [ 0000000000000]
and_ln134                   (and                   ) [ 0000000000000]
prod_addr_3                 (getelementptr         ) [ 0000000000000]
store_ln134                 (store                 ) [ 0000000000000]
empty_44                    (specregionend         ) [ 0000000000000]
j                           (add                   ) [ 0011111111100]
empty_45                    (speclooptripcount     ) [ 0000000000000]
br_ln130                    (br                    ) [ 0011111111100]
prod_addr                   (getelementptr         ) [ 0000001000000]
x                           (load                  ) [ 0011111111100]
br_ln87                     (br                    ) [ 0011111111100]
x_0_i                       (phi                   ) [ 0000000111000]
i_0_i                       (phi                   ) [ 0000000100000]
zext_ln87                   (zext                  ) [ 0000000000000]
icmp_ln87                   (icmp                  ) [ 0011111111100]
empty_46                    (speclooptripcount     ) [ 0000000000000]
br_ln87                     (br                    ) [ 0000000000000]
prod_addr_4                 (getelementptr         ) [ 0000000010000]
i_6                         (add                   ) [ 0011111111100]
tmp_17                      (partselect            ) [ 0000000001100]
tmp_18                      (partselect            ) [ 0000000000000]
zext_ln68_15                (zext                  ) [ 0000000000000]
temp_addr_5                 (getelementptr         ) [ 0000000001100]
trunc_ln128                 (trunc                 ) [ 0000000001000]
icmp_ln128                  (icmp                  ) [ 0000000001100]
prod_load                   (load                  ) [ 0000000000000]
x_2                         (xor                   ) [ 0011111111100]
br_ln87                     (br                    ) [ 0011111111100]
lshr_ln                     (partselect            ) [ 0000000000000]
zext_ln96                   (zext                  ) [ 0000000000000]
trunc_ln96                  (trunc                 ) [ 0000000000000]
tmp_12                      (bitselect             ) [ 0000000000000]
trunc_ln96_2                (trunc                 ) [ 0000000000000]
trunc_ln96_6                (partselect            ) [ 0000000000000]
y                           (xor                   ) [ 0000000000000]
lshr_ln5                    (partselect            ) [ 0000000000000]
zext_ln97                   (zext                  ) [ 0000000000000]
tmp_13                      (bitselect             ) [ 0000000000000]
xor_ln97                    (xor                   ) [ 0000000000000]
trunc_ln97_2                (partselect            ) [ 0000000000000]
y_4                         (xor                   ) [ 0000000000000]
lshr_ln6                    (partselect            ) [ 0000000000000]
zext_ln98                   (zext                  ) [ 0000000000000]
tmp_14                      (bitselect             ) [ 0000000000000]
xor_ln98                    (xor                   ) [ 0000000000000]
trunc_ln98_2                (partselect            ) [ 0000000000000]
y_5                         (xor                   ) [ 0000000000000]
xor_ln98_4                  (xor                   ) [ 0000000000000]
trunc_ln                    (partselect            ) [ 0000000000000]
tmp_15                      (bitselect             ) [ 0000000000000]
y_6                         (xor                   ) [ 0000000000000]
tmp_16                      (bitselect             ) [ 0000000000000]
xor_ln101                   (xor                   ) [ 0000000000000]
xor_ln101_5                 (xor                   ) [ 0000000000000]
xor_ln101_6                 (xor                   ) [ 0000000000000]
xor_ln101_7                 (xor                   ) [ 0000000000000]
xor_ln101_8                 (xor                   ) [ 0000000000000]
zext_ln101                  (zext                  ) [ 0000000000000]
zext_ln68_cast              (bitconcatenate        ) [ 0000000000100]
zext_ln68                   (zext                  ) [ 0000000000000]
zext_ln68_14                (zext                  ) [ 0000000000000]
temp_load_3                 (load                  ) [ 0000000000000]
add_ln68                    (add                   ) [ 0000000000100]
zext_ln68_16                (zext                  ) [ 0000000000000]
icmp_ln68                   (icmp                  ) [ 0000000000000]
zext_ln68_17                (zext                  ) [ 0000000000000]
tmp_19                      (partselect            ) [ 0000000000000]
sub_ln68                    (sub                   ) [ 0000000000000]
xor_ln68_4                  (xor                   ) [ 0000000000000]
sub_ln68_4                  (sub                   ) [ 0000000000000]
select_ln68                 (select                ) [ 0000000000000]
select_ln68_7               (select                ) [ 0000000000000]
select_ln68_8               (select                ) [ 0000000000000]
sub_ln68_5                  (sub                   ) [ 0000000000000]
zext_ln68_18                (zext                  ) [ 0000000000000]
zext_ln68_19                (zext                  ) [ 0000000000000]
lshr_ln68                   (lshr                  ) [ 0000000000000]
lshr_ln68_3                 (lshr                  ) [ 0000000000000]
and_ln68_4                  (and                   ) [ 0000000000000]
trunc_ln68                  (trunc                 ) [ 0000000000000]
xor_ln68                    (xor                   ) [ 0000000000000]
zext_ln68_2                 (zext                  ) [ 0000000000000]
shl_ln68                    (shl                   ) [ 0000000000000]
xor_ln68_2                  (xor                   ) [ 0000000000000]
shl_ln68_2                  (shl                   ) [ 0000000000000]
and_ln68                    (and                   ) [ 0000000000000]
or_ln68                     (or                    ) [ 0000000000100]
icmp_ln68_2                 (icmp                  ) [ 0000000000100]
zext_ln68_20                (zext                  ) [ 0000000000000]
zext_ln68_21                (zext                  ) [ 0000000000000]
xor_ln68_5                  (xor                   ) [ 0000000000000]
select_ln68_9               (select                ) [ 0000000000000]
select_ln68_10              (select                ) [ 0000000000000]
select_ln68_11              (select                ) [ 0000000000000]
sub_ln68_6                  (sub                   ) [ 0000000000000]
zext_ln68_22                (zext                  ) [ 0000000000000]
zext_ln68_23                (zext                  ) [ 0000000000000]
zext_ln68_24                (zext                  ) [ 0000000000000]
shl_ln68_5                  (shl                   ) [ 0000000000000]
tmp_20                      (partselect            ) [ 0000000000000]
select_ln68_12              (select                ) [ 0000000000000]
shl_ln68_6                  (shl                   ) [ 0000000000000]
lshr_ln68_4                 (lshr                  ) [ 0000000000000]
and_ln68_5                  (and                   ) [ 0000000000000]
and_ln68_6                  (and                   ) [ 0000000000000]
specbramwithbyteenable_ln68 (specbramwithbyteenable) [ 0000000000000]
zext_ln68_25                (zext                  ) [ 0000000000000]
shl_ln68_7                  (shl                   ) [ 0000000000000]
store_ln68                  (store                 ) [ 0000000000000]
empty_47                    (specregionend         ) [ 0000000000000]
br_ln128                    (br                    ) [ 0111111111100]
br_ln140                    (br                    ) [ 0011111111111]
loop_0                      (phi                   ) [ 0000000000010]
icmp_ln140                  (icmp                  ) [ 0000000000011]
empty_48                    (speclooptripcount     ) [ 0000000000000]
loop                        (add                   ) [ 0000000000111]
br_ln140                    (br                    ) [ 0000000000000]
zext_ln141                  (zext                  ) [ 0000000000001]
temp_addr                   (getelementptr         ) [ 0000000000001]
ret_ln142                   (ret                   ) [ 0000000000000]
specloopname_ln141          (specloopname          ) [ 0000000000000]
temp_load                   (load                  ) [ 0000000000000]
state_addr                  (getelementptr         ) [ 0000000000000]
store_ln141                 (store                 ) [ 0000000000000]
br_ln140                    (br                    ) [ 0000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matrix_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_matrix2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str988"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1089"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1190"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1291"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="prod_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="temp_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="matrix_offset_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="14" slack="0"/>
<pin id="129" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/3 store_ln141/12 "/>
</bind>
</comp>

<comp id="145" class="1004" name="temp_matrix2_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix2_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix2_load/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="prod_addr_3_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="1"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_3/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln134/4 x/5 prod_load/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="prod_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="prod_addr_4_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_4/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="temp_addr_5_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_5/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_3/7 store_ln68/10 temp_load/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="temp_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="state_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="1"/>
<pin id="208" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/12 "/>
</bind>
</comp>

<comp id="213" class="1005" name="bitNumber_assign105_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="1"/>
<pin id="215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign105 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="bitNumber_assign105_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign105/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="j_0104_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0104 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_0104_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="2" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0104/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="x_0_i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_0_i_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/7 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_0_i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="1"/>
<pin id="249" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_0_i_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="loop_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="loop_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln130_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="1"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln133_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln133_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln134_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="2" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln134_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="14" slack="2"/>
<pin id="305" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln134_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="14" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln130_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln134_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="j_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln87_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln87_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/7 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/7 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_17_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="7" slack="5"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="0" index="3" bw="4" slack="0"/>
<pin id="353" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_18_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="7" slack="5"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="0" index="3" bw="4" slack="0"/>
<pin id="363" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln68_15_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_15/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln128_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="5"/>
<pin id="375" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln128_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="5"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="x_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_2/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="lshr_ln_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln96_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln96_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_12_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln96_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_2/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln96_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="24" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_6/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="y_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="31" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="lshr_ln5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="30" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="0" index="3" bw="6" slack="0"/>
<pin id="440" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln97_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="30" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_13_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="3" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln97_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="24" slack="0"/>
<pin id="459" dir="0" index="1" bw="24" slack="0"/>
<pin id="460" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln97_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="0" index="3" bw="6" slack="0"/>
<pin id="468" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97_2/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="y_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="30" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_4/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="lshr_ln6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="28" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="4" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln98_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="28" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_14_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xor_ln98_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="24" slack="0"/>
<pin id="503" dir="0" index="1" bw="24" slack="0"/>
<pin id="504" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln98_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="24" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_2/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="y_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="28" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_5/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln98_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="24" slack="0"/>
<pin id="525" dir="0" index="1" bw="24" slack="0"/>
<pin id="526" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_4/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="24" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_15_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="5" slack="0"/>
<pin id="543" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="y_6_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="24" slack="0"/>
<pin id="549" dir="0" index="1" bw="24" slack="0"/>
<pin id="550" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_6/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_16_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="24" slack="0"/>
<pin id="556" dir="0" index="2" bw="6" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln101_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln101_5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_5/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="xor_ln101_6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_6/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln101_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_7/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln101_8_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_8/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln101_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln68_cast_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="1"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln68_cast/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln68_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/9 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln68_14_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_14/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln68_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="5" slack="0"/>
<pin id="613" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln68_16_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_16/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln68_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="0" index="1" bw="6" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln68_17_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_17/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_19_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="6" slack="0"/>
<pin id="634" dir="0" index="3" bw="1" slack="0"/>
<pin id="635" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sub_ln68_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="6" slack="0"/>
<pin id="643" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="xor_ln68_4_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_4/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sub_ln68_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="0" index="1" bw="5" slack="0"/>
<pin id="655" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_4/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln68_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="6" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln68_7_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="0" index="2" bw="32" slack="0"/>
<pin id="670" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_7/9 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln68_8_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="6" slack="0"/>
<pin id="677" dir="0" index="2" bw="5" slack="0"/>
<pin id="678" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_8/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sub_ln68_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_5/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln68_18_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_18/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln68_19_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_19/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="lshr_ln68_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="6" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="lshr_ln68_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="6" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_3/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln68_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_4/9 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln68_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/9 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln68_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="1"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln68_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="shl_ln68_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="3" slack="0"/>
<pin id="730" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="xor_ln68_2_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_2/9 "/>
</bind>
</comp>

<comp id="739" class="1004" name="shl_ln68_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="3" slack="0"/>
<pin id="742" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_2/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="and_ln68_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/9 "/>
</bind>
</comp>

<comp id="751" class="1004" name="or_ln68_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="8" slack="0"/>
<pin id="754" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln68_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="0" index="1" bw="6" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_2/9 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln68_20_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="5" slack="1"/>
<pin id="765" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_20/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln68_21_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_21/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="xor_ln68_5_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="0"/>
<pin id="771" dir="0" index="1" bw="6" slack="0"/>
<pin id="772" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_5/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln68_9_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="5" slack="0"/>
<pin id="778" dir="0" index="2" bw="6" slack="1"/>
<pin id="779" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_9/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln68_10_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="0" index="1" bw="6" slack="1"/>
<pin id="784" dir="0" index="2" bw="5" slack="0"/>
<pin id="785" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_10/10 "/>
</bind>
</comp>

<comp id="787" class="1004" name="select_ln68_11_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="0" index="1" bw="6" slack="0"/>
<pin id="790" dir="0" index="2" bw="5" slack="0"/>
<pin id="791" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_11/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sub_ln68_6_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="6" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_6/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln68_22_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_22/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln68_23_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_23/10 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln68_24_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="6" slack="0"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_24/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="shl_ln68_5_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="6" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_5/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_20_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="0" index="2" bw="6" slack="0"/>
<pin id="822" dir="0" index="3" bw="1" slack="0"/>
<pin id="823" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln68_12_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_12/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="shl_ln68_6_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="6" slack="0"/>
<pin id="838" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_6/10 "/>
</bind>
</comp>

<comp id="841" class="1004" name="lshr_ln68_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="6" slack="0"/>
<pin id="844" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_4/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="and_ln68_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="0"/>
<pin id="850" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_5/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="and_ln68_6_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="32" slack="0"/>
<pin id="856" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_6/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln68_25_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="2"/>
<pin id="862" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_25/10 "/>
</bind>
</comp>

<comp id="863" class="1004" name="shl_ln68_7_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="2" slack="0"/>
<pin id="866" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_7/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln140_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="3" slack="0"/>
<pin id="872" dir="0" index="1" bw="3" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/11 "/>
</bind>
</comp>

<comp id="876" class="1004" name="loop_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="3" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/11 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln141_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="3" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/11 "/>
</bind>
</comp>

<comp id="887" class="1005" name="matrix_offset_read_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="14" slack="2"/>
<pin id="889" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="892" class="1005" name="i_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="7" slack="0"/>
<pin id="894" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="897" class="1005" name="zext_ln134_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="1"/>
<pin id="899" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="902" class="1005" name="state_addr_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="1"/>
<pin id="904" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="temp_matrix2_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="14" slack="1"/>
<pin id="909" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix2_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="icmp_ln130_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="916" class="1005" name="j_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="2" slack="1"/>
<pin id="918" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="921" class="1005" name="prod_addr_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="6" slack="1"/>
<pin id="923" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="x_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="934" class="1005" name="prod_addr_4_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="6" slack="1"/>
<pin id="936" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_4 "/>
</bind>
</comp>

<comp id="939" class="1005" name="i_6_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="3" slack="0"/>
<pin id="941" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_17_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="2" slack="1"/>
<pin id="946" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="950" class="1005" name="temp_addr_5_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="6" slack="1"/>
<pin id="952" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_5 "/>
</bind>
</comp>

<comp id="955" class="1005" name="trunc_ln128_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="3" slack="1"/>
<pin id="957" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="960" class="1005" name="icmp_ln128_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="2"/>
<pin id="962" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="964" class="1005" name="x_2_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="969" class="1005" name="zext_ln68_cast_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="1"/>
<pin id="971" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_cast "/>
</bind>
</comp>

<comp id="974" class="1005" name="add_ln68_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="6" slack="1"/>
<pin id="976" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="980" class="1005" name="or_ln68_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="1"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln68 "/>
</bind>
</comp>

<comp id="985" class="1005" name="icmp_ln68_2_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln68_2 "/>
</bind>
</comp>

<comp id="996" class="1005" name="loop_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="3" slack="0"/>
<pin id="998" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1001" class="1005" name="zext_ln141_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="64" slack="1"/>
<pin id="1003" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="temp_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="1"/>
<pin id="1008" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="197" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="191" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="212"><net_src comp="204" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="246"><net_src comp="240" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="250"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="94" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="217" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="229" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="213" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="275" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="229" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="306"><net_src comp="293" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="316"><net_src comp="229" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="152" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="139" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="318" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="329"><net_src comp="225" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="251" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="340"><net_src comp="251" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="251" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="213" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="213" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="64" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="376"><net_src comp="213" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="213" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="164" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="237" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="237" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="389" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="237" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="237" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="237" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="74" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="237" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="433"><net_src comp="399" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="237" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="36" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="70" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="448"><net_src comp="435" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="72" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="429" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="419" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="415" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="429" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="477"><net_src comp="445" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="429" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="479" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="72" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="473" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="60" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="463" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="457" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="473" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="84" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="489" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="473" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="507" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="501" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="74" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="517" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="86" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="70" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="517" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="529" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="523" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="88" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="90" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="403" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="449" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="407" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="539" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="553" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="573" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="493" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="567" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="92" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="94" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="595" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="595" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="96" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="602" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="606" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="595" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="191" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="70" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="40" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="644"><net_src comp="626" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="610" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="626" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="610" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="626" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="663"><net_src comp="620" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="640" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="620" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="630" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="191" pin="3"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="620" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="646" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="626" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="686"><net_src comp="100" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="658" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="674" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="682" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="666" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="688" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="102" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="692" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="696" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="104" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="718" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="106" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="108" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="591" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="723" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="714" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="733" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="739" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="606" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="616" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="773"><net_src comp="763" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="100" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="763" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="763" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="792"><net_src comp="769" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="763" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="798"><net_src comp="100" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="775" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="787" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="781" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="794" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="766" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="800" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="824"><net_src comp="98" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="70" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="40" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="833"><net_src comp="818" pin="4"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="812" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="102" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="804" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="102" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="808" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="835" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="841" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="828" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="847" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="853" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="867"><net_src comp="112" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="869"><net_src comp="863" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="874"><net_src comp="262" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="52" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="262" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="50" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="262" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="890"><net_src comp="126" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="895"><net_src comp="269" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="900"><net_src comp="297" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="905"><net_src comp="132" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="910"><net_src comp="145" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="915"><net_src comp="312" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="325" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="924"><net_src comp="170" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="929"><net_src comp="164" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="937"><net_src comp="178" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="942"><net_src comp="342" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="947"><net_src comp="348" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="953"><net_src comp="185" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="958"><net_src comp="373" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="963"><net_src comp="377" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="383" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="972"><net_src comp="595" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="977"><net_src comp="610" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="983"><net_src comp="751" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="988"><net_src comp="757" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="991"><net_src comp="985" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="992"><net_src comp="985" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="999"><net_src comp="876" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1004"><net_src comp="882" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1009"><net_src comp="197" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: matrix_mul : output_r | {3 4 }
	Port: matrix_mul : matrix_offset | {1 }
	Port: matrix_mul : temp_matrix2 | {3 4 }
  - Chain level:
	State 1
	State 2
		i : 1
	State 3
		zext_ln130 : 1
		add_ln133 : 2
		zext_ln133 : 3
		zext_ln134 : 1
		state_addr_1 : 2
		state_load : 3
		add_ln134 : 4
		zext_ln134_2 : 5
		temp_matrix2_addr : 6
		temp_matrix2_load : 7
		icmp_ln130 : 1
	State 4
		and_ln134 : 1
		store_ln134 : 1
		empty_44 : 1
	State 5
		x : 1
	State 6
	State 7
		zext_ln87 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		prod_addr_4 : 2
		prod_load : 3
		i_6 : 1
		zext_ln68_15 : 1
		temp_addr_5 : 2
		temp_load_3 : 3
	State 8
		x_2 : 1
	State 9
		zext_ln96 : 1
		y : 2
		lshr_ln5 : 2
		zext_ln97 : 3
		tmp_13 : 2
		xor_ln97 : 1
		trunc_ln97_2 : 2
		y_4 : 4
		lshr_ln6 : 4
		zext_ln98 : 5
		tmp_14 : 4
		xor_ln98 : 3
		trunc_ln98_2 : 4
		y_5 : 6
		xor_ln98_4 : 5
		trunc_ln : 6
		tmp_15 : 6
		y_6 : 7
		tmp_16 : 7
		xor_ln101 : 3
		xor_ln101_5 : 3
		xor_ln101_6 : 8
		xor_ln101_7 : 8
		xor_ln101_8 : 8
		zext_ln101 : 8
		zext_ln68 : 1
		zext_ln68_14 : 1
		add_ln68 : 2
		zext_ln68_16 : 3
		icmp_ln68 : 4
		zext_ln68_17 : 1
		tmp_19 : 1
		sub_ln68 : 3
		xor_ln68_4 : 2
		sub_ln68_4 : 3
		select_ln68 : 5
		select_ln68_7 : 5
		select_ln68_8 : 5
		sub_ln68_5 : 6
		zext_ln68_18 : 6
		zext_ln68_19 : 7
		lshr_ln68 : 7
		lshr_ln68_3 : 8
		and_ln68_4 : 9
		trunc_ln68 : 9
		shl_ln68 : 1
		xor_ln68_2 : 2
		shl_ln68_2 : 9
		and_ln68 : 10
		or_ln68 : 10
		icmp_ln68_2 : 4
	State 10
		xor_ln68_5 : 1
		select_ln68_9 : 1
		select_ln68_10 : 1
		select_ln68_11 : 1
		sub_ln68_6 : 2
		zext_ln68_22 : 2
		zext_ln68_23 : 2
		zext_ln68_24 : 3
		shl_ln68_5 : 3
		tmp_20 : 4
		select_ln68_12 : 5
		shl_ln68_6 : 3
		lshr_ln68_4 : 4
		and_ln68_5 : 5
		and_ln68_6 : 6
		shl_ln68_7 : 1
		store_ln68 : 6
	State 11
		icmp_ln140 : 1
		loop : 1
		br_ln140 : 2
		zext_ln141 : 1
		temp_addr : 2
		temp_load : 3
	State 12
		store_ln141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_2_fu_383           |    0    |    32   |
|          |            y_fu_429            |    0    |    32   |
|          |         xor_ln97_fu_457        |    0    |    24   |
|          |           y_4_fu_473           |    0    |    32   |
|          |         xor_ln98_fu_501        |    0    |    24   |
|          |           y_5_fu_517           |    0    |    32   |
|          |        xor_ln98_4_fu_523       |    0    |    24   |
|          |           y_6_fu_547           |    0    |    24   |
|    xor   |        xor_ln101_fu_561        |    0    |    2    |
|          |       xor_ln101_5_fu_567       |    0    |    2    |
|          |       xor_ln101_6_fu_573       |    0    |    2    |
|          |       xor_ln101_7_fu_579       |    0    |    2    |
|          |       xor_ln101_8_fu_585       |    0    |    2    |
|          |        xor_ln68_4_fu_646       |    0    |    6    |
|          |         xor_ln68_fu_718        |    0    |    3    |
|          |        xor_ln68_2_fu_733       |    0    |    8    |
|          |        xor_ln68_5_fu_769       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln134_fu_318        |    0    |    32   |
|          |        and_ln68_4_fu_708       |    0    |    32   |
|    and   |         and_ln68_fu_745        |    0    |    8    |
|          |        and_ln68_5_fu_847       |    0    |    32   |
|          |        and_ln68_6_fu_853       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln68_fu_696        |    0    |   101   |
|   lshr   |       lshr_ln68_3_fu_702       |    0    |    13   |
|          |       lshr_ln68_4_fu_841       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_269            |    0    |    15   |
|          |        add_ln133_fu_287        |    0    |    16   |
|          |        add_ln134_fu_302        |    0    |    21   |
|    add   |            j_fu_325            |    0    |    10   |
|          |           i_6_fu_342           |    0    |    12   |
|          |         add_ln68_fu_610        |    0    |    15   |
|          |           loop_fu_876          |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln68_fu_658       |    0    |    6    |
|          |      select_ln68_7_fu_666      |    0    |    32   |
|          |      select_ln68_8_fu_674      |    0    |    6    |
|  select  |      select_ln68_9_fu_775      |    0    |    6    |
|          |      select_ln68_10_fu_781     |    0    |    6    |
|          |      select_ln68_11_fu_787     |    0    |    6    |
|          |      select_ln68_12_fu_828     |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         sub_ln68_fu_640        |    0    |    15   |
|    sub   |        sub_ln68_4_fu_652       |    0    |    15   |
|          |        sub_ln68_5_fu_682       |    0    |    15   |
|          |        sub_ln68_6_fu_794       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln130_fu_312       |    0    |    8    |
|          |        icmp_ln87_fu_336        |    0    |    9    |
|   icmp   |        icmp_ln128_fu_377       |    0    |    11   |
|          |        icmp_ln68_fu_620        |    0    |    11   |
|          |       icmp_ln68_2_fu_757       |    0    |    11   |
|          |        icmp_ln140_fu_870       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         shl_ln68_fu_727        |    0    |    10   |
|          |        shl_ln68_2_fu_739       |    0    |    10   |
|    shl   |        shl_ln68_5_fu_812       |    0    |    19   |
|          |        shl_ln68_6_fu_835       |    0    |    13   |
|          |        shl_ln68_7_fu_863       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln68_fu_751         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_126 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln130_fu_275       |    0    |    0    |
|          |        zext_ln133_fu_293       |    0    |    0    |
|          |        zext_ln134_fu_297       |    0    |    0    |
|          |       zext_ln134_2_fu_307      |    0    |    0    |
|          |        zext_ln87_fu_331        |    0    |    0    |
|          |       zext_ln68_15_fu_368      |    0    |    0    |
|          |        zext_ln96_fu_399        |    0    |    0    |
|          |        zext_ln97_fu_445        |    0    |    0    |
|          |        zext_ln98_fu_489        |    0    |    0    |
|          |        zext_ln101_fu_591       |    0    |    0    |
|          |        zext_ln68_fu_602        |    0    |    0    |
|   zext   |       zext_ln68_14_fu_606      |    0    |    0    |
|          |       zext_ln68_16_fu_616      |    0    |    0    |
|          |       zext_ln68_17_fu_626      |    0    |    0    |
|          |       zext_ln68_18_fu_688      |    0    |    0    |
|          |       zext_ln68_19_fu_692      |    0    |    0    |
|          |       zext_ln68_2_fu_723       |    0    |    0    |
|          |       zext_ln68_20_fu_763      |    0    |    0    |
|          |       zext_ln68_21_fu_766      |    0    |    0    |
|          |       zext_ln68_22_fu_800      |    0    |    0    |
|          |       zext_ln68_23_fu_804      |    0    |    0    |
|          |       zext_ln68_24_fu_808      |    0    |    0    |
|          |       zext_ln68_25_fu_860      |    0    |    0    |
|          |        zext_ln141_fu_882       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_279         |    0    |    0    |
|          |      zext_ln68_cast_fu_595     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_17_fu_348         |    0    |    0    |
|          |          tmp_18_fu_358         |    0    |    0    |
|          |         lshr_ln_fu_389         |    0    |    0    |
|          |       trunc_ln96_6_fu_419      |    0    |    0    |
|          |         lshr_ln5_fu_435        |    0    |    0    |
|partselect|       trunc_ln97_2_fu_463      |    0    |    0    |
|          |         lshr_ln6_fu_479        |    0    |    0    |
|          |       trunc_ln98_2_fu_507      |    0    |    0    |
|          |         trunc_ln_fu_529        |    0    |    0    |
|          |          tmp_19_fu_630         |    0    |    0    |
|          |          tmp_20_fu_818         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln128_fu_373       |    0    |    0    |
|   trunc  |        trunc_ln96_fu_403       |    0    |    0    |
|          |       trunc_ln96_2_fu_415      |    0    |    0    |
|          |        trunc_ln68_fu_714       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_12_fu_407         |    0    |    0    |
|          |          tmp_13_fu_449         |    0    |    0    |
| bitselect|          tmp_14_fu_493         |    0    |    0    |
|          |          tmp_15_fu_539         |    0    |    0    |
|          |          tmp_16_fu_553         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   900   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln68_reg_974     |    6   |
|bitNumber_assign105_reg_213|    7   |
|       i_0_i_reg_247       |    3   |
|        i_6_reg_939        |    3   |
|         i_reg_892         |    7   |
|     icmp_ln128_reg_960    |    1   |
|     icmp_ln130_reg_912    |    1   |
|    icmp_ln68_2_reg_985    |    1   |
|       j_0104_reg_225      |    2   |
|         j_reg_916         |    2   |
|       loop_0_reg_258      |    3   |
|        loop_reg_996       |    3   |
| matrix_offset_read_reg_887|   14   |
|      or_ln68_reg_980      |    8   |
|    prod_addr_4_reg_934    |    6   |
|     prod_addr_reg_921     |    6   |
|    state_addr_1_reg_902   |    3   |
|    temp_addr_5_reg_950    |    6   |
|     temp_addr_reg_1006    |    6   |
| temp_matrix2_addr_reg_907 |   14   |
|       tmp_17_reg_944      |    2   |
|    trunc_ln128_reg_955    |    3   |
|       x_0_i_reg_237       |   32   |
|        x_2_reg_964        |   32   |
|         x_reg_926         |   32   |
|     zext_ln134_reg_897    |   64   |
|    zext_ln141_reg_1001    |   64   |
|   zext_ln68_cast_reg_969  |    5   |
+---------------------------+--------+
|           Total           |   336  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_139      |  p0  |   3  |   3  |    9   ||    15   |
|      grp_access_fu_152      |  p0  |   2  |  14  |   28   ||    9    |
|      grp_access_fu_164      |  p0  |   5  |   6  |   30   ||    27   |
|      grp_access_fu_191      |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign105_reg_213 |  p0  |   2  |   7  |   14   ||    9    |
|        j_0104_reg_225       |  p0  |   2  |   2  |    4   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   109  ||  8.7105 ||    90   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   900  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   90   |    -   |
|  Register |    -   |    -   |   336  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   336  |   990  |    0   |
+-----------+--------+--------+--------+--------+--------+
