;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, <2
	ADD #270, 0
	SUB 200, 601
	SPL @500, 96
	SUB <0, @2
	MOV -1, <-20
	SPL @300, 90
	SUB 121, 300
	SLT 0, 500
	SUB 0, <2
	SUB 0, <2
	ADD 219, <30
	ADD 219, <30
	CMP <0, @2
	CMP <0, @2
	SUB @-127, 100
	ADD 20, 260
	SUB 2, 20
	SLT 0, 500
	ADD 20, 260
	DJN -1, @-22
	SUB <-0, @-2
	SLT 20, 6
	ADD 20, 260
	SUB 210, 30
	ADD 10, 30
	ADD 20, 260
	JMP @12, #200
	JMP @12, #200
	SPL 0, #2
	SUB <0, @2
	SUB <0, @2
	SUB 210, 30
	SUB 210, 30
	SUB -600, 601
	ADD 710, 130
	SPL 12, #10
	SPL 12, #10
	JMP 12, #10
	JMP 0, @2
	SUB <0, @2
	SUB <0, @2
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	ADD 30, 9
	DJN -1, @-20
