<dec f='linux/arch/x86/events/perf_event.h' l='123' type='u64'/>
<offset>64</offset>
<doc f='linux/arch/x86/events/perf_event.h' l='123'>/* extra MSR config */</doc>
<use f='linux/arch/x86/events/intel/core.c' l='2422' u='r' c='__intel_shared_reg_get_constraints'/>
<use f='linux/arch/x86/events/intel/core.c' l='2448' u='w' c='__intel_shared_reg_get_constraints'/>
<use f='linux/arch/x86/events/intel/lbr.c' l='170' u='r' c='__intel_pmu_lbr_enable'/>
<use f='linux/arch/x86/events/intel/lbr.c' l='543' u='r' c='intel_pmu_lbr_read_64'/>
<use f='linux/arch/x86/events/intel/lbr.c' l='544' u='r' c='intel_pmu_lbr_read_64'/>
