library verilog;
use verilog.vl_types.all;
entity MULT_AND is
    port(
        LO              : out    vl_logic;
        I0              : in     vl_logic;
        I1              : in     vl_logic
    );
end MULT_AND;
