// Autogenerated using stratification.
requires "x86-configuration.k"

module VMINPS-XMM-XMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vminps R1:Xmm, R2:Xmm, R3:Xmm,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt(mi(128, 0), concatenateMInt(Float2MInt(minFloat(MInt2Float(extractMInt(getParentValue(R1, RSMap), 128, 160), 24, 8), MInt2Float(extractMInt(getParentValue(R2, RSMap), 128, 160), 24, 8)), 32), concatenateMInt(Float2MInt(minFloat(MInt2Float(extractMInt(getParentValue(R1, RSMap), 160, 192), 24, 8), MInt2Float(extractMInt(getParentValue(R2, RSMap), 160, 192), 24, 8)), 32), concatenateMInt(Float2MInt(minFloat(MInt2Float(extractMInt(getParentValue(R1, RSMap), 192, 224), 24, 8), MInt2Float(extractMInt(getParentValue(R2, RSMap), 192, 224), 24, 8)), 32), Float2MInt(minFloat(MInt2Float(extractMInt(getParentValue(R1, RSMap), 224, 256), 24, 8), MInt2Float(extractMInt(getParentValue(R2, RSMap), 224, 256), 24, 8)), 32))))) )


)

    </regstate>
endmodule

module VMINPS-XMM-XMM-XMM-SEMANTICS
  imports VMINPS-XMM-XMM-XMM
endmodule
/*
TargetInstr:
vminps %xmm3, %xmm2, %xmm1
RWSet:
maybe read:{ %xmm2 %xmm3 }
must read:{ %xmm2 %xmm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx }

Circuit:
circuit:vmovdqa %xmm3, %xmm1         #  1     0    4      OPC=vmovdqa_xmm_xmm
circuit:vmovdqu %xmm2, %xmm14        #  2     0x4  4      OPC=vmovdqu_xmm_xmm
circuit:vminps %ymm1, %ymm14, %ymm1  #  3     0x8  4      OPC=vminps_ymm_ymm_ymm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vminps %xmm3, %xmm2, %xmm1

  maybe read:      { %xmm2 %xmm3 }
  must read:       { %xmm2 %xmm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx }

Circuits:

%ymm1  : 0x0₃₂ ∘ (0x0₃₂ ∘ (0x0₃₂ ∘ (0x0₃₂ ∘ ((mincmp_single(%ymm2[127:96], %ymm3[127:96]) = 0x1₁ ? %ymm2[127:96] : %ymm3[127:96]) ∘ ((mincmp_single(%ymm2[95:64], %ymm3[95:64]) = 0x1₁ ? %ymm2[95:64] : %ymm3[95:64]) ∘ ((mincmp_single(%ymm2[63:32], %ymm3[63:32]) = 0x1₁ ? %ymm2[63:32] : %ymm3[63:32]) ∘ (mincmp_single(%ymm2[31:0], %ymm3[31:0]) = 0x1₁ ? %ymm2[31:0] : %ymm3[31:0])))))))

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv

*/