(PCB capteur_vitesse
 (parser
  (host_cad ARES)
  (host_version 8.10 SP3)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -92.60160 -10.10160 7.60160 42.60160))
  (boundary (path signal 0.20320 -92.50000 -10.00000 7.50000 -10.00000 7.50000 42.50000
   -92.50000 42.50000 -92.50000 -10.00000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction orthogonal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction off))
  (grid via  2.54000)
  (grid wire 2.54000)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "TBLOCK-I4_J1" (place J1 -76.91000 0.16000 front 90))
  (component DIL08_U1 (place U1 -45.72000 29.21000 front 0))
  (component PIERRE_C4 (place C4 -72.59000 33.02000 front 90))
  (component DIL08_U2 (place U2 -33.02000 21.59000 front 0))
  (component PIERRE_C3 (place C3 -60.00000 14.05000 front 270))
  (component PIERRE_D1 (place D1 0.00000 3.57000 front 90))
  (component RES40_R1 (place R1 -35.56000 31.75000 front 0))
  (component RES40_R2 (place R2 -12.62000 2.54000 front 90))
  (component RES40_R3 (place R3 -65.01000 36.83000 front 0))
  (component RES40_R4 (place R4 -67.51000 34.29000 front 270))
  (component RES40_R5 (place R5 -75.13000 20.32000 front 90))
  (component PIERRE_C1 (place C1 -12.50000 33.02000 front 0))
  (component PIERRE_C2 (place C2 -51.23000 -0.91000 front 90))
  (component PIERRE_D2 (place D2 0.00000 15.00000 front 90))
  (component RES40_R6 (place R6 -35.28000 6.19000 front 0))
 )
 (library
  (image "TBLOCK-I4_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 17.88160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
   (pin PS0 (rotate 0) 3 15.24000 0.00000)
  )
  (image DIL08_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 7.62000 7.62000)
   (pin PS2 (rotate 0) 5 5.08000 7.62000)
   (pin PS2 (rotate 0) 6 2.54000 7.62000)
   (pin PS2 (rotate 0) 7 0.00000 7.62000)
  )
  (image PIERRE_C4 (side front)
   (outline (rect TOP -1.22531 -3.72531 6.22531 3.72531))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00000 0.00000)
  )
  (image DIL08_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 7.62000 7.62000)
   (pin PS2 (rotate 0) 5 5.08000 7.62000)
   (pin PS2 (rotate 0) 6 2.54000 7.62000)
   (pin PS2 (rotate 0) 7 0.00000 7.62000)
  )
  (image PIERRE_C3 (side front)
   (outline (rect TOP -1.22531 -3.72531 6.22531 3.72531))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00000 0.00000)
  )
  (image PIERRE_D1 (side front)
   (outline (rect TOP -1.22531 -3.72531 6.22531 3.72531))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image PIERRE_C1 (side front)
   (outline (rect TOP -1.22531 -3.72531 6.22531 3.72531))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00000 0.00000)
  )
  (image PIERRE_C2 (side front)
   (outline (rect TOP -1.22531 -3.72531 6.22531 3.72531))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00000 0.00000)
  )
  (image PIERRE_D2 (side front)
   (outline (rect TOP -1.22531 -3.72531 6.22531 3.72531))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.00000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00001"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-5 U2-6 R1-1 C1-0)
  )
  (net "#00002"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-2 R3-1 R5-0)
  )
  (net "#00004"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-1 D1-1 R2-0)
  )
  (net "#00005"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-4 C3-0)
  )
  (net "#00006"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-3 U1-0 C4-0 R4-1)
  )
  (net "#00007"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 C4-1 R3-0 R4-0 R5-1)
  )
  (net "#00008"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins C1-1 C2-0)
  )
  (net "#00009"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins D2-0 R6-1)
  )
  (net "+5V"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-1 U1-2 U2-0 C3-1 D1-0 C2-1 D2-1)
  )
  (net "GND"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-2 U1-3)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J1-0 U1-7 U2-3 U2-7 R1-0 R2-1 R6-0)
  )
  (class POWER
   "+5V"
   "GND"
   "VCC/VDD"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00001"
   "#00002"
   "#00004"
   "#00005"
   "#00006"
   "#00007"
   "#00008"
   "#00009"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 0.25400 -25.40000 31.75000 -24.13000 33.02000 -12.50000 33.02000)
   (net "#00001"))
   (wire (path TOP 0.25400 -27.94000 29.21000 -27.94000 31.75000 -25.40000 31.75000)
   (net "#00001"))
  (wire (path TOP 0.25400 -27.94000 29.21000 -30.48000 29.21000) (net "#00001"))
   (wire (path TOP 0.25400 -27.94000 21.59000 -16.51000 10.16000 -12.70000 10.16000 -10.16000 12.70000
    -10.16000 38.10000 -12.70000 40.64000 -51.04000 40.64000 -54.85000 36.83000) (net "#00002")
  )
   (wire (path TOP 0.25400 -54.85000 36.83000 -59.63444 41.61444 -78.74000 41.61444 -81.28000 39.07444
   -81.28000 22.86000 -78.74000 20.32000 -75.13000 20.32000) (net "#00002"))
   (wire (path TOP 0.25400 -30.48000 21.59000 -30.48000 5.08000 -27.94000 2.54000 -12.62000 2.54000
  ) (net "#00004"))
   (wire (path TOP 0.25400 -12.62000 2.54000 -10.08000 5.08000 -3.49000 5.08000 0.00000 8.57000
  ) (net "#00004"))
   (wire (path TOP 0.25400 -25.40000 29.21000 -29.21000 25.40000 -48.65000 25.40000 -60.00000 14.05000
  ) (net "#00005"))
   (wire (path TOP 0.25400 -76.91000 15.40000 -72.43000 15.40000 -67.51000 20.32000 -67.51000 24.13000
  ) (net "#00006"))
   (wire (path TOP 0.25400 -66.04000 30.48000 -64.77000 29.21000 -45.72000 29.21000)
   (net "#00006"))
   (wire (path TOP 0.25400 -66.04000 30.48000 -68.58000 33.02000 -72.59000 33.02000)
   (net "#00006"))
   (wire (path TOP 0.25400 -67.51000 24.13000 -67.51000 29.01000 -66.04000 30.48000)
   (net "#00006"))
   (wire (path TOP 0.25400 -43.18000 29.21000 -48.26000 34.29000 -65.01000 34.29000)
   (net "#00007"))
  (wire (path TOP 0.25400 -65.01000 34.29000 -67.51000 34.29000) (net "#00007"))
  (wire (path TOP 0.25400 -65.01000 34.29000 -65.01000 36.83000) (net "#00007"))
   (wire (path TOP 0.25400 -72.59000 38.02000 -75.13000 35.48000 -75.13000 30.48000)
   (net "#00007"))
   (wire (path TOP 0.25400 -65.01000 36.83000 -65.01000 37.21100 -65.89900 38.10000 -71.04000 38.10000
   -71.12000 38.02000 -72.59000 38.02000) (net "#00007"))
   (wire (path TOP 0.25400 -7.50000 33.02000 5.08000 20.44000 5.08000 2.54000 1.63000 -0.91000
   -51.23000 -0.91000) (net "#00008"))
   (wire (path TOP 0.25400 0.00000 15.00000 -7.62000 7.38000 -7.62000 8.73000 -10.16000 6.19000
   -25.12000 6.19000) (net "#00009") (type protect))
   (wire (path TOP 0.63499 -76.91000 5.24000 -68.58000 5.24000 -67.43000 4.09000 -60.00000 4.09000
  ) (net "+5V"))
  (wire (path TOP 0.63499 -60.00000 4.09000 -51.23000 4.09000) (net "+5V"))
   (wire (path TOP 0.63499 -33.02000 2.54000 -30.48000 0.00000 -3.57000 0.00000 0.00000 3.57000
  ) (net "+5V"))
   (wire (path TOP 0.63499 -51.23000 4.09000 -47.14000 0.00000 -35.56000 0.00000 -33.02000 2.54000
  ) (net "+5V"))
  (wire (path TOP 0.63499 -60.00000 4.09000 -60.00000 9.05000) (net "+5V"))
   (wire (path TOP 0.63499 -76.91000 5.24000 -81.28000 5.24000 -81.28000 15.24000 -78.74000 17.78000
    -73.66000 17.78000 -73.66000 22.86000 -78.74000 27.94000 -78.74000 38.10000 -76.20000 40.64000
    -63.50000 40.64000 -58.03900 35.17900 -46.60900 35.17900 -40.64000 29.21000) (net "+5V")
  )
  (wire (path TOP 0.63499 -33.02000 2.54000 -33.02000 21.59000) (net "+5V"))
   (wire (path TOP 0.63499 0.00000 3.57000 2.54000 6.11000 2.54000 17.46000 0.00000 20.00000
  ) (net "+5V"))
   (wire (path TOP 0.63499 -76.91000 10.32000 -74.53000 12.70000 -66.04000 12.70000 -50.80000 27.94000
   -39.37000 27.94000 -38.10000 29.21000) (net "GND"))
   (wire (path TOP 0.63499 -30.48000 35.56000 -10.88550 35.56000 -10.88550 25.94450 -15.24000 21.59000
  ) (net "VCC/VDD"))
  (wire (path TOP 0.63499 -15.24000 21.59000 -25.40000 21.59000) (net "VCC/VDD"))
   (wire (path TOP 0.63499 -45.72000 36.83000 -44.45000 38.10000 -33.02000 38.10000 -30.48000 35.56000
  ) (net "VCC/VDD"))
  (wire (path TOP 0.63499 -33.02000 29.21000 -35.56000 31.75000) (net "VCC/VDD"))
   (wire (path TOP 0.63499 -12.70000 20.32000 -12.62000 20.24000 -12.62000 12.70000)
   (net "VCC/VDD"))
   (wire (path TOP 0.63499 -30.48000 35.56000 -33.02000 33.02000 -33.02000 29.21000)
   (net "VCC/VDD"))
   (wire (path TOP 0.63499 -15.24000 21.59000 -13.97000 21.59000 -12.70000 20.32000)
   (net "VCC/VDD"))
   (wire (path TOP 0.63499 -25.40000 21.59000 -26.67000 22.86000 -35.28000 22.86000 -35.28000 6.19000
  ) (net "VCC/VDD") (type protect))
 )
)
