
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359907000                       # Number of ticks simulated
final_tick                               2267536844500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              295713453                       # Simulator instruction rate (inst/s)
host_op_rate                                295701888                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              571642480                       # Simulator tick rate (ticks/s)
host_mem_usage                                 812020                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                   186167666                       # Number of instructions simulated
sim_ops                                     186167666                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8945                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8945                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343555418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584150906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97625220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    229036946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301411198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649492786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205450297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343555418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97625220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301411198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742591836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1590633136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590633136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1590633136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343555418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584150906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97625220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    229036946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301411198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649492786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4796083433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855675                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280459                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575217                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428056                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853194                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574862                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.518931                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.944423                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574508                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454970                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.456092                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362746000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362910500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.730353                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.156199                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574154                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881164                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882286                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141291000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154449500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62950500     75.80%     75.80% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.20%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4895                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.302068                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67510                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4895                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.791624                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.043571                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.258497                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.046960                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.863786                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910746                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131513                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131513                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31318                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31318                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25781                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25781                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57099                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57099                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57099                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57099                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2860                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2860                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4985                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4985                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4985                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4985                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34178                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34178                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27906                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27906                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62084                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62084                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62084                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62084                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083680                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083680                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076148                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076148                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080294                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080294                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080294                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080294                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2980                       # number of writebacks
system.cpu04.dcache.writebacks::total            2980                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270021                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.619009                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.400030                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.599344                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051563                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948436                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343858                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343858                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168266                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168266                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168266                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168266                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168266                       # number of overall hits
system.cpu04.icache.overall_hits::total        168266                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170708                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170708                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170708                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170708                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170708                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170708                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014305                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014305                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014305                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014305                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014305                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014305                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356006000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363061000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920901500     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1868                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.547212                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39795                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1868                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.303533                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.932817                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.614395                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126822                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702372                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829194                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81939                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81939                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23770                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23770                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36730                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36730                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36730                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36730                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1547                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1547                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2191                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2191                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2191                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2191                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061105                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056294                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056294                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          812                       # number of writebacks
system.cpu05.dcache.writebacks::total             812                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.151951                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.848049                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383109                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616891                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558704000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568480000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1708695500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12293                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.837722                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155493                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12293                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.648906                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.586490                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.251232                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210130                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621584                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831714                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357105                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357105                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77163                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77163                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157237                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157237                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157237                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157237                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5613                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5613                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12471                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12471                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12471                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12471                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067810                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073485                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073485                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8096                       # number of writebacks
system.cpu06.dcache.writebacks::total            8096                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875817                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.344772                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.531045                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403017                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596740                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189020                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044141                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144879                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685633                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.454739                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.310128                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144611                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707637                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709873                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267000                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122743                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144257                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091918                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948016                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143902                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855240                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143548                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855464                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143194                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855688                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142840                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855911                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142485                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362755000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132137                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706926                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425211                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18759                       # number of replacements
system.l2.tags.tagsinuse                  4008.842120                       # Cycle average of tags in use
system.l2.tags.total_refs                       21444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1726.861077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.318716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.886915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.553291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.575210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.570981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   402.850842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   331.371615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   133.173475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   147.104747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   439.997586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.462405                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.421597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.185904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978721                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    420905                       # Number of tag accesses
system.l2.tags.data_accesses                   420905                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11891                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   797                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          734                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4006                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          698                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4176                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          768                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2762                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2943                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8979                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1260                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          734                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          768                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2762                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2943                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8979                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8358                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1695                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4176                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1574                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5497                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          549                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9281                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18031                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3285                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          549                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1288                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1695                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9281                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18031                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12224                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27010                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12224                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27010                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912944                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510389                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.602603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.516620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.565806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568283                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.722772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.626459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759244                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667568                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.722772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.427903                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.626459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.380301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759244                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667568                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8945                       # number of writebacks
system.l2.writebacks::total                      8945                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9673                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8945                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              139                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8593                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9673                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34546                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534661740                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532337125.339253                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324614.660747                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534661825                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532337210.295679                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324614.704321                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534661910                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532337295.252106                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324614.747894                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534661995                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532337380.208532                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324614.791468                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34671                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8139                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28494                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4585                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63165                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12724                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308205                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170596                       # Number of instructions committed
system.switch_cpus04.committedOps              170596                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164778                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17805                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164778                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227307                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116761                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63429                       # number of memory refs
system.switch_cpus04.num_load_insts             34875                       # Number of load instructions
system.switch_cpus04.num_store_insts            28554                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235072.604605                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73132.395395                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237285                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762715                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23485                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99803     58.46%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35828     20.99%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28834     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170708                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534662274                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636037957.697167                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898624316.302833                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198168                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801832                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535073690                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658797888.484295                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876275801.515705                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634229                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365771                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534662250                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532337635.077810                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324614.922189                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534662335                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532337720.034237                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324614.965763                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534662420                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532337804.990664                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324615.009337                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534662505                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532337889.947089                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324615.052911                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534662590                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532337974.903516                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324615.096484                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534662675                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532338059.859941                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324615.140058                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534662760                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532338144.816368                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324615.183632                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534662845                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532338229.772795                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324615.227206                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534663020                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531771425.337494                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891594.662506                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55504                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9360                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2850                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1626                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             244                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2864400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18759                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.863951                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.708176                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59725     80.39%     80.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5456      7.34%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2270      3.06%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1413      1.90%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1166      1.57%     94.26% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    846      1.14%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    436      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    124      0.17%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    132      0.18%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   211      0.28%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   109      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   310      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1434      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74297                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000839                       # Number of seconds simulated
sim_ticks                                   838641000                       # Number of ticks simulated
final_tick                               2268737039500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              130378007                       # Simulator instruction rate (inst/s)
host_op_rate                                130375830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              579387855                       # Simulator tick rate (ticks/s)
host_mem_usage                                 836916                       # Number of bytes of host memory used
host_seconds                                     1.45                       # Real time elapsed on the host
sim_insts                                   188710964                       # Number of instructions simulated
sim_ops                                     188710964                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       278720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data       906432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        20288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        19072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       130368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       224128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       103104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1745088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        20288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       130368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        487808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2231680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         4355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data        14163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         34870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      1373651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       992081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       228942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst    332347214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data   1080834350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst     24191519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data     22741554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst        76314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       152628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        76314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       228942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data      1678907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst      1144709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data      1907849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst    155451498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data    267251422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst     66851013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data    122941759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       152628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        76314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       152628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2080852236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      1373651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst    332347214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst     24191519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst        76314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       228942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst      1144709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst    155451498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst     66851013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        581664860                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2661067131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2661067131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2661067131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      1373651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       992081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       228942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst    332347214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data   1080834350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst     24191519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data     22741554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst        76314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       152628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        76314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       228942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data      1678907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst      1144709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data      1907849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst    155451498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data    267251422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst     66851013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data    122941759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       152628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        76314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       152628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4741919367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      535                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    222     41.65%     41.65% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72     13.51%     55.16% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     1      0.19%     55.35% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.19%     55.53% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   237     44.47%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                533                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     222     42.86%     42.86% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72     13.90%     56.76% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      1      0.19%     56.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.19%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    222     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 518                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             1008749500     96.37%     96.37% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.52%     96.89% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 49000      0.00%     96.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.02%     96.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              32333000      3.09%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         1046696000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.936709                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.971857                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 387     83.95%     83.95% # number of callpals executed
system.cpu00.kern.callpal::rdps                     2      0.43%     84.38% # number of callpals executed
system.cpu00.kern.callpal::rti                     72     15.62%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  461                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel              74                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements              15                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         432.027093                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              1386                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs              15                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           92.400000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   417.525672                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    14.501420                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.815480                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.028323                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.843803                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           59876                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          59876                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        18440                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         18440                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        10446                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        10446                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          512                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          512                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          436                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          436                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        28886                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          28886                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        28886                       # number of overall hits
system.cpu00.dcache.overall_hits::total         28886                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           35                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           28                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            6                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           10                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           63                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           63                       # number of overall misses
system.cpu00.dcache.overall_misses::total           63                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        18475                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        18475                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        10474                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        10474                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        28949                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        28949                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        28949                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        28949                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.001894                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001894                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002673                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002673                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.011583                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.011583                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.022422                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.022422                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.002176                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.002176                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.002176                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.002176                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu00.dcache.writebacks::total               8                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              61                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             15989                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs              61                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          262.114754                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   488.502698                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    23.497302                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.954107                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.045893                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          196859                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         196859                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst        98338                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         98338                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst        98338                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          98338                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst        98338                       # number of overall hits
system.cpu00.icache.overall_hits::total         98338                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst           61                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst           61                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst           61                       # number of overall misses
system.cpu00.icache.overall_misses::total           61                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst        98399                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        98399                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst        98399                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        98399                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst        98399                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        98399                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000620                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000620                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000620                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000620                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000620                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000620                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks           61                       # number of writebacks
system.cpu00.icache.writebacks::total              61                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              864370500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          865147000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu01.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   19                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 2                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               3                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         305.676642                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               3                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           63.666667                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.242133                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    11.434510                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574692                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.022333                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.597025                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            1348                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           1348                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          409                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           409                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          231                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            7                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            4                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          640                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            640                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          640                       # number of overall hits
system.cpu01.dcache.overall_hits::total           640                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            7                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            4                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           11                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           11                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           11                       # number of overall misses
system.cpu01.dcache.overall_misses::total           11                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          416                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          416                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          651                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          651                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          651                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          651                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.016827                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.016827                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.016897                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.016897                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.016897                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.016897                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          488                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst            9                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.953125                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.017578                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3842                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3842                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         1921                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1921                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         1921                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1921                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         1921                       # number of overall hits
system.cpu01.icache.overall_hits::total          1921                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         1921                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1921                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         1921                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1921                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         1921                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1921                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     57                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     4271                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1011     39.68%     39.68% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    17      0.67%     40.35% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     1      0.04%     40.38% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1519     59.62%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2548                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1010     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     17      0.83%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      1      0.05%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1010     49.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2038                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              834149000     79.70%     79.70% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               1215500      0.12%     79.81% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 49000      0.00%     79.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             211263000     20.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         1046676500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999011                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.664911                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.799843                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::4                        3      6.52%      6.52% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      8.70%     15.22% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      2.17%     17.39% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      2.17%     19.57% # number of syscalls executed
system.cpu02.kern.syscall::71                      34     73.91%     93.48% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      2.17%     95.65% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      2.17%     97.83% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      2.17%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   46                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.50%      0.50% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 110      3.45%      3.95% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.03%      3.98% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2327     72.92%     76.90% # number of callpals executed
system.cpu02.kern.callpal::rdps                    87      2.73%     79.63% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.03%     79.66% # number of callpals executed
system.cpu02.kern.callpal::rti                    203      6.36%     86.02% # number of callpals executed
system.cpu02.kern.callpal::callsys                 57      1.79%     87.81% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.03%     87.84% # number of callpals executed
system.cpu02.kern.callpal::rdunique               387     12.13%     99.97% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.03%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 3191                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             312                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               184                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               183                      
system.cpu02.kern.mode_good::user                 184                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.586538                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.739919                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1769863500     96.30%     96.30% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user           68031500      3.70%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    110                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           25586                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         445.088418                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            381490                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           25586                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           14.910107                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    28.740809                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   416.347608                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.056134                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.813179                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.869313                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          458                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          865102                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         865102                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       197506                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        197506                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       187023                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       187023                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         4200                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         4200                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         4642                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4642                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       384529                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         384529                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       384529                       # number of overall hits
system.cpu02.dcache.overall_hits::total        384529                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        11776                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        11776                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        13800                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        13800                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          541                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          541                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           61                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        25576                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        25576                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        25576                       # number of overall misses
system.cpu02.dcache.overall_misses::total        25576                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       209282                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       209282                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       200823                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       200823                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         4741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         4741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         4703                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         4703                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       410105                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       410105                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       410105                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       410105                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.056269                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.056269                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.068717                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.068717                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.114111                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.114111                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.012970                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.012970                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.062365                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.062365                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.062365                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.062365                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        18161                       # number of writebacks
system.cpu02.dcache.writebacks::total           18161                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           24648                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           1046496                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           24648                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           42.457644                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    82.534775                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   429.465225                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.161201                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.838799                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         2475688                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        2475688                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      1200872                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1200872                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      1200872                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1200872                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      1200872                       # number of overall hits
system.cpu02.icache.overall_hits::total       1200872                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        24648                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        24648                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        24648                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        24648                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        24648                       # number of overall misses
system.cpu02.icache.overall_misses::total        24648                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      1225520                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1225520                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      1225520                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1225520                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      1225520                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1225520                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.020112                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.020112                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.020112                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.020112                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.020112                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.020112                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        24648                       # number of writebacks
system.cpu02.icache.writebacks::total           24648                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                       86                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     29     38.67%     38.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     1      1.33%     40.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.67%     42.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    43     57.33%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 75                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      29     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      1      1.69%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      3.39%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     27     45.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  59                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              858721500     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 49000      0.01%     99.27% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               5976000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          865077000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.627907                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.786667                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.75%      3.75% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  69     86.25%     90.00% # number of callpals executed
system.cpu03.kern.callpal::rdps                     5      6.25%     96.25% # number of callpals executed
system.cpu03.kern.callpal::rti                      3      3.75%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   80                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               6                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             595                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         420.092058                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10376                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             595                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.438655                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   157.964264                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   262.127794                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.308524                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.511968                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.820492                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           17223                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          17223                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4026                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4026                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3362                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3362                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           65                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           65                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           72                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         7388                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7388                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         7388                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7388                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          454                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          454                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          253                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          253                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           12                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          707                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          707                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          707                       # number of overall misses
system.cpu03.dcache.overall_misses::total          707                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4480                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4480                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3615                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3615                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8095                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8095                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8095                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8095                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.101339                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.101339                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.069986                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.069986                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.261364                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.261364                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.142857                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.142857                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.087338                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.087338                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.087338                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.087338                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu03.dcache.writebacks::total             262                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1019                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             62444                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1019                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.279686                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   122.854912                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   389.145088                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.239951                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.760049                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           50843                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          50843                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        23893                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         23893                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        23893                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          23893                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        23893                       # number of overall hits
system.cpu03.icache.overall_hits::total         23893                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1019                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1019                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1019                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1019                       # number of overall misses
system.cpu03.icache.overall_misses::total         1019                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        24912                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        24912                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        24912                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        24912                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        24912                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        24912                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.040904                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.040904                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.040904                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.040904                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.040904                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.040904                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1019                       # number of writebacks
system.cpu03.icache.writebacks::total            1019                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              864272500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31                563500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          865049500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu04.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu04.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   19                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements               6                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         355.112025                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs                21                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            3.500000                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   355.112025                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.693578                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.693578                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            1409                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           1409                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data          430                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total           430                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          229                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data            9                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            3                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data          659                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total            659                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data          659                       # number of overall hits
system.cpu04.dcache.overall_hits::total           659                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           12                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data            6                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            6                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           18                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           18                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           18                       # number of overall misses
system.cpu04.dcache.overall_misses::total           18                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data          442                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total          442                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data          677                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total          677                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data          677                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total          677                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.027149                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.027149                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.025532                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.026588                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.026588                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.026588                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.026588                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu04.dcache.writebacks::total               3                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               4                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs               103                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           25.750000                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst            2                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          510                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003906                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996094                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            3966                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           3966                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         1977                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1977                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         1977                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1977                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         1977                       # number of overall hits
system.cpu04.icache.overall_hits::total          1977                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst            4                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst            4                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst            4                       # number of overall misses
system.cpu04.icache.overall_misses::total            4                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         1981                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1981                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         1981                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1981                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         1981                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1981                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.002019                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002019                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.002019                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002019                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.002019                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002019                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu04.icache.writebacks::total               4                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              864245500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          865022000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu05.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu05.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   19                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               6                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         438.287540                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            5.333333                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   438.287540                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.856030                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.856030                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            1435                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           1435                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          436                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           436                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          231                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           10                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            4                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data          667                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total            667                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data          667                       # number of overall hits
system.cpu05.dcache.overall_hits::total           667                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           16                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            4                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           20                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           20                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           20                       # number of overall misses
system.cpu05.dcache.overall_misses::total           20                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          452                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          452                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data          687                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total          687                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data          687                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total          687                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.035398                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.035398                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.029112                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.029112                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.029112                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.029112                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               2                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               398                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs                 199                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            4024                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           4024                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         2009                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          2009                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         2009                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           2009                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         2009                       # number of overall hits
system.cpu05.icache.overall_hits::total          2009                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            2                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.cpu05.icache.overall_misses::total            2                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         2011                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         2011                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         2011                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         2011                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         2011                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         2011                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000995                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000995                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000995                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000995                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000995                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000995                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu05.icache.writebacks::total               2                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              864217500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31                563500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          864994500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu06.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu06.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   19                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              36                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.891725                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               216                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs                   6                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   425.891725                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.831820                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831820                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            1510                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           1510                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          408                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           408                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          229                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           10                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            4                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data          637                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total            637                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data          637                       # number of overall hits
system.cpu06.dcache.overall_hits::total           637                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           58                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            6                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           64                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           64                       # number of overall misses
system.cpu06.dcache.overall_misses::total           64                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          466                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          466                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data          701                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total          701                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data          701                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total          701                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.124464                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.124464                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.025532                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.230769                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.091298                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.091298                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.091298                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.091298                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu06.dcache.writebacks::total              21                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              91                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              7973                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              91                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           87.615385                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            4173                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           4173                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         1950                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1950                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         1950                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1950                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         1950                       # number of overall hits
system.cpu06.icache.overall_hits::total          1950                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           91                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           91                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           91                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           91                       # number of overall misses
system.cpu06.icache.overall_misses::total           91                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         2041                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         2041                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         2041                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         2041                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         2041                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         2041                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.044586                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.044586                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.044586                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.044586                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.044586                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.044586                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           91                       # number of writebacks
system.cpu06.icache.writebacks::total              91                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              864136500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          864913000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu07.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu07.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   19                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              39                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         445.145228                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               267                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              39                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.846154                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   445.145228                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.869424                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.869424                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            1536                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           1536                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          413                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           413                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          229                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            4                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          642                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            642                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          642                       # number of overall hits
system.cpu07.dcache.overall_hits::total           642                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           63                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            6                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           69                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           69                       # number of overall misses
system.cpu07.dcache.overall_misses::total           69                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          476                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          476                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          711                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          711                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          711                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          711                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.132353                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.132353                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.025532                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.097046                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.097046                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.097046                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.097046                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              90                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18115                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          201.277778                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          100                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          406                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.195312                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.792969                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            4232                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           4232                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         1981                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1981                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         1981                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1981                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         1981                       # number of overall hits
system.cpu07.icache.overall_hits::total          1981                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           90                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           90                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           90                       # number of overall misses
system.cpu07.icache.overall_misses::total           90                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         2071                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         2071                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         2071                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         2071                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         2071                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.043457                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.043457                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.043457                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.043457                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.043457                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.043457                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu07.icache.writebacks::total              90                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      675                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    171     46.59%     46.59% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     1      0.27%     46.87% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.27%     47.14% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   194     52.86%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                367                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     171     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      1      0.29%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.29%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    170     49.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 343                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              642928000     97.80%     97.80% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 49000      0.01%     97.81% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.03%     97.83% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              14236000      2.17%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          657377500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.876289                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.934605                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.25%      0.25% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      3.54%      3.80% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.51%      4.30% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 343     86.84%     91.14% # number of callpals executed
system.cpu08.kern.callpal::rdps                     2      0.51%     91.65% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.25%     91.90% # number of callpals executed
system.cpu08.kern.callpal::rti                     22      5.57%     97.47% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.28%     99.75% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.25%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  395                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              37                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.567568                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.719298                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         65970500     61.21%     61.21% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           41803000     38.79%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5296                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         501.704949                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             85157                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5296                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.079494                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   501.704949                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.979892                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.979892                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          168196                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         168196                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        42671                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         42671                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        32189                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        32189                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          535                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          535                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          613                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          613                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        74860                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          74860                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        74860                       # number of overall hits
system.cpu08.dcache.overall_hits::total         74860                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         3117                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         3117                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2176                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2176                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          105                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           20                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5293                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5293                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5293                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5293                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        45788                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        45788                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        34365                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        34365                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          633                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          633                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        80153                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        80153                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        80153                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        80153                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.068075                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.068075                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.063320                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.063320                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.164062                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.164062                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.031596                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.031596                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.066036                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.066036                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.066036                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.066036                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3200                       # number of writebacks
system.cpu08.dcache.writebacks::total            3200                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2766                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999778                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            325114                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2766                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          117.539407                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.031288                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.968490                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000061                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999938                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          447027                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         447027                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       219363                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        219363                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       219363                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         219363                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       219363                       # number of overall hits
system.cpu08.icache.overall_hits::total        219363                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2767                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2767                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2767                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2767                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2767                       # number of overall misses
system.cpu08.icache.overall_misses::total         2767                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       222130                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       222130                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       222130                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       222130                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       222130                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       222130                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.012457                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.012457                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.012457                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.012457                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.012457                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.012457                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2766                       # number of writebacks
system.cpu08.icache.writebacks::total            2766                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      821                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    112     46.09%     46.09% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     1      0.41%     46.50% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.82%     47.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   128     52.67%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                243                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     112     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      1      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.89%     51.11% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    110     48.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 225                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              855246000     98.88%     98.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 49000      0.01%     98.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.04%     98.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               9329000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          864954500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.859375                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.925926                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  56     17.78%     17.78% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.27%     19.05% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 171     54.29%     73.33% # number of callpals executed
system.cpu09.kern.callpal::rdps                     5      1.59%     74.92% # number of callpals executed
system.cpu09.kern.callpal::rti                     69     21.90%     96.83% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.86%     99.68% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.32%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  315                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             125                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                66                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                66                      
system.cpu09.kern.mode_good::user                  66                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.528000                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.691099                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1269408000     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8192000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     56                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2454                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         438.139756                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48220                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2454                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.649552                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    47.692052                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   390.447704                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.093149                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.762593                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.855742                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           88040                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          88040                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        24758                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         24758                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14424                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14424                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          430                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          430                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          454                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        39182                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          39182                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        39182                       # number of overall hits
system.cpu09.dcache.overall_hits::total         39182                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1822                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1822                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          764                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          764                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           49                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           16                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2586                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2586                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2586                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2586                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        26580                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        26580                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15188                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15188                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        41768                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        41768                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        41768                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        41768                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.068548                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.068548                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.050303                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.050303                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.102296                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.102296                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.034043                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.034043                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.061913                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061913                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.061913                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061913                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1240                       # number of writebacks
system.cpu09.dcache.writebacks::total            1240                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1769                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            146405                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1769                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           82.761447                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    90.830156                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   421.169844                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.177403                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.822597                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          300755                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         300755                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       147724                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        147724                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       147724                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         147724                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       147724                       # number of overall hits
system.cpu09.icache.overall_hits::total        147724                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1769                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1769                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1769                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1769                       # number of overall misses
system.cpu09.icache.overall_misses::total         1769                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       149493                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       149493                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       149493                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       149493                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       149493                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       149493                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011833                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011833                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011833                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011833                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011833                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011833                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1769                       # number of writebacks
system.cpu09.icache.writebacks::total            1769                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              864150500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          864927000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu10.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   19                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               4                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         395.180336                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.205577                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    11.974759                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748448                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.023388                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.771837                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            1581                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           1581                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          479                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           479                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          230                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          230                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           15                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            3                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          709                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            709                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          709                       # number of overall hits
system.cpu10.dcache.overall_hits::total           709                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           33                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            5                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           38                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           38                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           38                       # number of overall misses
system.cpu10.dcache.overall_misses::total           38                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          512                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          512                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          747                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          747                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          747                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          747                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.064453                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.064453                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.021277                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.117647                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.050870                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.050870                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.050870                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.050870                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          416                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst            9                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.812500                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.017578                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            4322                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           4322                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         2161                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          2161                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         2161                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           2161                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         2161                       # number of overall hits
system.cpu10.icache.overall_hits::total          2161                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         2161                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         2161                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         2161                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         2161                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         2161                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         2161                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              864123000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          864899500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu11.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu11.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   19                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               2                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         390.180282                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.205577                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    12.974706                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736730                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.025341                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.762071                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            1608                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           1608                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          490                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           490                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          232                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           16                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            4                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          722                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            722                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          722                       # number of overall hits
system.cpu11.dcache.overall_hits::total           722                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           34                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            3                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           37                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           37                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           37                       # number of overall misses
system.cpu11.dcache.overall_misses::total           37                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          524                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          524                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          759                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          759                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          759                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          759                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.064885                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.064885                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.012766                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.048748                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.048748                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.048748                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.048748                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          416                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst            9                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.812500                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.017578                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            4382                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           4382                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         2191                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          2191                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         2191                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           2191                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         2191                       # number of overall hits
system.cpu11.icache.overall_hits::total          2191                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         2191                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         2191                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         2191                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         2191                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         2191                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         2191                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              864095500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          864872000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu12.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu12.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   19                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               2                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         394.180192                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.205577                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    10.974615                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748448                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.021435                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.769883                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            1637                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           1637                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          499                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           499                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          232                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           17                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            4                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          731                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            731                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          731                       # number of overall hits
system.cpu12.dcache.overall_hits::total           731                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           37                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            3                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           40                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           40                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           40                       # number of overall misses
system.cpu12.dcache.overall_misses::total           40                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          536                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          536                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          771                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          771                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          771                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          771                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.069030                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.069030                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.012766                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.051881                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.051881                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.051881                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.051881                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          416                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst            9                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.812500                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.017578                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            4442                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           4442                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         2221                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          2221                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         2221                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           2221                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         2221                       # number of overall hits
system.cpu12.icache.overall_hits::total          2221                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         2221                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         2221                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         2221                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         2221                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         2221                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         2221                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              864068000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          864844500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu13.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu13.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   19                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               3                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         403.422777                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               3                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.448253                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    12.974524                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762594                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.025341                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.787935                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            1666                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           1666                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          508                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           508                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          230                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          230                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           18                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            3                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          738                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            738                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          738                       # number of overall hits
system.cpu13.dcache.overall_hits::total           738                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           40                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            5                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           45                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           45                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           45                       # number of overall misses
system.cpu13.dcache.overall_misses::total           45                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          548                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          548                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          783                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          783                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          783                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          783                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.072993                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.072993                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.021277                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.057471                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.057471                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.057471                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.057471                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          416                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst            9                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.812500                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.017578                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            4502                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           4502                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         2251                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          2251                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         2251                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           2251                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         2251                       # number of overall hits
system.cpu13.icache.overall_hits::total          2251                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         2251                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         2251                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         2251                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         2251                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         2251                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         2251                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              864040500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          864817000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu14.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu14.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   19                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               5                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         395.422737                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           36.400000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.448303                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    10.974434                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.750876                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.021434                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.772310                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            1697                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           1697                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          515                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           515                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          231                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           19                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            3                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          746                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            746                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          746                       # number of overall hits
system.cpu14.dcache.overall_hits::total           746                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           45                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            4                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            6                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           49                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           49                       # number of overall misses
system.cpu14.dcache.overall_misses::total           49                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          560                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          560                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          795                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          795                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          795                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          795                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.080357                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.080357                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.061635                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.061635                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.061635                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.061635                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          416                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst            9                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.812500                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.017578                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            4562                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           4562                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         2281                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          2281                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         2281                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           2281                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         2281                       # number of overall hits
system.cpu14.icache.overall_hits::total          2281                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         2281                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         2281                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         2281                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         2281                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         2281                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         2281                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      5     23.81%     23.81% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     1      4.76%     28.57% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      9.52%     38.10% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              863922500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                578000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          864744500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu15.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu15.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   21                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               4                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         455.176558                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               122                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           30.500000                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   434.691209                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    20.485350                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.849006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.040010                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.889017                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            1785                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           1785                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          543                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           543                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          237                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           20                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            3                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          780                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            780                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          780                       # number of overall hits
system.cpu15.dcache.overall_hits::total           780                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           45                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           10                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            7                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           55                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           55                       # number of overall misses
system.cpu15.dcache.overall_misses::total           55                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          588                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          588                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          247                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          247                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          835                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          835                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          835                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          835                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.076531                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.076531                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.040486                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.040486                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.700000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.700000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.065868                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.065868                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.065868                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.065868                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          422                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst            9                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.824219                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.017578                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            4802                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           4802                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         2401                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          2401                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         2401                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           2401                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         2401                       # number of overall hits
system.cpu15.icache.overall_hits::total          2401                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         2401                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         2401                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         2401                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         2401                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         2401                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         2401                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  647                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 647                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19257                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19257                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          722                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          361                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3075                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1195339                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                18665                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           41                       # number of demand (read+write) misses
system.iocache.demand_misses::total                41                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           41                       # number of overall misses
system.iocache.overall_misses::total               41                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           41                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              41                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           41                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             41                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     28469                       # number of replacements
system.l2.tags.tagsinuse                  3979.481729                       # Cycle average of tags in use
system.l2.tags.total_refs                       55257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.940953                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1747.384110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.217336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     1.045428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.315422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     0.144170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   828.658085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   408.032558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    84.418855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data    21.569479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     1.086033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     0.058623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     1.959064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     3.145622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     1.408591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     2.217581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst   244.378757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   188.846815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst   283.490822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data   159.702826                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     0.139842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.000002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     0.261710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.426607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.202309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.099617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.020610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.005266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.059663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.046105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.069212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.038990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971553                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    902571                       # Number of tag accesses
system.l2.tags.data_accesses                   902571                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        22917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22917                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15816                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15816                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus02.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         1554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          220                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1852                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst           43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        20293                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          702                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst            3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst           88                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst           75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22829                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data         9061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         1152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11314                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst           43                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           15                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        20293                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        10615                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          702                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          241                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst           88                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data           25                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst           75                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data           25                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          730                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         1372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          893                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          841                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data            5                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35995                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst           43                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           15                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data            2                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        20293                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        10615                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          702                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          241                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data            2                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst           88                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data           25                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst           75                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data           25                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          730                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         1372                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          893                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          841                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data            4                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data            5                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data            3                       # number of overall hits
system.l2.overall_hits::total                   35995                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data        12087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         1875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14826                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7622                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data         2086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         1628                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4831                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         4355                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data        14173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          317                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2037                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          876                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1612                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27279                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data           13                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         4355                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data        14173                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          317                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          298                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst            3                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           22                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           25                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2037                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3503                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          876                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1612                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data            2                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.l2.overall_misses::total                 27279                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        22917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15816                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15816                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data        13641                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        24648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         2767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data        11147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         2780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        24648                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data        24788                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1019                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         2767                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         4875                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1769                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                63274                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        24648                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data        24788                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1019                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         2767                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         4875                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1769                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               63274                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.911765                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.940000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.886079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.930851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.894988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.911565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888956                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.295082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.176688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.311089                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.032967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.166667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.736176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.495195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.250304                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.210526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.187136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.350427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.431818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.468085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.585612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.548312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.166667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.299226                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.295082                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.464286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.600000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.176688                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.571769                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.311089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.552876                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.032967                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.468085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.736176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.718564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.495195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.657155                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.431125                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.295082                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.464286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.600000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.176688                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.571769                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.311089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.552876                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.032967                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.468085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.736176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.718564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.495195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.657155                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.431125                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16246                       # number of writebacks
system.l2.writebacks::total                     16246                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 606                       # Transaction distribution
system.membus.trans_dist::ReadResp              13100                       # Transaction distribution
system.membus.trans_dist::WriteReq                633                       # Transaction distribution
system.membus.trans_dist::WriteResp               633                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34870                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7846                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              303                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            177                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             150                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14913                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14816                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12494                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        55954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        55954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        79357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        81835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 137789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1194560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2784960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2788035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3982595                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             90507                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   90507    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               90507                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              19280                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             11279                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              30559                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             10733                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         10733                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                2093536                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts             98399                       # Number of instructions committed
system.switch_cpus00.committedOps               98399                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses        94537                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls              9000                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts         6532                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts              94537                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       120269                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes        73207                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               30705                       # number of memory refs
system.switch_cpus00.num_load_insts             19424                       # Number of load instructions
system.switch_cpus00.num_store_insts            11281                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1970720.890676                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     122815.109324                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.058664                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.941336                       # Percentage of idle cycles
system.switch_cpus00.Branches                   16810                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          443      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu           62772     63.79%     64.24% # Class of executed instruction
system.switch_cpus00.op_class::IntMult             79      0.08%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          21026     21.37%     85.69% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         11283     11.47%     97.16% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         2796      2.84%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total            98399                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                425                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               246                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                671                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               301                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                1730296                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              1921                       # Number of instructions committed
system.switch_cpus01.committedOps                1921                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         1829                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          142                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               1829                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         2452                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 673                       # number of memory refs
system.switch_cpus01.num_load_insts               425                       # Number of load instructions
system.switch_cpus01.num_store_insts              248                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1728316.346000                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      1979.654000                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001144                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998856                       # Percentage of idle cycles
system.switch_cpus01.Branches                     261                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           11      0.57%      0.57% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1119     58.25%     58.82% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              5      0.26%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.08% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            444     23.11%     82.20% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           248     12.91%     95.11% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           94      4.89%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             1921                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             212809                       # DTB read hits
system.switch_cpus02.dtb.read_misses              483                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses          22283                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            205668                       # DTB write hits
system.switch_cpus02.dtb.write_misses             210                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         15164                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             418477                       # DTB hits
system.switch_cpus02.dtb.data_misses              693                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses          37447                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            170624                       # ITB hits
system.switch_cpus02.itb.fetch_misses             369                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        170993                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                2093421                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           1224827                       # Number of instructions committed
system.switch_cpus02.committedOps             1224827                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      1174198                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         2718                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             38903                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       122582                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            1174198                       # number of integer instructions
system.switch_cpus02.num_fp_insts                2718                       # number of float instructions
system.switch_cpus02.num_int_register_reads      1639228                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       828376                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         1188                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         1210                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              420899                       # number of memory refs
system.switch_cpus02.num_load_insts            214673                       # Number of load instructions
system.switch_cpus02.num_store_insts           206226                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     563447.933023                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1529973.066977                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.730848                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.269152                       # Percentage of idle cycles
system.switch_cpus02.Branches                  173953                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        26203      2.14%      2.14% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu          744703     60.77%     62.90% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           2619      0.21%     63.12% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     63.12% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           441      0.04%     63.15% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     63.15% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt            11      0.00%     63.15% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            2      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             3      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     63.16% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         222455     18.15%     81.31% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        206692     16.87%     98.17% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        22391      1.83%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          1225520                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4555                       # DTB read hits
system.switch_cpus03.dtb.read_misses                3                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             19                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3707                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8262                       # DTB hits
system.switch_cpus03.dtb.data_misses                3                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             19                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1057                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1057                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                1730160                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             24909                       # Number of instructions committed
system.switch_cpus03.committedOps               24909                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        24167                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1044                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2410                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              24167                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        33479                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        17568                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8294                       # number of memory refs
system.switch_cpus03.num_load_insts              4575                       # Number of load instructions
system.switch_cpus03.num_store_insts             3719                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1704468.813361                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     25691.186639                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.014849                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.985151                       # Percentage of idle cycles
system.switch_cpus03.Branches                    3741                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          220      0.88%      0.88% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           15805     63.44%     64.33% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             56      0.22%     64.55% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.55% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.60% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           4710     18.91%     83.50% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3723     14.94%     98.45% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          387      1.55%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            24912                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits                453                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               247                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits                700                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               301                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                1730101                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              1981                       # Number of instructions committed
system.switch_cpus04.committedOps                1981                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         1889                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          169                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               1889                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads         2515                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         1460                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                 702                       # number of memory refs
system.switch_cpus04.num_load_insts               453                       # Number of load instructions
system.switch_cpus04.num_store_insts              249                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1728059.679653                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      2041.320347                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001180                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998820                       # Percentage of idle cycles
system.switch_cpus04.Branches                     290                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            1152     58.15%     58.61% # Class of executed instruction
system.switch_cpus04.op_class::IntMult              5      0.25%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     58.86% # Class of executed instruction
system.switch_cpus04.op_class::MemRead            472     23.83%     82.69% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           249     12.57%     95.25% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess           94      4.75%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             1981                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                464                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               249                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits                713                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               301                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                1730046                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              2011                       # Number of instructions committed
system.switch_cpus05.committedOps                2011                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         1916                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          184                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               1916                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         2542                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         1472                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                 715                       # number of memory refs
system.switch_cpus05.num_load_insts               464                       # Number of load instructions
system.switch_cpus05.num_store_insts              251                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1727973.800805                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      2072.199195                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001198                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998802                       # Percentage of idle cycles
system.switch_cpus05.Branches                     306                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           11      0.55%      0.55% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1167     58.03%     58.58% # Class of executed instruction
system.switch_cpus05.op_class::IntMult              5      0.25%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            483     24.02%     82.84% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           251     12.48%     95.33% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess           94      4.67%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             2011                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                479                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               249                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits                728                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               301                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                1729991                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              2041                       # Number of instructions committed
system.switch_cpus06.committedOps                2041                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         1947                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          197                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               1947                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         2575                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         1490                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                 730                       # number of memory refs
system.switch_cpus06.num_load_insts               479                       # Number of load instructions
system.switch_cpus06.num_store_insts              251                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1727887.923925                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      2103.076075                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001216                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998784                       # Percentage of idle cycles
system.switch_cpus06.Branches                     320                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1184     58.01%     58.45% # Class of executed instruction
system.switch_cpus06.op_class::IntMult              5      0.24%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.70% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            498     24.40%     83.10% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           251     12.30%     95.39% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess           94      4.61%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             2041                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                490                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               251                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                741                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               301                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                1729828                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              2071                       # Number of instructions committed
system.switch_cpus07.committedOps                2071                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         1974                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          212                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               1974                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         2602                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         1502                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 743                       # number of memory refs
system.switch_cpus07.num_load_insts               490                       # Number of load instructions
system.switch_cpus07.num_store_insts              253                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1727694.182235                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      2133.817765                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001234                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998766                       # Percentage of idle cycles
system.switch_cpus07.Branches                     336                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           11      0.53%      0.53% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1199     57.89%     58.43% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              5      0.24%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.67% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            509     24.58%     83.24% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           253     12.22%     95.46% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           94      4.54%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             2071                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              46298                       # DTB read hits
system.switch_cpus08.dtb.read_misses              129                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          18319                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             34983                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         10411                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              81281                       # DTB hits
system.switch_cpus08.dtb.data_misses              147                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          28730                       # DTB accesses
system.switch_cpus08.itb.fetch_hits             87680                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses         87801                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                1314310                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            221973                       # Number of instructions committed
system.switch_cpus08.committedOps              221973                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       214594                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          343                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              5707                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        23909                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             214594                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 343                       # number of float instructions
system.switch_cpus08.num_int_register_reads       294385                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       153226                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          178                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               81613                       # number of memory refs
system.switch_cpus08.num_load_insts             46557                       # Number of load instructions
system.switch_cpus08.num_store_insts            35056                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1140156.767066                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     174153.232934                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.132505                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.867495                       # Percentage of idle cycles
system.switch_cpus08.Branches                   31345                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         3878      1.75%      1.75% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          131161     59.05%     60.79% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            187      0.08%     60.88% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     60.88% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.02%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     60.90% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          47568     21.41%     82.31% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         35337     15.91%     98.22% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         3950      1.78%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           222130                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              26531                       # DTB read hits
system.switch_cpus09.dtb.read_misses              325                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1841                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             15578                       # DTB write hits
system.switch_cpus09.dtb.write_misses              34                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  8                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           894                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              42109                       # DTB hits
system.switch_cpus09.dtb.data_misses              359                       # DTB misses
system.switch_cpus09.dtb.data_acv                  20                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2735                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             23460                       # ITB hits
system.switch_cpus09.itb.fetch_misses             124                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         23584                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                1729915                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            149114                       # Number of instructions committed
system.switch_cpus09.committedOps              149114                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       143655                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3126                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        18915                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             143655                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       189898                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       107772                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               43191                       # number of memory refs
system.switch_cpus09.num_load_insts             27400                       # Number of load instructions
system.switch_cpus09.num_store_insts            15791                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1575609.216741                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     154305.783259                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.089198                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.910802                       # Percentage of idle cycles
system.switch_cpus09.Branches                   23187                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2770      1.85%      1.85% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           95778     64.07%     65.92% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            154      0.10%     66.02% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     66.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          28476     19.05%     85.10% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         15813     10.58%     95.67% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6467      4.33%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           149493                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                529                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               254                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                783                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               301                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                1729856                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              2161                       # Number of instructions committed
system.switch_cpus10.committedOps                2161                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         2061                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          254                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               2061                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         2692                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         1547                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 785                       # number of memory refs
system.switch_cpus10.num_load_insts               529                       # Number of load instructions
system.switch_cpus10.num_store_insts              256                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1727629.326668                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      2226.673332                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001287                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998713                       # Percentage of idle cycles
system.switch_cpus10.Branches                     381                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           11      0.51%      0.51% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1247     57.70%     58.21% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              5      0.23%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.45% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            548     25.36%     83.80% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           256     11.85%     95.65% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           94      4.35%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             2161                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                542                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               255                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                797                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               301                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                1729801                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              2191                       # Number of instructions committed
system.switch_cpus11.committedOps                2191                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         2090                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          268                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               2090                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         2722                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         1562                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 799                       # number of memory refs
system.switch_cpus11.num_load_insts               542                       # Number of load instructions
system.switch_cpus11.num_store_insts              257                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1727543.458105                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      2257.541895                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001305                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998695                       # Percentage of idle cycles
system.switch_cpus11.Branches                     396                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1263     57.64%     58.15% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              5      0.23%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            561     25.60%     83.98% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           257     11.73%     95.71% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           94      4.29%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             2191                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                555                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               256                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                811                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               301                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                1729746                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              2221                       # Number of instructions committed
system.switch_cpus12.committedOps                2221                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         2119                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          282                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               2119                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         2752                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         1577                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 813                       # number of memory refs
system.switch_cpus12.num_load_insts               555                       # Number of load instructions
system.switch_cpus12.num_store_insts              258                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1727457.591510                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      2288.408490                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001323                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998677                       # Percentage of idle cycles
system.switch_cpus12.Branches                     411                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1279     57.59%     58.08% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              5      0.23%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            574     25.84%     84.15% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           258     11.62%     95.77% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           94      4.23%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             2221                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                568                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               257                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                825                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               301                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                1729691                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              2251                       # Number of instructions committed
system.switch_cpus13.committedOps                2251                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         2148                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          296                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               2148                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         2782                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         1592                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 827                       # number of memory refs
system.switch_cpus13.num_load_insts               568                       # Number of load instructions
system.switch_cpus13.num_store_insts              259                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1727371.726882                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      2319.273118                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001341                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998659                       # Percentage of idle cycles
system.switch_cpus13.Branches                     426                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           11      0.49%      0.49% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            1295     57.53%     58.02% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              5      0.22%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            587     26.08%     84.32% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           259     11.51%     95.82% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           94      4.18%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             2251                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                581                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               258                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                839                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               301                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                1729636                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              2281                       # Number of instructions committed
system.switch_cpus14.committedOps                2281                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         2177                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          310                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               2177                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         2812                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         1607                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 841                       # number of memory refs
system.switch_cpus14.num_load_insts               581                       # Number of load instructions
system.switch_cpus14.num_store_insts              260                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1727285.864221                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      2350.135779                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001359                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998641                       # Percentage of idle cycles
system.switch_cpus14.Branches                     441                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           11      0.48%      0.48% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1311     57.47%     57.96% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              5      0.22%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            600     26.30%     84.48% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           260     11.40%     95.88% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           94      4.12%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             2281                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                611                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               271                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                882                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               319                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                1729491                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              2401                       # Number of instructions committed
system.switch_cpus15.committedOps                2401                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         2290                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                84                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          328                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               2290                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         2956                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         1690                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 884                       # number of memory refs
system.switch_cpus15.num_load_insts               611                       # Number of load instructions
system.switch_cpus15.num_store_insts              273                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1727017.325982                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      2473.674018                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001430                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998570                       # Percentage of idle cycles
system.switch_cpus15.Branches                     467                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            9      0.37%      0.37% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            1379     57.43%     57.81% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              5      0.21%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.02% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            632     26.32%     84.34% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           274     11.41%     95.75% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          102      4.25%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             2401                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       130556                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        48931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        37960                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4621                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1800                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2821                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                606                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             49399                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               633                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15816                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5007                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             302                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16775                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16775                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18342                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         1609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           41                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        61962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side        74371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side           59                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side           61                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         7324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        15370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         7228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                178318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         6336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side         5454                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      2388096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      2827605                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        87296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        60908                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side         1168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         7808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         5456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         8896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         5264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       291648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       546840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       170624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       246188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         2256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         2320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         2512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side         2704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         3152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         3280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6678339                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65799                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           197594                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.276021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.326897                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 149800     75.81%     75.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11987      6.07%     81.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7792      3.94%     85.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8948      4.53%     90.35% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2081      1.05%     91.40% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1717      0.87%     92.27% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1070      0.54%     92.81% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1580      0.80%     93.61% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    983      0.50%     94.11% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    732      0.37%     94.48% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1457      0.74%     95.22% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   603      0.31%     95.52% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   844      0.43%     95.95% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   761      0.39%     96.34% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   981      0.50%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  6208      3.14%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    50      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             197594                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.766018                       # Number of seconds simulated
sim_ticks                                766017550500                       # Number of ticks simulated
final_tick                               3034754590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1356614                       # Simulator instruction rate (inst/s)
host_op_rate                                  1356614                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132012674                       # Simulator tick rate (ticks/s)
host_mem_usage                                 838964                       # Number of bytes of host memory used
host_seconds                                  5802.61                       # Real time elapsed on the host
sim_insts                                  7871894348                       # Number of instructions simulated
sim_ops                                    7871894348                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst      1106304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data     58131200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst       558016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data     41315456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      4079296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     45072768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst       412032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data     26638784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       365056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data     29682240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst       373248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data     26046528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       411648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data     27955968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst       356416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data     26180416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       452608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data     29861888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst       457792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data     36653696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst       338688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data     29995392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst       389952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data     34429376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst       410496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data     27122560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst       342400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data     30266048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst       403072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data     35055360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst       356416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data     32083776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          547304896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst      1106304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst       558016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      4079296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst       412032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       365056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst       373248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       411648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst       356416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       452608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst       457792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst       338688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst       389952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst       410496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst       342400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst       403072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst       356416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10813440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    236815232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       236815232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst        17286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data       908300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst         8719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data       645554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        63739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       704262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst         6438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data       416231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         5704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       463785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst         5832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       406977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         6432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data       436812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst         5569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data       409069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         7072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data       466592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst         7153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data       572714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst         5292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data       468678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst         6093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data       537959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst         6414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data       423790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst         5350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data       472907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst         6298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data       547740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst         5569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data       501309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8551639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3700238                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3700238                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      1444228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data     75887556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       728464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data     53935391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      5325330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     58840386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       537888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data     34775684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst       476563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     38748773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst       487258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     34002521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       537387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data     36495206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst       465284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data     34177306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst       590859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data     38983295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst       597626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data     47849682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst       442141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data     39157578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst       509064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data     44945936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst       535883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data     35407231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst       446987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data     39510907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       526192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data     45763129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       465284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data     41883865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             714480883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      1444228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       728464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      5325330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       537888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst       476563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst       487258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       537387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst       465284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst       590859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst       597626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst       442141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst       509064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst       535883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst       446987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       526192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       465284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14116439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       309151183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            309151183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       309151183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      1444228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data     75887556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       728464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data     53935391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      5325330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     58840386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       537888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data     34775684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst       476563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     38748773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst       487258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     34002521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       537387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data     36495206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst       465284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data     34177306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst       590859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data     38983295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst       597626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data     47849682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst       442141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data     39157578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst       509064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data     44945936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst       535883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data     35407231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst       446987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data     39510907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       526192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data     45763129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       465284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data     41883865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023632066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    609                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                  3047034                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                 970797     49.80%     49.80% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    50      0.00%     49.80% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   784      0.04%     49.85% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    75      0.00%     49.85% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                977598     50.15%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total            1949304                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                  970714     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     50      0.00%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     75      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                 970648     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total             1942271                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           740070058000     96.61%     96.61% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               3750000      0.00%     96.61% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              38416000      0.01%     96.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              12972500      0.00%     96.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           25892380500      3.38%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       766017577000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.999915                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.992891                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.996392                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::6                        1      3.70%      3.70% # number of syscalls executed
system.cpu00.kern.syscall::17                      19     70.37%     74.07% # number of syscalls executed
system.cpu00.kern.syscall::71                       1      3.70%     77.78% # number of syscalls executed
system.cpu00.kern.syscall::73                       6     22.22%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   27                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 270      0.01%      0.01% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  90      0.00%      0.02% # number of callpals executed
system.cpu00.kern.callpal::swpipl              983279     50.41%     50.43% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1581      0.08%     50.51% # number of callpals executed
system.cpu00.kern.callpal::rti                 965116     49.48%     99.99% # number of callpals executed
system.cpu00.kern.callpal::callsys                 56      0.00%     99.99% # number of callpals executed
system.cpu00.kern.callpal::rdunique               221      0.01%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total              1950613                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel          965203                       # number of protection mode switches
system.cpu00.kern.mode_switch::user            964260                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel            964259                      
system.cpu00.kern.mode_good::user              964260                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.999022                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.999511                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     658631876500     84.91%     84.91% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       117018987500     15.09%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     90                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         2486659                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         474.152298                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         165774533                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         2486659                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           66.665567                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   218.501726                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   255.650572                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.426761                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.499318                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.926079                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       350947059                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      350947059                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     95781111                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      95781111                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     68990352                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     68990352                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        19076                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        19076                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        20038                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        20038                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    164771463                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      164771463                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    164771463                       # number of overall hits
system.cpu00.dcache.overall_hits::total     164771463                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      4162404                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      4162404                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      3512160                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      3512160                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         3717                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         3717                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         2586                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         2586                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      7674564                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      7674564                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      7674564                       # number of overall misses
system.cpu00.dcache.overall_misses::total      7674564                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     99943515                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     99943515                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     72502512                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     72502512                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        22793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        22793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        22624                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        22624                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    172446027                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    172446027                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    172446027                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    172446027                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.041648                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.041648                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.048442                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.048442                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.163076                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.163076                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.114303                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.114303                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.044504                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.044504                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.044504                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.044504                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks      1837901                       # number of writebacks
system.cpu00.dcache.writebacks::total         1837901                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          183086                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         415847804                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          183086                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         2271.324973                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   274.080184                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   237.919816                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.535313                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.464687                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       940018392                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      940018392                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    469734567                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     469734567                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    469734567                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      469734567                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    469734567                       # number of overall hits
system.cpu00.icache.overall_hits::total     469734567                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       183086                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       183086                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       183086                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       183086                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       183086                       # number of overall misses
system.cpu00.icache.overall_misses::total       183086                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    469917653                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    469917653                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    469917653                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    469917653                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    469917653                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    469917653                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000390                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000390                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000390                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000390                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000390                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000390                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       183086                       # number of writebacks
system.cpu00.icache.writebacks::total          183086                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    666                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                  2556153                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                 800806     49.82%     49.82% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   784      0.05%     49.87% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    87      0.01%     49.87% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                805801     50.13%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total            1607478                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                  800761     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    784      0.05%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     87      0.01%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                 800683     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total             1602315                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           745235012500     97.26%     97.26% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              38416000      0.01%     97.27% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              15107500      0.00%     97.27% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           20903670500      2.73%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       766192206500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.999944                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.993649                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.996788                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::73                       2    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    2                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  34      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 101      0.01%      0.01% # number of callpals executed
system.cpu01.kern.callpal::swpipl              808757     50.28%     50.29% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1574      0.10%     50.38% # number of callpals executed
system.cpu01.kern.callpal::rti                 797850     49.60%     99.99% # number of callpals executed
system.cpu01.kern.callpal::callsys                 21      0.00%     99.99% # number of callpals executed
system.cpu01.kern.callpal::rdunique               218      0.01%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total              1608555                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel          797221                       # number of protection mode switches
system.cpu01.kern.mode_switch::user            797066                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               730                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel            797090                      
system.cpu01.kern.mode_good::user              797066                      
system.cpu01.kern.mode_good::idle                  24                      
system.cpu01.kern.mode_switch_good::kernel     0.999836                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.032877                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.999475                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      95158633000     12.22%     12.22% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        96880533500     12.44%     24.65% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       586882637500     75.35%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    101                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements         1016282                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         406.862508                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         126373853                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs         1016282                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          124.349199                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2720910138000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   167.710008                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   239.152500                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.327559                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.467095                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.794653                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       267494005                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      267494005                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     75673242                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      75673242                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     50637075                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     50637075                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         5504                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         5504                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         5717                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         5717                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    126310317                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      126310317                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    126310317                       # number of overall hits
system.cpu01.dcache.overall_hits::total     126310317                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      2676538                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      2676538                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data      2746121                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total      2746121                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         2147                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         2147                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         1752                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         1752                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data      5422659                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      5422659                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data      5422659                       # number of overall misses
system.cpu01.dcache.overall_misses::total      5422659                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     78349780                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     78349780                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     53383196                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     53383196                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         7651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         7651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         7469                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         7469                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    131732976                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    131732976                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    131732976                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    131732976                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.034161                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.034161                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.051442                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.051442                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.280617                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.280617                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.234570                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.234570                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.041164                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.041164                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.041164                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.041164                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       318430                       # number of writebacks
system.cpu01.dcache.writebacks::total          318430                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           67014                       # number of replacements
system.cpu01.icache.tags.tagsinuse         502.786166                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         295715049                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           67014                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         4412.735384                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2858728364500                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   303.348952                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   199.437214                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.592478                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.389526                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.982004                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       770651127                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      770651127                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    385225020                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     385225020                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    385225020                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      385225020                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    385225020                       # number of overall hits
system.cpu01.icache.overall_hits::total     385225020                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        67029                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        67029                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        67029                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        67029                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        67029                       # number of overall misses
system.cpu01.icache.overall_misses::total        67029                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    385292049                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    385292049                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    385292049                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    385292049                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    385292049                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    385292049                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000174                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000174                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        67014                       # number of writebacks
system.cpu01.icache.writebacks::total           67014                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    454                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                 12817302                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 965380     49.78%     49.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    84      0.00%     49.79% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   784      0.04%     49.83% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    59      0.00%     49.83% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                972832     50.17%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total            1939139                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  965313     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     84      0.00%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     59      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 965255     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total             1931495                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           739778341000     96.57%     96.57% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               6006000      0.00%     96.58% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              38416000      0.01%     96.58% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              11249500      0.00%     96.58% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           26182627000      3.42%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       766016639500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999931                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.992211                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.996058                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                     1970     96.10%     96.10% # number of syscalls executed
system.cpu02.kern.syscall::4                        1      0.05%     96.15% # number of syscalls executed
system.cpu02.kern.syscall::17                       3      0.15%     96.29% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.05%     96.34% # number of syscalls executed
system.cpu02.kern.syscall::71                      58      2.83%     99.17% # number of syscalls executed
system.cpu02.kern.syscall::73                       2      0.10%     99.27% # number of syscalls executed
system.cpu02.kern.syscall::74                      15      0.73%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 2050                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 302      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 116      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpipl              981419      8.33%      8.34% # number of callpals executed
system.cpu02.kern.callpal::rdps                  2029      0.02%      8.35% # number of callpals executed
system.cpu02.kern.callpal::rti                 956793      8.12%     16.48% # number of callpals executed
system.cpu02.kern.callpal::callsys               2082      0.02%     16.50% # number of callpals executed
system.cpu02.kern.callpal::rdunique           9834085     83.50%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total             11776826                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel          956910                       # number of protection mode switches
system.cpu02.kern.mode_switch::user            956416                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel            956417                      
system.cpu02.kern.mode_good::user              956416                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.999485                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.999742                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     260829117000     34.05%     34.05% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       505184869000     65.95%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    116                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         1864842                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         499.669437                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         461400467                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         1864842                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          247.420675                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   499.669437                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.975917                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.975917                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          283                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       938639757                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      938639757                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    273525902                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     273525902                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    146750967                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    146750967                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data     19703750                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total     19703750                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data     19711190                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total     19711190                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    420276869                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      420276869                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    420276869                       # number of overall hits
system.cpu02.dcache.overall_hits::total     420276869                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      3484245                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      3484245                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      3499801                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      3499801                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         9236                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         9236                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         1578                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1578                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      6984046                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      6984046                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      6984046                       # number of overall misses
system.cpu02.dcache.overall_misses::total      6984046                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    277010147                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    277010147                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    150250768                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    150250768                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data     19712986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total     19712986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data     19712768                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total     19712768                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    427260915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    427260915                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    427260915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    427260915                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.012578                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.012578                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.023293                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.023293                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.000469                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.000469                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000080                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000080                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.016346                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.016346                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.016346                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.016346                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      1287370                       # number of writebacks
system.cpu02.dcache.writebacks::total         1287370                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          363603                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1144004283                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          363603                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         3146.300451                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          117                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      2510753443                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     2510753443                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1254831317                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1254831317                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1254831317                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1254831317                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1254831317                       # number of overall hits
system.cpu02.icache.overall_hits::total    1254831317                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       363603                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       363603                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       363603                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       363603                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       363603                       # number of overall misses
system.cpu02.icache.overall_misses::total       363603                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1255194920                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1255194920                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1255194920                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1255194920                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1255194920                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1255194920                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000290                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000290                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000290                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000290                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000290                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000290                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       363603                       # number of writebacks
system.cpu02.icache.writebacks::total          363603                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    904                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                  3829655                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                1248399     49.88%     49.88% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   784      0.03%     49.91% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   100      0.00%     49.92% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31               1253387     50.08%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total            2502670                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                 1248335     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    784      0.03%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    100      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                1248261     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total             2497480                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           733373365500     95.72%     95.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              38416000      0.01%     95.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              17047500      0.00%     95.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           32766050500      4.28%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       766194879500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.999949                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.995910                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.997926                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  62      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 149      0.01%      0.01% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.00%      0.01% # number of callpals executed
system.cpu03.kern.callpal::swpipl             1256931     50.20%     50.21% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1571      0.06%     50.27% # number of callpals executed
system.cpu03.kern.callpal::rti                1244856     49.72%     99.99% # number of callpals executed
system.cpu03.kern.callpal::callsys                 62      0.00%     99.99% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     99.99% # number of callpals executed
system.cpu03.kern.callpal::rdunique               143      0.01%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total              2503776                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel         1245005                       # number of protection mode switches
system.cpu03.kern.mode_switch::user           1244063                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel           1244063                      
system.cpu03.kern.mode_good::user             1244063                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.999243                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.999622                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     668722996000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        99083104500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    149                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements          803748                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         455.046672                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         184021874                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          803748                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          228.954690                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    51.357746                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   403.688926                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.100308                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.788455                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.888763                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       384276939                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      384276939                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    105557001                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     105557001                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     77035111                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     77035111                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         8368                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         8368                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         8893                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         8893                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    182592112                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      182592112                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    182592112                       # number of overall hits
system.cpu03.dcache.overall_hits::total     182592112                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      3209118                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      3209118                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      3862173                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      3862173                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         2478                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         2478                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1727                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1727                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      7071291                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      7071291                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      7071291                       # number of overall misses
system.cpu03.dcache.overall_misses::total      7071291                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    108766119                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    108766119                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     80897284                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     80897284                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        10846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data        10620                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        10620                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    189663403                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    189663403                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    189663403                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    189663403                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.029505                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.029505                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.047742                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.047742                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.228471                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.228471                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.162618                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.162618                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.037283                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.037283                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.037283                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.037283                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       433590                       # number of writebacks
system.cpu03.dcache.writebacks::total          433590                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          256666                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         338872715                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          256666                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1320.286735                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    23.868033                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   488.131967                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.046617                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.953383                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       994887302                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      994887302                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    497058652                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     497058652                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    497058652                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      497058652                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    497058652                       # number of overall hits
system.cpu03.icache.overall_hits::total     497058652                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       256666                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       256666                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       256666                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       256666                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       256666                       # number of overall misses
system.cpu03.icache.overall_misses::total       256666                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    497315318                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    497315318                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    497315318                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    497315318                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    497315318                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    497315318                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000516                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000516                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000516                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000516                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000516                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000516                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       256666                       # number of writebacks
system.cpu03.icache.writebacks::total          256666                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    678                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                  3059104                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                 978199     49.85%     49.85% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   784      0.04%     49.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    81      0.00%     49.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                983222     50.11%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total            1962286                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                  978140     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     81      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                 978060     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total             1957065                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           740755235000     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              38416000      0.01%     96.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              14110500      0.00%     96.69% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           25385658500      3.31%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       766193420000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999940                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.994750                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.997339                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::73                       1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  29      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  74      0.00%      0.01% # number of callpals executed
system.cpu04.kern.callpal::swpipl              986045     50.23%     50.23% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1578      0.08%     50.31% # number of callpals executed
system.cpu04.kern.callpal::rti                 975376     49.68%     99.99% # number of callpals executed
system.cpu04.kern.callpal::callsys                 17      0.00%     99.99% # number of callpals executed
system.cpu04.kern.callpal::rdunique               105      0.01%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total              1963224                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel          975450                       # number of protection mode switches
system.cpu04.kern.mode_switch::user            974532                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel            974532                      
system.cpu04.kern.mode_good::user              974532                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.999059                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.999529                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     703310444000     91.64%     91.64% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        64176076000      8.36%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     74                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          709433                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         448.881829                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         138650289                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          709433                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          195.438172                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   448.881829                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.876722                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.876722                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          435                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       291556517                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      291556517                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     78375063                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      78375063                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     59208790                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     59208790                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         4381                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         4381                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         4477                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         4477                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    137583853                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      137583853                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    137583853                       # number of overall hits
system.cpu04.dcache.overall_hits::total     137583853                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data      2789369                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total      2789369                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data      3251793                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total      3251793                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         1548                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1548                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         1284                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         1284                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      6041162                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      6041162                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      6041162                       # number of overall misses
system.cpu04.dcache.overall_misses::total      6041162                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     81164432                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     81164432                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     62460583                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     62460583                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         5929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         5929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         5761                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         5761                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    143625015                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    143625015                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    143625015                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    143625015                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.034367                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.034367                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.052062                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.052062                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.261090                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.261090                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.222878                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.222878                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.042062                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.042062                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.042062                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.042062                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       254344                       # number of writebacks
system.cpu04.dcache.writebacks::total          254344                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          159166                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         219233499                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          159166                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1377.389009                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.772756                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.227244                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001509                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998491                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       723912430                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      723912430                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    361717466                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     361717466                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    361717466                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      361717466                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    361717466                       # number of overall hits
system.cpu04.icache.overall_hits::total     361717466                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       159166                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       159166                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       159166                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       159166                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       159166                       # number of overall misses
system.cpu04.icache.overall_misses::total       159166                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    361876632                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    361876632                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    361876632                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    361876632                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    361876632                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    361876632                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000440                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000440                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000440                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000440                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000440                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000440                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       159166                       # number of writebacks
system.cpu04.icache.writebacks::total          159166                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    645                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                  2864573                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                 919520     49.84%     49.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   784      0.04%     49.88% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    86      0.00%     49.89% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                924608     50.11%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total            1844998                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                  919469     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     86      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                 919412     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total             1839751                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           742222938500     96.87%     96.87% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              38416000      0.01%     96.88% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              14343500      0.00%     96.88% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           23920495500      3.12%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       766196193500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999945                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.994380                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.997156                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                  71      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  92      0.00%      0.01% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.00%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpipl              927520     50.24%     50.25% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1580      0.09%     50.34% # number of callpals executed
system.cpu05.kern.callpal::rti                 916611     49.65%     99.99% # number of callpals executed
system.cpu05.kern.callpal::callsys                 19      0.00%     99.99% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.00%     99.99% # number of callpals executed
system.cpu05.kern.callpal::rdunique               133      0.01%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total              1846028                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel          916703                       # number of protection mode switches
system.cpu05.kern.mode_switch::user            915829                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel            915829                      
system.cpu05.kern.mode_good::user              915829                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.999047                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.999523                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     684745146000     89.22%     89.22% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        82699864000     10.78%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     92                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          723557                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         464.774592                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         136531438                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          723557                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          188.694793                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   464.774592                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.907763                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.907763                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       287944235                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      287944235                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     79737760                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      79737760                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     56392847                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     56392847                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         4747                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         4747                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         4733                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         4733                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    136130607                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      136130607                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    136130607                       # number of overall hits
system.cpu05.dcache.overall_hits::total     136130607                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data      2677223                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total      2677223                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data      3091023                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total      3091023                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         1606                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1606                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         1405                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1405                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      5768246                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      5768246                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      5768246                       # number of overall misses
system.cpu05.dcache.overall_misses::total      5768246                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     82414983                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     82414983                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     59483870                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     59483870                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         6353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         6353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         6138                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         6138                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    141898853                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    141898853                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    141898853                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    141898853                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.032485                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.032485                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.051964                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.051964                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.252794                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.252794                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.228902                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.228902                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.040650                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.040650                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.040650                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.040650                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       291084                       # number of writebacks
system.cpu05.dcache.writebacks::total          291084                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          135105                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         277102351                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          135105                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         2051.014774                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    59.186985                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   452.813015                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.115600                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.884400                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       769459539                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      769459539                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    384527112                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     384527112                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    384527112                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      384527112                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    384527112                       # number of overall hits
system.cpu05.icache.overall_hits::total     384527112                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       135105                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       135105                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       135105                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       135105                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       135105                       # number of overall misses
system.cpu05.icache.overall_misses::total       135105                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    384662217                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    384662217                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    384662217                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    384662217                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    384662217                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    384662217                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000351                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000351                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000351                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000351                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000351                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000351                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       135105                       # number of writebacks
system.cpu05.icache.writebacks::total          135105                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    635                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                  2943795                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                 950779     49.85%     49.85% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   784      0.04%     49.89% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    83      0.00%     49.89% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                955731     50.11%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total            1907377                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                  950728     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     83      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                 950666     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total             1902261                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           741428799500     96.77%     96.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              38416000      0.01%     96.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              14238500      0.00%     96.78% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           24709248000      3.22%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       766190702000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.999946                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.994700                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.997318                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  63      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  97      0.01%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpipl              958792     50.24%     50.25% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1576      0.08%     50.33% # number of callpals executed
system.cpu06.kern.callpal::rti                 947718     49.66%     99.99% # number of callpals executed
system.cpu06.kern.callpal::callsys                 22      0.00%     99.99% # number of callpals executed
system.cpu06.kern.callpal::rdunique               124      0.01%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total              1908392                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel          947815                       # number of protection mode switches
system.cpu06.kern.mode_switch::user            946937                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel            946937                      
system.cpu06.kern.mode_good::user              946937                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.999074                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.999537                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     673877515500     87.84%     87.84% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        93244998500     12.16%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     97                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          721852                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         472.594702                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         144710278                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          721852                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          200.470842                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   472.594702                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.923037                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.923037                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       303374230                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      303374230                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data     84892427                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total      84892427                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     58777081                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     58777081                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         5342                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         5342                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         5328                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         5328                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    143669508                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      143669508                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    143669508                       # number of overall hits
system.cpu06.dcache.overall_hits::total     143669508                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data      2732393                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total      2732393                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data      3170898                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total      3170898                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         1892                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         1892                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         1681                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1681                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      5903291                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      5903291                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      5903291                       # number of overall misses
system.cpu06.dcache.overall_misses::total      5903291                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data     87624820                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total     87624820                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     61947979                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     61947979                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         7234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         7234                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         7009                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         7009                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    149572799                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    149572799                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    149572799                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    149572799                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.031183                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.031183                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.051186                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.051186                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.261543                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.261543                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.239834                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.239834                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.039468                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.039468                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.039468                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.039468                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       301850                       # number of writebacks
system.cpu06.dcache.writebacks::total          301850                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          161987                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         282328914                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          161987                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1742.910937                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       826763105                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      826763105                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    413138572                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     413138572                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    413138572                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      413138572                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    413138572                       # number of overall hits
system.cpu06.icache.overall_hits::total     413138572                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       161987                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       161987                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       161987                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       161987                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       161987                       # number of overall misses
system.cpu06.icache.overall_misses::total       161987                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    413300559                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    413300559                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    413300559                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    413300559                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    413300559                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    413300559                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000392                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000392                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000392                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000392                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000392                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000392                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       161987                       # number of writebacks
system.cpu06.icache.writebacks::total          161987                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    583                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                  4189165                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                1357652     49.89%     49.89% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   784      0.03%     49.92% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    86      0.00%     49.92% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31               1362698     50.08%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total            2721220                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                 1357578     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    784      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     86      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                1357509     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total             2715957                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           731032769000     95.41%     95.41% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              38416000      0.01%     95.42% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              14862500      0.00%     95.42% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           35112765500      4.58%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       766198813000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999945                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.996192                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.998066                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::73                       2    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    2                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                  49      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  98      0.00%      0.01% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      0.01% # number of callpals executed
system.cpu07.kern.callpal::swpipl             1365769     50.17%     50.18% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1575      0.06%     50.23% # number of callpals executed
system.cpu07.kern.callpal::rti                1354581     49.76%    100.00% # number of callpals executed
system.cpu07.kern.callpal::callsys                 23      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique               106      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total              2722203                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel         1354679                       # number of protection mode switches
system.cpu07.kern.mode_switch::user           1353784                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel           1353784                      
system.cpu07.kern.mode_good::user             1353784                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.999339                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.999670                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     662895652500     86.42%     86.42% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       104192831500     13.58%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     98                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          828402                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         471.632029                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         198756610                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          828402                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          239.927728                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   471.632029                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.921156                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.921156                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       415011793                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      415011793                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    113971326                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     113971326                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     83582650                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     83582650                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         5437                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         5437                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         5779                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         5779                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    197553976                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      197553976                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    197553976                       # number of overall hits
system.cpu07.dcache.overall_hits::total     197553976                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      3370510                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      3370510                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      4009484                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      4009484                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         2453                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         2453                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         1870                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1870                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      7379994                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      7379994                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      7379994                       # number of overall misses
system.cpu07.dcache.overall_misses::total      7379994                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    117341836                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    117341836                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     87592134                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     87592134                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         7890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         7890                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         7649                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         7649                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    204933970                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    204933970                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    204933970                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    204933970                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.028724                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.028724                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.045774                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.045774                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.310900                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.310900                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.244476                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.244476                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.036012                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.036012                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.036012                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.036012                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       415998                       # number of writebacks
system.cpu07.dcache.writebacks::total          415998                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          320257                       # number of replacements
system.cpu07.icache.tags.tagsinuse         508.455503                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         373959981                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          320257                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1167.687142                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2724010940500                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    65.677417                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   442.778086                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.128276                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.864801                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.993077                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      1065669063                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     1065669063                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    532354137                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     532354137                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    532354137                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      532354137                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    532354137                       # number of overall hits
system.cpu07.icache.overall_hits::total     532354137                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       320263                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       320263                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       320263                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       320263                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       320263                       # number of overall misses
system.cpu07.icache.overall_misses::total       320263                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    532674400                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    532674400                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    532674400                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    532674400                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    532674400                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    532674400                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000601                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000601                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000601                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000601                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000601                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       320257                       # number of writebacks
system.cpu07.icache.writebacks::total          320257                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    637                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                  2980037                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                 955561     49.85%     49.85% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   784      0.04%     49.89% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    83      0.00%     49.89% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                960562     50.11%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total            1916990                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                  955496     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     83      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                 955431     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total             1911794                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           741306800500     96.75%     96.75% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              38416000      0.01%     96.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              14391500      0.00%     96.76% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           24833180500      3.24%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       766192788500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                0.999932                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.994658                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.997290                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  48      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  95      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpipl              963619     50.24%     50.25% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1575      0.08%     50.33% # number of callpals executed
system.cpu08.kern.callpal::rti                 952504     49.66%     99.99% # number of callpals executed
system.cpu08.kern.callpal::callsys                 24      0.00%     99.99% # number of callpals executed
system.cpu08.kern.callpal::rdunique               136      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total              1918001                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel          952599                       # number of protection mode switches
system.cpu08.kern.mode_switch::user            951711                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel            951711                      
system.cpu08.kern.mode_good::user              951711                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.999068                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.999534                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     672761695000     87.74%     87.74% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        93977847000     12.26%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     95                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements          784619                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         490.410714                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         144875126                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          784619                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          184.643918                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   490.410714                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.957833                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.957833                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       305385695                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      305385695                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     85267676                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      85267676                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     59215578                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     59215578                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         5325                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         5325                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         5587                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         5587                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    144483254                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      144483254                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    144483254                       # number of overall hits
system.cpu08.dcache.overall_hits::total     144483254                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      2781054                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      2781054                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data      3250884                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total      3250884                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         2242                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         2242                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         1746                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1746                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      6031938                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      6031938                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      6031938                       # number of overall misses
system.cpu08.dcache.overall_misses::total      6031938                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     88048730                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     88048730                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     62466462                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     62466462                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         7567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         7567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         7333                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         7333                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    150515192                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    150515192                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    150515192                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    150515192                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.031585                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.031585                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.052042                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.052042                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.296287                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.296287                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.238102                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.238102                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.040075                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.040075                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.040075                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.040075                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       331190                       # number of writebacks
system.cpu08.dcache.writebacks::total          331190                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          142807                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         295626649                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          142807                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         2070.113153                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       832830525                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      832830525                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    416201052                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     416201052                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    416201052                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      416201052                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    416201052                       # number of overall hits
system.cpu08.icache.overall_hits::total     416201052                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       142807                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       142807                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       142807                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       142807                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       142807                       # number of overall misses
system.cpu08.icache.overall_misses::total       142807                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    416343859                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    416343859                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    416343859                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    416343859                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    416343859                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    416343859                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000343                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000343                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       142807                       # number of writebacks
system.cpu08.icache.writebacks::total          142807                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    618                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                  2859688                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                 898236     49.84%     49.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   784      0.04%     49.88% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    81      0.00%     49.88% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                903276     50.12%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total            1802377                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                  898154     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     81      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                 898101     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total             1797120                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           742732072000     96.94%     96.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              38416000      0.01%     96.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              13969000      0.00%     96.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           23412819500      3.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       766197276500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                0.999909                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.994271                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.997083                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                 106      0.01%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  89      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::tbi                      1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpipl              906478     50.26%     50.27% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1575      0.09%     50.36% # number of callpals executed
system.cpu09.kern.callpal::rti                 895035     49.63%     99.99% # number of callpals executed
system.cpu09.kern.callpal::callsys                 22      0.00%     99.99% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.00%     99.99% # number of callpals executed
system.cpu09.kern.callpal::rdunique               189      0.01%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total              1803496                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel          895124                       # number of protection mode switches
system.cpu09.kern.mode_switch::user            894260                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel            894260                      
system.cpu09.kern.mode_good::user              894260                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.999035                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.999517                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     659343624000     86.00%     86.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       107357125000     14.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     89                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements         1063043                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         464.429798                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         141181949                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs         1063043                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          132.809255                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   464.429798                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.907089                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.907089                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       297395942                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      297395942                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     84231016                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      84231016                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     56322438                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     56322438                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         6193                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         6193                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         6403                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         6403                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    140553454                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      140553454                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    140553454                       # number of overall hits
system.cpu09.dcache.overall_hits::total     140553454                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data      2857069                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total      2857069                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data      3091197                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total      3091197                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         2457                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         2457                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         2040                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         2040                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data      5948266                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      5948266                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data      5948266                       # number of overall misses
system.cpu09.dcache.overall_misses::total      5948266                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     87088085                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     87088085                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data     59413635                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total     59413635                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         8650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         8650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         8443                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8443                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    146501720                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    146501720                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    146501720                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    146501720                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.032807                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.032807                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.052028                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.052028                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.284046                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.284046                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.241620                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.241620                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.040602                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.040602                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.040602                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.040602                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       457888                       # number of writebacks
system.cpu09.dcache.writebacks::total          457888                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements           93293                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         309472873                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs           93293                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         3317.214293                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    21.398960                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   490.601040                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.041795                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.958205                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       859657717                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      859657717                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst    429688919                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total     429688919                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst    429688919                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total      429688919                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst    429688919                       # number of overall hits
system.cpu09.icache.overall_hits::total     429688919                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst        93293                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total        93293                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst        93293                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total        93293                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst        93293                       # number of overall misses
system.cpu09.icache.overall_misses::total        93293                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst    429782212                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total    429782212                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst    429782212                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total    429782212                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst    429782212                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total    429782212                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000217                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000217                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000217                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000217                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000217                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks        93293                       # number of writebacks
system.cpu09.icache.writebacks::total           93293                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    622                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                  3567930                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                1153161     49.87%     49.87% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   784      0.03%     49.91% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    85      0.00%     49.91% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31               1158175     50.09%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total            2312205                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                 1153107     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    784      0.03%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     85      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                1153032     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total             2307008                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           736260600000     96.09%     96.09% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              38416000      0.01%     96.10% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              14869000      0.00%     96.10% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           29880231500      3.90%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       766194116500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                0.999953                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.995559                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.997752                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::73                       2    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    2                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                  33      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  97      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpipl             1161128     50.20%     50.20% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1574      0.07%     50.27% # number of callpals executed
system.cpu10.kern.callpal::rti                1150208     49.72%     99.99% # number of callpals executed
system.cpu10.kern.callpal::callsys                 22      0.00%     99.99% # number of callpals executed
system.cpu10.kern.callpal::rdunique               136      0.01%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total              2313198                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel         1150305                       # number of protection mode switches
system.cpu10.kern.mode_switch::user           1149410                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel           1149410                      
system.cpu10.kern.mode_good::user             1149410                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.999222                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.999611                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2939703148000     96.87%     96.87% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        95043679500      3.13%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     97                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements          798279                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         440.025887                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         172487316                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          798279                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          216.073974                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2720907018000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   221.853037                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   218.172850                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.433307                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.426119                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.859426                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          436                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       359233121                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      359233121                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data     98702258                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      98702258                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     71707092                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     71707092                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         5217                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         5217                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         5283                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         5283                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    170409350                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      170409350                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    170409350                       # number of overall hits
system.cpu10.dcache.overall_hits::total     170409350                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      3162802                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      3162802                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data      3658333                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      3658333                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         2048                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         2048                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         1766                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1766                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      6821135                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      6821135                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      6821135                       # number of overall misses
system.cpu10.dcache.overall_misses::total      6821135                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    101865060                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    101865060                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     75365425                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     75365425                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         7265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         7265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         7049                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         7049                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    177230485                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    177230485                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    177230485                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    177230485                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.031049                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.031049                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.048541                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.048541                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.281900                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.281900                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.250532                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.250532                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.038487                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.038487                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.038487                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.038487                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       348751                       # number of writebacks
system.cpu10.dcache.writebacks::total          348751                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          248889                       # number of replacements
system.cpu10.icache.tags.tagsinuse         458.397254                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         325256804                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          248889                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1306.834790                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2873921752000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   259.414969                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   198.982285                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.506670                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.388637                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.895307                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          141                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       931073130                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      931073130                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    465163101                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     465163101                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    465163101                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      465163101                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    465163101                       # number of overall hits
system.cpu10.icache.overall_hits::total     465163101                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       248976                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       248976                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       248976                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       248976                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       248976                       # number of overall misses
system.cpu10.icache.overall_misses::total       248976                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    465412077                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    465412077                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    465412077                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    465412077                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    465412077                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    465412077                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000535                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000535                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000535                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000535                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000535                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000535                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       248889                       # number of writebacks
system.cpu10.icache.writebacks::total          248889                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    635                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                  2798048                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                 886440     49.83%     49.83% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   784      0.04%     49.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    84      0.00%     49.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                891449     50.12%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total            1778757                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                  886376     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     84      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                 886312     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total             1773556                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           743055258000     96.98%     96.98% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              38416000      0.01%     96.99% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              14474000      0.00%     96.99% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           23082008000      3.01%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       766190156000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                0.999928                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.994237                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.997076                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    3                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  46      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  97      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpipl              894520     50.26%     50.27% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1575      0.09%     50.36% # number of callpals executed
system.cpu11.kern.callpal::rti                 883369     49.63%     99.99% # number of callpals executed
system.cpu11.kern.callpal::callsys                 22      0.00%     99.99% # number of callpals executed
system.cpu11.kern.callpal::rdunique               175      0.01%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total              1779804                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel          883466                       # number of protection mode switches
system.cpu11.kern.mode_switch::user            882578                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel            882578                      
system.cpu11.kern.mode_good::user              882578                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.998995                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.999497                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2931602210000     96.60%     96.60% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       103140585500      3.40%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     97                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements          996156                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         436.895396                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         140206978                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          996156                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          140.748013                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2720786648000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   219.877791                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   217.017605                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.429449                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.423863                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.853311                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          444                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       293271526                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      293271526                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     82905662                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      82905662                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     55667748                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     55667748                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         5778                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         5778                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         5885                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         5885                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    138573410                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      138573410                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    138573410                       # number of overall hits
system.cpu11.dcache.overall_hits::total     138573410                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      2810181                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      2810181                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      3075407                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      3075407                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         2219                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         2219                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         1836                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1836                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      5885588                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      5885588                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      5885588                       # number of overall misses
system.cpu11.dcache.overall_misses::total      5885588                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     85715843                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     85715843                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     58743155                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     58743155                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         7997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         7997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         7721                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         7721                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    144458998                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    144458998                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    144458998                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    144458998                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.032785                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.032785                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.052353                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.052353                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.277479                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.277479                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.237793                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.237793                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.040742                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.040742                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.040742                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.040742                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       417516                       # number of writebacks
system.cpu11.dcache.writebacks::total          417516                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements          105463                       # number of replacements
system.cpu11.icache.tags.tagsinuse         458.399050                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         300292754                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          105463                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         2847.375421                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2860066712000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   258.548849                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   199.850201                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.504978                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.390332                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.895311                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       836806404                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      836806404                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst    418244877                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     418244877                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst    418244877                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      418244877                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst    418244877                       # number of overall hits
system.cpu11.icache.overall_hits::total     418244877                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst       105550                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       105550                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst       105550                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       105550                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst       105550                       # number of overall misses
system.cpu11.icache.overall_misses::total       105550                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst    418350427                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    418350427                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst    418350427                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    418350427                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst    418350427                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    418350427                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000252                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000252                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks       105463                       # number of writebacks
system.cpu11.icache.writebacks::total          105463                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    639                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                  3045052                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                 984267     49.85%     49.85% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   784      0.04%     49.89% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    88      0.00%     49.90% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                989275     50.10%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total            1974414                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                  984206     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     88      0.00%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                 984143     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total             1969221                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           740539271500     96.65%     96.65% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              38416000      0.01%     96.66% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              14721500      0.00%     96.66% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           25596757500      3.34%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       766189166500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                0.999938                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.994812                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.997370                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::73                       4    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    4                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  69      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::swpctx                 110      0.01%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpipl              992332     50.23%     50.24% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1576      0.08%     50.32% # number of callpals executed
system.cpu12.kern.callpal::rti                 981210     49.67%     99.99% # number of callpals executed
system.cpu12.kern.callpal::callsys                 28      0.00%     99.99% # number of callpals executed
system.cpu12.kern.callpal::rdunique               130      0.01%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total              1975455                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel          981320                       # number of protection mode switches
system.cpu12.kern.mode_switch::user            980406                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel            980406                      
system.cpu12.kern.mode_good::user              980406                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.999069                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.999534                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2946441738000     97.09%     97.09% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        88300385500      2.91%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                    110                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements          737672                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         438.063895                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         147599750                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          737672                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          200.088590                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2721027186000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   221.203167                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   216.860727                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.432037                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.423556                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.855594                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       308571548                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      308571548                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     85645766                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      85645766                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     60298732                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     60298732                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         5492                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         5492                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         5470                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         5470                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    145944498                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      145944498                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    145944498                       # number of overall hits
system.cpu12.dcache.overall_hits::total     145944498                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      2810915                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      2810915                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      3324272                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      3324272                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         2067                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         2067                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         1854                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1854                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      6135187                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      6135187                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      6135187                       # number of overall misses
system.cpu12.dcache.overall_misses::total      6135187                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     88456681                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     88456681                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     63623004                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     63623004                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         7559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         7559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         7324                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         7324                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    152079685                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    152079685                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    152079685                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    152079685                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.031777                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.031777                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.052250                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.052250                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.273449                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.273449                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.253140                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.253140                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.040342                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.040342                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.040342                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.040342                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       323699                       # number of writebacks
system.cpu12.dcache.writebacks::total          323699                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          180606                       # number of replacements
system.cpu12.icache.tags.tagsinuse         458.229224                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         287272346                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          180606                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1590.602450                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2921167846500                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   256.757014                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   201.472211                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.501479                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.393500                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.894979                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       823930043                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      823930043                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    411693982                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     411693982                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    411693982                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      411693982                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    411693982                       # number of overall hits
system.cpu12.icache.overall_hits::total     411693982                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       180693                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       180693                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       180693                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       180693                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       180693                       # number of overall misses
system.cpu12.icache.overall_misses::total       180693                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    411874675                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    411874675                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    411874675                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    411874675                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    411874675                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    411874675                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000439                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000439                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000439                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000439                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000439                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000439                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       180606                       # number of writebacks
system.cpu12.icache.writebacks::total          180606                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    631                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  2884781                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                 923804     49.84%     49.84% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   784      0.04%     49.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    86      0.00%     49.89% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                928840     50.11%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total            1853514                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                  923741     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     86      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                 923678     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total             1848289                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           742094088000     96.85%     96.85% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              38416000      0.01%     96.86% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              14589000      0.00%     96.86% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           24049652500      3.14%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       766196745500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                0.999932                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.994443                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.997181                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    3                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                  50      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  99      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpipl              931881     50.25%     50.26% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1574      0.08%     50.34% # number of callpals executed
system.cpu13.kern.callpal::rti                 920764     49.65%     99.99% # number of callpals executed
system.cpu13.kern.callpal::callsys                 22      0.00%     99.99% # number of callpals executed
system.cpu13.kern.callpal::rdunique               146      0.01%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total              1854536                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel          920863                       # number of protection mode switches
system.cpu13.kern.mode_switch::user            919973                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel            919973                      
system.cpu13.kern.mode_good::user              919973                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.999034                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.999517                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2936098076500     96.75%     96.75% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        98651439000      3.25%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     99                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements          850532                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         444.669726                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         143243682                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          850532                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          168.416570                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2720911586500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   227.296831                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   217.372895                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.443939                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.424556                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.868496                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       300043968                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      300043968                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     84447535                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      84447535                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     57499359                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     57499359                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         5409                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         5409                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         5515                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         5515                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    141946894                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      141946894                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    141946894                       # number of overall hits
system.cpu13.dcache.overall_hits::total     141946894                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      2774321                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      2774321                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data      3147017                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      3147017                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         2225                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         2225                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         1846                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1846                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data      5921338                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      5921338                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data      5921338                       # number of overall misses
system.cpu13.dcache.overall_misses::total      5921338                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     87221856                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     87221856                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     60646376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     60646376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         7634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         7634                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         7361                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         7361                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    147868232                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    147868232                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    147868232                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    147868232                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.031808                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.031808                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.051891                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.051891                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.291459                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.291459                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.250781                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.250781                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.040045                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.040045                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.040045                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.040045                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       368362                       # number of writebacks
system.cpu13.dcache.writebacks::total          368362                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements          129676                       # number of replacements
system.cpu13.icache.tags.tagsinuse         458.534450                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         308967939                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          129676                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         2382.614663                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2859175847000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   256.414784                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   202.119665                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.500810                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.394765                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.895575                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       836265507                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      836265507                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    417938109                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     417938109                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    417938109                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      417938109                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    417938109                       # number of overall hits
system.cpu13.icache.overall_hits::total     417938109                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst       129763                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       129763                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst       129763                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       129763                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst       129763                       # number of overall misses
system.cpu13.icache.overall_misses::total       129763                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    418067872                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    418067872                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    418067872                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    418067872                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    418067872                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    418067872                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000310                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000310                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks       129676                       # number of writebacks
system.cpu13.icache.writebacks::total          129676                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    627                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                  2702151                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                 850101     49.83%     49.83% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   784      0.05%     49.87% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    86      0.01%     49.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                855149     50.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total            1706120                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                  850029     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    784      0.05%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     86      0.01%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                 849973     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total             1700872                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           743978940000     97.10%     97.10% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              38416000      0.01%     97.11% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              14407000      0.00%     97.11% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           22163523000      2.89%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       766195286000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                0.999915                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.993947                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.996924                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::73                       3    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    3                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  63      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  97      0.01%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpipl              858241     50.27%     50.28% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1575      0.09%     50.37% # number of callpals executed
system.cpu14.kern.callpal::rti                 847011     49.61%     99.99% # number of callpals executed
system.cpu14.kern.callpal::callsys                 23      0.00%     99.99% # number of callpals executed
system.cpu14.kern.callpal::rdunique               194      0.01%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total              1707204                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel          847108                       # number of protection mode switches
system.cpu14.kern.mode_switch::user            846221                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel            846221                      
system.cpu14.kern.mode_good::user              846221                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.998953                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.999476                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2926226096000     96.42%     96.42% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       108522075500      3.58%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     97                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          923531                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         439.204264                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         137239177                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          923531                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          148.602675                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2721141002500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   223.524331                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   215.679933                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.436571                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.421250                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.857821                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       286617458                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      286617458                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data     81916318                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      81916318                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     53720061                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     53720061                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         5896                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         5896                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         5925                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         5925                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    135636379                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      135636379                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    135636379                       # number of overall hits
system.cpu14.dcache.overall_hits::total     135636379                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data      2673611                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      2673611                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data      2937658                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      2937658                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         2244                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         2244                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         1946                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1946                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data      5611269                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      5611269                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data      5611269                       # number of overall misses
system.cpu14.dcache.overall_misses::total      5611269                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data     84589929                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     84589929                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     56657719                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     56657719                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         8140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         8140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         7871                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         7871                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    141247648                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    141247648                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    141247648                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    141247648                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.031607                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.031607                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.051849                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.051849                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.275676                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.275676                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.247237                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.247237                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.039726                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.039726                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.039726                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.039726                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       366383                       # number of writebacks
system.cpu14.dcache.writebacks::total          366383                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements           92896                       # number of replacements
system.cpu14.icache.tags.tagsinuse         458.518869                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         309720365                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs           92896                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         3334.054911                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2860437249500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   255.866275                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   202.652594                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.499739                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.395806                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.895545                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       840934551                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      840934551                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst    420327801                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     420327801                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst    420327801                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      420327801                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst    420327801                       # number of overall hits
system.cpu14.icache.overall_hits::total     420327801                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst        92983                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total        92983                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst        92983                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total        92983                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst        92983                       # number of overall misses
system.cpu14.icache.overall_misses::total        92983                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst    420420784                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    420420784                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst    420420784                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    420420784                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst    420420784                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    420420784                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000221                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000221                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks        92896                       # number of writebacks
system.cpu14.icache.writebacks::total           92896                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    645                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                  3277984                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                1051331     49.86%     49.86% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   784      0.04%     49.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   144      0.01%     49.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31               1056364     50.10%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total            2108623                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                 1051258     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    784      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    144      0.01%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                1051241     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total             2103427                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           738838148000     96.43%     96.43% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              38416000      0.01%     96.43% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              16726500      0.00%     96.44% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           27298149500      3.56%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       766191440000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.999931                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.995150                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.997536                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::73                       2    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    2                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                  33      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  99      0.00%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpipl             1059538     50.22%     50.23% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1574      0.07%     50.31% # number of callpals executed
system.cpu15.kern.callpal::rti                1048215     49.69%     99.99% # number of callpals executed
system.cpu15.kern.callpal::callsys                 21      0.00%     99.99% # number of callpals executed
system.cpu15.kern.callpal::rdunique               138      0.01%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total              2109618                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel         1048314                       # number of protection mode switches
system.cpu15.kern.mode_switch::user           1047392                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel           1047392                      
system.cpu15.kern.mode_good::user             1047392                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.999120                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.999560                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2950310478000     97.22%     97.22% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        84433661500      2.78%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     99                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements          837530                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         476.463180                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         154838098                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          837530                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          184.874689                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2720913315500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   251.478811                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   224.984369                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.491170                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.439423                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.930592                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          437                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       323226796                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      323226796                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     88390060                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      88390060                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     64383761                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     64383761                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         5512                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         5512                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         5680                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         5680                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    152773821                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      152773821                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    152773821                       # number of overall hits
system.cpu15.dcache.overall_hits::total     152773821                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      3005163                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      3005163                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data      3509941                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      3509941                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         2391                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         2391                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         1978                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1978                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      6515104                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      6515104                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      6515104                       # number of overall misses
system.cpu15.dcache.overall_misses::total      6515104                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     91395223                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     91395223                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     67893702                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     67893702                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         7903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         7903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         7658                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         7658                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    159288925                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    159288925                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    159288925                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    159288925                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032881                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032881                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.051698                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.051698                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.302543                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.302543                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.258292                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.258292                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.040901                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.040901                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.040901                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.040901                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       369711                       # number of writebacks
system.cpu15.dcache.writebacks::total          369711                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          181932                       # number of replacements
system.cpu15.icache.tags.tagsinuse         461.871639                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         274294686                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          181932                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1507.676967                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2895424252500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   262.510364                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   199.361275                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.512716                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.389377                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.902093                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       840908607                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      840908607                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    420181284                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     420181284                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    420181284                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      420181284                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    420181284                       # number of overall hits
system.cpu15.icache.overall_hits::total     420181284                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       182013                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       182013                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       182013                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       182013                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       182013                       # number of overall misses
system.cpu15.icache.overall_misses::total       182013                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    420363297                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    420363297                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    420363297                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    420363297                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    420363297                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    420363297                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000433                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000433                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000433                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000433                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000433                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000433                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       181932                       # number of writebacks
system.cpu15.icache.writebacks::total          181932                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1003                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8232960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1007                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1733                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1733                       # Transaction distribution
system.iobus.trans_dist::WriteReq              145798                       # Transaction distribution
system.iobus.trans_dist::WriteResp             145798                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        31004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          402                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1734                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         4032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        37248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       257814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       257814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  295062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       124016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          867                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       128006                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8235096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8235096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8363102                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               128907                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               128907                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1160163                       # Number of tag accesses
system.iocache.tags.data_accesses             1160163                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          267                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              267                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       128640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       128640                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          267                       # number of demand (read+write) misses
system.iocache.demand_misses::total               267                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          267                       # number of overall misses
system.iocache.overall_misses::total              267                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          267                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            267                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       128640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          267                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             267                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          267                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            267                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          128640                       # number of writebacks
system.iocache.writebacks::total               128640                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   9521437                       # number of replacements
system.l2.tags.tagsinuse                  3979.476866                       # Cycle average of tags in use
system.l2.tags.total_refs                    17704960                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9521437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.859484                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1474.667392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.297858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     8.750838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data   178.139759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     3.014136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data    91.333374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   249.217133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  1197.420720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     3.679658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data    36.344648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     8.991851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    60.660359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     3.551253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    39.193572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     3.683759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    70.756580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     2.501102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data    36.641171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     4.061543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    51.225252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     3.899911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data    76.735049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     1.919525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data    41.339431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     1.589695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data    60.247249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     1.765036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data    38.126076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     3.442952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data    87.481595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     1.532491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data    71.768150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     6.079622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data    59.418126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.360026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.002136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.043491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.022298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.060844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.292339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.008873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.002195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.014810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.009569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.017275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.008946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.012506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.018734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.010093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.014709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.009308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.021358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.017522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.001484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.014506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971552                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          666                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.968506                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 307439067                       # Number of tag accesses
system.l2.tags.data_accesses                307439067                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8124067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8124067                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       316577                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           316577                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data          281                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data           32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           99                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data           30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data           22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data           42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data           27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data           46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data           31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  895                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data          205                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           71                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                396                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data       176620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data        32385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data       230329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data        71623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data        23532                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data        38413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data        33424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data        93878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data        42863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data        72984                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data        53641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data        61125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data        39587                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data        57425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data        44640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data        57758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1130227                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst       165800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst        58310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst       299864                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst       250228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst       153462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst       129273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst       155555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst       314694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst       135735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst        86140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst       243684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst        99457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst       174279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst       124413                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst        86685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst       176444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2654023                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data      1397064                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data       337422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       925920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data       313208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data       219836                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data       276120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data       250420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data       323540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data       273502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data       415648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data       274146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data       394792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data       271531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data       318109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data       329374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data       276910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6597542                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst       165800                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data      1573684                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst        58310                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data       369807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst       299864                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data      1156249                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst       250228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data       384831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst       153462                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data       243368                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst       129273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data       314533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst       155555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data       283844                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst       314694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data       417418                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst       135735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data       316365                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst        86140                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data       488632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst       243684                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data       327787                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst        99457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data       455917                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst       174279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data       311118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst       124413                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data       375534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst        86685                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data       374014                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst       176444                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data       334668                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10381792                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst       165800                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data      1573684                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst        58310                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data       369807                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst       299864                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data      1156249                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst       250228                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data       384831                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst       153462                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data       243368                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst       129273                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data       314533                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst       155555                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data       283844                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst       314694                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data       417418                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst       135735                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data       316365                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst        86140                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data       488632                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst       243684                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data       327787                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst        99457                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data       455917                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst       174279                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data       311118                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst       124413                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data       375534                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst        86685                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data       374014                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst       176444                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data       334668                       # number of overall hits
system.l2.overall_hits::total                10381792                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data       242045                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data       208684                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data       230572                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data       272195                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data       247322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data       237271                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data       238737                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data       270457                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data       243343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data       227098                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data       255545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data       225243                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data       245743                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data       234073                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data       225609                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data       257079                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3861016                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          757                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data          189                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data          127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          220                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data          211                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          199                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data          197                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          188                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data          193                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          196                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          202                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          205                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          247                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          253                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          270                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data          257                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3911                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data       309073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data       137626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       299473                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data       177482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data       121250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data       106415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data       118592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data       152921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data       133452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data       160507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data       135931                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data       148892                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data       128981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data       132493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data       145084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data       151331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2559503                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst        17286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst         8719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        63739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst         6438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         5704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst         5832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         6432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst         5569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         7072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst         7153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst         5292                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst         6093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst         6414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst         5350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst         6298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst         5569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168960                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data       599266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data       508056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       404824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data       238814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data       342547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data       300678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data       318234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data       256254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data       333159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data       412286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data       332769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data       389186                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data       294820                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data       340518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data       402705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data       350084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5824200                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst        17286                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data       908339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst         8719                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data       645682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        63739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       704297                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst         6438                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data       416296                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         5704                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       463797                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst         5832                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       407093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         6432                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data       436826                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst         5569                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data       409175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         7072                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data       466611                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst         7153                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data       572793                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst         5292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data       468700                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst         6093                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data       538078                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst         6414                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data       423801                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst         5350                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data       473011                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst         6298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data       547789                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst         5569                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data       501415                       # number of demand (read+write) misses
system.l2.demand_misses::total                8552663                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst        17286                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data       908339                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst         8719                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data       645682                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        63739                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       704297                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst         6438                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data       416296                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         5704                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       463797                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst         5832                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       407093                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         6432                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data       436826                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst         5569                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data       409175                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         7072                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data       466611                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst         7153                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data       572793                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst         5292                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data       468700                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst         6093                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data       538078                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst         6414                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data       423801                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst         5350                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data       473011                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst         6298                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data       547789                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst         5569                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data       501415                       # number of overall misses
system.l2.overall_misses::total               8552663                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      8124067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8124067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       316577                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       316577                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data       242326                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data       208708                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data       230676                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data       272234                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data       247346                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data       237303                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data       238771                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data       270481                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data       243442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data       227128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data       255581                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data       225265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data       245785                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data       234100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data       225655                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data       257110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          3861911                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          962                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          230                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data          216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          206                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data          205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          196                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          207                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          214                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          263                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          266                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4307                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data       485693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data       170011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       529802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data       249105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data       144782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data       144828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data       152016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data       246799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data       176315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data       233491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data       189572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data       210017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data       168568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data       189918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data       189724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data       209089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3689730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst       183086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst        67029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst       363603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst       256666                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst       159166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst       135105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst       161987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst       320263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst       142807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst        93293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst       248976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst       105550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst       180693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst       129763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst        92983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst       182013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2822983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data      1996330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data       845478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data      1330744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data       552022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       562383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       576798                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data       568654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       579794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data       606661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data       827934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data       606915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data       783978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data       566351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data       658627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       732079                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data       626994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12421742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst       183086                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data      2482023                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst        67029                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data      1015489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst       363603                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data      1860546                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst       256666                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data       801127                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst       159166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       707165                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst       135105                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       721626                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst       161987                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data       720670                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst       320263                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data       826593                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst       142807                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data       782976                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst        93293                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data      1061425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst       248976                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data       796487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst       105550                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data       993995                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst       180693                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data       734919                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst       129763                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data       848545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst        92983                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       921803                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst       182013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data       836083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18934455                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst       183086                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data      2482023                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst        67029                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data      1015489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst       363603                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data      1860546                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst       256666                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data       801127                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst       159166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       707165                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst       135105                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       721626                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst       161987                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data       720670                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst       320263                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data       826593                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst       142807                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data       782976                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst        93293                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data      1061425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst       248976                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data       796487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst       105550                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data       993995                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst       180693                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data       734919                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst       129763                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data       848545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst        92983                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       921803                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst       182013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data       836083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18934455                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.998840                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.999885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.999549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.999857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.999903                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.999865                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.999858                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.999911                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.999593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.999868                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.999859                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.999902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.999829                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.999885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.999796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.999879                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999768                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.786902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.641414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.976852                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.966019                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.960976                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.959184                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.941463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.975845                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.957944                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.972441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.961977                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.974729                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.966165                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.908057                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.636355                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.809512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.565255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.712479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.837466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.734768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.780128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.619618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.756895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.687423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.717042                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.708952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.765157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.697633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.764711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.723764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.693683                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.094415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.130078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.175298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.025083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.035837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.043166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.039707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.017389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.049521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.076672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.021255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.057726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.035497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.041229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.067733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.030597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.059852                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.300184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.600910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.304209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.432617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.609099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.521288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.559627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.441974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.549168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.497970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.548296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.496425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.520561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.517012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.550084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.558353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.468871                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.094415                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.365967                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.130078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.635834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.175298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.378543                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.025083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.519638                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.035837                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.655854                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.043166                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.564133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.039707                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.606139                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.017389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.495014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.049521                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.595945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.076672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.539645                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.021255                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.588459                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.057726                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.541329                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.035497                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.576664                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.041229                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.557438                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.067733                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.594258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.030597                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.599719                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.451698                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.094415                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.365967                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.130078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.635834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.175298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.378543                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.025083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.519638                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.035837                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.655854                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.043166                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.564133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.039707                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.606139                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.017389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.495014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.049521                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.595945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.076672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.539645                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.021255                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.588459                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.057726                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.541329                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.035497                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.576664                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.041229                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.557438                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.067733                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.594258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.030597                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.599719                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.451698                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3571598                       # number of writebacks
system.l2.writebacks::total                   3571598                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1466                       # Transaction distribution
system.membus.trans_dist::ReadResp            5994893                       # Transaction distribution
system.membus.trans_dist::WriteReq              17158                       # Transaction distribution
system.membus.trans_dist::WriteResp             17158                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3700238                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4617847                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         28187664                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          28499                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         3865951                       # Transaction distribution
system.membus.trans_dist::ReadExReq          23819376                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2558479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5993427                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        128640                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       128640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       386454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       386454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        37248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     78635734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     78672982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79059436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8250048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8250048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       128006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    775887168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    776015174                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               784265222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          66494582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                66494582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            66494582                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           99948332                       # DTB read hits
system.switch_cpus00.dtb.read_misses            64197                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       42998146                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          73490277                       # DTB write hits
system.switch_cpus00.dtb.write_misses           68513                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      19528333                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          173438609                       # DTB hits
system.switch_cpus00.dtb.data_misses           132710                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       62526479                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         281624889                       # ITB hits
system.switch_cpus00.itb.fetch_misses             190                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     281625079                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1532035710                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         468822331                       # Number of instructions committed
system.switch_cpus00.committedOps           468822331                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    442408796                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses       316668                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           2837831                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     46399203                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          442408796                       # number of integer instructions
system.switch_cpus00.num_fp_insts              316668                       # number of float instructions
system.switch_cpus00.num_int_register_reads    616856722                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    323007686                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads        98143                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes        97573                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           174365297                       # number of memory refs
system.switch_cpus00.num_load_insts         100624382                       # Number of load instructions
system.switch_cpus00.num_store_insts         73740915                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1062118289.201591                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     469917420.798409                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.306727                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.693273                       # Percentage of idle cycles
system.switch_cpus00.Branches                57093754                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     16507654      3.51%      3.51% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       255009622     54.27%     57.78% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         151513      0.03%     57.81% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     57.81% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd        218505      0.05%     57.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp           608      0.00%     57.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt         28311      0.01%     57.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            8      0.00%     57.86% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv          9437      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     57.87% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      100659042     21.42%     79.29% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      73744540     15.69%     94.98% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess     23588413      5.02%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        469917653                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           78332602                       # DTB read hits
system.switch_cpus01.dtb.read_misses           107377                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       31668886                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          54188338                       # DTB write hits
system.switch_cpus01.dtb.write_misses           42715                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      10615068                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          132520940                       # DTB hits
system.switch_cpus01.dtb.data_misses           150092                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses       42283954                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         233130898                       # ITB hits
system.switch_cpus01.itb.fetch_misses              83                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     233130981                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1532385121                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         384345405                       # Number of instructions committed
system.switch_cpus01.committedOps           384345405                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    364936580                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses        33170                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           2111384                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     40580834                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          364936580                       # number of integer instructions
system.switch_cpus01.num_fp_insts               33170                       # number of float instructions
system.switch_cpus01.num_int_register_reads    509035346                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    271108495                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads        16210                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes        16260                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           133401209                       # number of memory refs
system.switch_cpus01.num_load_insts          79049973                       # Number of load instructions
system.switch_cpus01.num_store_insts         54351236                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1147005628.480196                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     385379492.519804                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.251490                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.748510                       # Percentage of idle cycles
system.switch_cpus01.Branches                48684574                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     11785186      3.06%      3.06% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       220108680     57.13%     60.19% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          70691      0.02%     60.20% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd         15360      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt          4368      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv          1456      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       79061797     20.52%     80.73% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      54351684     14.11%     94.84% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess     19892827      5.16%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        385292049                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          286874385                       # DTB read hits
system.switch_cpus02.dtb.read_misses            33298                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      228521403                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         170921596                       # DTB write hits
system.switch_cpus02.dtb.write_misses           53799                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     116816263                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          457795981                       # DTB hits
system.switch_cpus02.dtb.data_misses            87097                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      345337666                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1057554684                       # ITB hits
system.switch_cpus02.itb.fetch_misses             291                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1057554975                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1532033764                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1254155662                       # Number of instructions committed
system.switch_cpus02.committedOps          1254155662                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   1154161068                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses       170339                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          22747161                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    151609414                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         1154161068                       # number of integer instructions
system.switch_cpus02.num_fp_insts              170339                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1529233919                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    852414387                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads        94177                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes        94222                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           468580649                       # number of memory refs
system.switch_cpus02.num_load_insts         297416812                       # Number of load instructions
system.switch_cpus02.num_store_insts        171163837                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     276840100.726343                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1255193663.273657                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.819299                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.180701                       # Percentage of idle cycles
system.switch_cpus02.Branches               191925467                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     50832033      4.05%      4.05% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       682938625     54.41%     58.46% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         178103      0.01%     58.47% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     58.47% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         74466      0.01%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         27726      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv          9242      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     58.48% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      317171925     25.27%     83.75% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     171168101     13.64%     97.39% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     32794699      2.61%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1255194920                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          108762677                       # DTB read hits
system.switch_cpus03.dtb.read_misses            39924                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       35937941                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          82152748                       # DTB write hits
system.switch_cpus03.dtb.write_misses           41749                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      14074025                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          190915425                       # DTB hits
system.switch_cpus03.dtb.data_misses            81673                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       50011966                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         259380030                       # ITB hits
system.switch_cpus03.itb.fetch_misses             206                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     259380236                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1532390705                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         495990528                       # Number of instructions committed
system.switch_cpus03.committedOps           495990528                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    471781128                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses       265980                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           3572216                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     49261156                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          471781128                       # number of integer instructions
system.switch_cpus03.num_fp_insts              265980                       # number of float instructions
system.switch_cpus03.num_int_register_reads    649619756                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    341844817                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads       152609                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes       152572                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           192116257                       # number of memory refs
system.switch_cpus03.num_load_insts         109647740                       # Number of load instructions
system.switch_cpus03.num_store_insts         82468517                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1034960652.222370                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     497430052.777630                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.324610                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.675390                       # Percentage of idle cycles
system.switch_cpus03.Branches                62124132                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     12305538      2.47%      2.47% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       263008496     52.89%     55.36% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         204413      0.04%     55.40% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     55.40% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd        110715      0.02%     55.42% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     55.42% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt         44925      0.01%     55.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     55.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv         14975      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     55.44% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      109663848     22.05%     77.49% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      82469441     16.58%     94.07% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess     29492967      5.93%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        497315318                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           81149604                       # DTB read hits
system.switch_cpus04.dtb.read_misses            67930                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       24121382                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          63441621                       # DTB write hits
system.switch_cpus04.dtb.write_misses           52822                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      10488938                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          144591225                       # DTB hits
system.switch_cpus04.dtb.data_misses           120752                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       34610320                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         176415967                       # ITB hits
system.switch_cpus04.itb.fetch_misses              54                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     176416021                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1532387560                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         360781671                       # Number of instructions committed
system.switch_cpus04.committedOps           360781671                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    343479135                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses       163551                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           2713820                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     34677431                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          343479135                       # number of integer instructions
system.switch_cpus04.num_fp_insts              163551                       # number of float instructions
system.switch_cpus04.num_int_register_reads    473149175                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    246655819                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads        95098                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes        95134                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           145594626                       # number of memory refs
system.switch_cpus04.num_load_insts          81922928                       # Number of load instructions
system.switch_cpus04.num_store_insts         63671698                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1170428299.041177                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     361959260.958824                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.236206                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.763794                       # Percentage of idle cycles
system.switch_cpus04.Branches                44715453                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass      7947253      2.20%      2.20% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       184397926     50.96%     53.15% # Class of executed instruction
system.switch_cpus04.op_class::IntMult         140585      0.04%     53.19% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     53.19% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd         67301      0.02%     53.21% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     53.21% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt         28173      0.01%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv          9391      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     53.22% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       81932436     22.64%     75.86% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      63672032     17.59%     93.46% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess     23681535      6.54%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        361876632                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           82404097                       # DTB read hits
system.switch_cpus05.dtb.read_misses            63011                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       28791848                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          60406500                       # DTB write hits
system.switch_cpus05.dtb.write_misses           39110                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      10599457                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          142810597                       # DTB hits
system.switch_cpus05.dtb.data_misses           102121                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       39391305                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         210527611                       # ITB hits
system.switch_cpus05.itb.fetch_misses             103                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     210527714                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1532393074                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         383644642                       # Number of instructions committed
system.switch_cpus05.committedOps           383644642                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    364920230                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses       131386                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           2525015                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     38958120                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          364920230                       # number of integer instructions
system.switch_cpus05.num_fp_insts              131386                       # number of float instructions
system.switch_cpus05.num_int_register_reads    504721452                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    266672780                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads        73926                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes        73968                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           143746360                       # number of memory refs
system.switch_cpus05.num_load_insts          83162619                       # Number of load instructions
system.switch_cpus05.num_store_insts         60583741                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1147641519.536452                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     384751554.463548                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.251079                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.748921                       # Percentage of idle cycles
system.switch_cpus05.Branches                48395722                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass      9909681      2.58%      2.58% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       208647718     54.24%     56.82% # Class of executed instruction
system.switch_cpus05.op_class::IntMult         117056      0.03%     56.85% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     56.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd         56116      0.01%     56.86% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     56.86% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt         21762      0.01%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv          7254      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     56.87% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       83173123     21.62%     78.49% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      60584132     15.75%     94.24% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess     22145375      5.76%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        384662217                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits           87616927                       # DTB read hits
system.switch_cpus06.dtb.read_misses            54584                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses       32219906                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          62902583                       # DTB write hits
system.switch_cpus06.dtb.write_misses           33404                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      11294698                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          150519510                       # DTB hits
system.switch_cpus06.dtb.data_misses            87988                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses       43514604                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         233147518                       # ITB hits
system.switch_cpus06.itb.fetch_misses             107                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     233147625                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1532382081                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         412266130                       # Number of instructions committed
system.switch_cpus06.committedOps           412266130                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    391934472                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses       226809                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           2653924                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     42518804                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          391934472                       # number of integer instructions
system.switch_cpus06.num_fp_insts              226809                       # number of float instructions
system.switch_cpus06.num_int_register_reads    541722559                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    287562654                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads       136428                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes       136474                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           151461702                       # number of memory refs
system.switch_cpus06.num_load_insts          88369189                       # Number of load instructions
system.switch_cpus06.num_store_insts         63092513                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1118988444.544201                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     413393636.455799                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.269772                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.730228                       # Percentage of idle cycles
system.switch_cpus06.Branches                52325764                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     11172933      2.70%      2.70% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       227651108     55.08%     57.78% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         137780      0.03%     57.82% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     57.82% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd         88909      0.02%     57.84% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt         40473      0.01%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv         13491      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       88383377     21.38%     79.24% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      63092975     15.27%     94.50% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess     22719513      5.50%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        413300559                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          117330448                       # DTB read hits
system.switch_cpus07.dtb.read_misses            48591                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses       38164803                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          88954249                       # DTB write hits
system.switch_cpus07.dtb.write_misses           64216                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      15375286                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          206284697                       # DTB hits
system.switch_cpus07.dtb.data_misses           112807                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       53540089                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         274975949                       # ITB hits
system.switch_cpus07.itb.fetch_misses              86                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     274976035                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1532398689                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         531208394                       # Number of instructions committed
system.switch_cpus07.committedOps           531208394                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    505132051                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses       440174                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           3969292                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     52193770                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          505132051                       # number of integer instructions
system.switch_cpus07.num_fp_insts              440174                       # number of float instructions
system.switch_cpus07.num_int_register_reads    694882716                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    365505440                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads       265441                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes       265488                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           207614640                       # number of memory refs
system.switch_cpus07.num_load_insts         118306640                       # Number of load instructions
system.switch_cpus07.num_store_insts         89308000                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     999598370.940372                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     532800318.059628                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.347690                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.652310                       # Percentage of idle cycles
system.switch_cpus07.Branches                66338759                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     13006048      2.44%      2.44% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       279187639     52.41%     54.85% # Class of executed instruction
system.switch_cpus07.op_class::IntMult         249627      0.05%     54.90% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.90% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd        173229      0.03%     54.93% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.93% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt         79167      0.01%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv         26389      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.95% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      118318491     22.21%     77.17% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      89308579     16.77%     93.93% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess     32325231      6.07%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        532674400                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           88037772                       # DTB read hits
system.switch_cpus08.dtb.read_misses            65057                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses       32322305                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          63426196                       # DTB write hits
system.switch_cpus08.dtb.write_misses           44827                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      11513778                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          151463968                       # DTB hits
system.switch_cpus08.dtb.data_misses           109884                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses       43836083                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         234876978                       # ITB hits
system.switch_cpus08.itb.fetch_misses             103                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     234877081                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1532386256                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         415282793                       # Number of instructions committed
system.switch_cpus08.committedOps           415282793                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    394738197                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses       118494                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           2648774                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     42693056                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          394738197                       # number of integer instructions
system.switch_cpus08.num_fp_insts              118494                       # number of float instructions
system.switch_cpus08.num_int_register_reads    546248049                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    289713270                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads        64592                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes        64636                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           152435227                       # number of memory refs
system.switch_cpus08.num_load_insts          88797214                       # Number of load instructions
system.switch_cpus08.num_store_insts         63638013                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1115947501.698568                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     416438754.301432                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.271758                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.728242                       # Percentage of idle cycles
system.switch_cpus08.Branches                52530686                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     11384400      2.73%      2.73% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       229257263     55.06%     57.80% # Class of executed instruction
system.switch_cpus08.op_class::IntMult         127086      0.03%     57.83% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     57.83% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd         52494      0.01%     57.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt         18942      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv          6314      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     57.85% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       88810485     21.33%     79.18% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      63638502     15.29%     94.46% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess     23048373      5.54%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        416343859                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           87069915                       # DTB read hits
system.switch_cpus09.dtb.read_misses            92785                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses       34730661                       # DTB read accesses
system.switch_cpus09.dtb.write_hits          60316996                       # DTB write hits
system.switch_cpus09.dtb.write_misses           68788                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses      11453195                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          147386911                       # DTB hits
system.switch_cpus09.dtb.data_misses           161573                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses       46183856                       # DTB accesses
system.switch_cpus09.itb.fetch_hits         258837218                       # ITB hits
system.switch_cpus09.itb.fetch_misses             110                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses     258837328                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1532395213                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts         428726994                       # Number of instructions committed
system.switch_cpus09.committedOps           428726994                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    407106382                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses        73928                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           2363418                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     45372793                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          407106382                       # number of integer instructions
system.switch_cpus09.num_fp_insts               73928                       # number of float instructions
system.switch_cpus09.num_int_register_reads    566115195                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    302413401                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads        40744                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes        40782                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           148371295                       # number of memory refs
system.switch_cpus09.num_load_insts          87807964                       # Number of load instructions
system.switch_cpus09.num_store_insts         60563331                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1102512486.805385                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     429882726.194616                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.280530                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.719470                       # Percentage of idle cycles
system.switch_cpus09.Branches                54458785                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     13055227      3.04%      3.04% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       245963089     57.23%     60.27% # Class of executed instruction
system.switch_cpus09.op_class::IntMult          86426      0.02%     60.29% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     60.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd         31968      0.01%     60.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     60.29% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt         11847      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv          3949      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     60.30% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       87821181     20.43%     80.73% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      60564069     14.09%     94.82% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess     22244456      5.18%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        429782212                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          101854670                       # DTB read hits
system.switch_cpus10.dtb.read_misses            59212                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses       34627666                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          76522551                       # DTB write hits
system.switch_cpus10.dtb.write_misses           45662                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      14005035                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          178377221                       # DTB hits
system.switch_cpus10.dtb.data_misses           104874                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses       48632701                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         246675620                       # ITB hits
system.switch_cpus10.itb.fetch_misses              80                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     246675700                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1532388897                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         464158294                       # Number of instructions committed
system.switch_cpus10.committedOps           464158294                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    441187303                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses       340116                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           3350180                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     45850886                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          441187303                       # number of integer instructions
system.switch_cpus10.num_fp_insts              340116                       # number of float instructions
system.switch_cpus10.num_int_register_reads    609305089                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    320151572                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads       205358                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes       205404                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           179516484                       # number of memory refs
system.switch_cpus10.num_load_insts         102726637                       # Number of load instructions
system.switch_cpus10.num_store_insts         76789847                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1066869883.562725                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     465519013.437275                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.303786                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.696214                       # Percentage of idle cycles
system.switch_cpus10.Branches                57880824                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     11842441      2.54%      2.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       246082688     52.87%     55.42% # Class of executed instruction
system.switch_cpus10.op_class::IntMult         199295      0.04%     55.46% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     55.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd        133286      0.03%     55.49% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     55.49% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt         61152      0.01%     55.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     55.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv         20384      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     55.51% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      102737812     22.07%     77.58% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      76790299     16.50%     94.08% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess     27544720      5.92%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        465412077                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           85701332                       # DTB read hits
system.switch_cpus11.dtb.read_misses            81827                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses       34020190                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          59634170                       # DTB write hits
system.switch_cpus11.dtb.write_misses           53417                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      11423996                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          145335502                       # DTB hits
system.switch_cpus11.dtb.data_misses           135244                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses       45444186                       # DTB accesses
system.switch_cpus11.itb.fetch_hits         249801018                       # ITB hits
system.switch_cpus11.itb.fetch_misses             106                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses     249801124                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1532380989                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts         417333157                       # Number of instructions committed
system.switch_cpus11.committedOps           417333157                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    396457173                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses        84081                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           2382550                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     43966417                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          396457173                       # number of integer instructions
system.switch_cpus11.num_fp_insts               84081                       # number of float instructions
system.switch_cpus11.num_int_register_reads    550731823                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    293828788                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads        45418                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes        45464                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           146271993                       # number of memory refs
system.switch_cpus11.num_load_insts          86430267                       # Number of load instructions
system.switch_cpus11.num_store_insts         59841726                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1113936640.025223                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     418444348.974777                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.273068                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.726932                       # Percentage of idle cycles
system.switch_cpus11.Branches                53006709                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     12397668      2.96%      2.96% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       237806660     56.84%     59.81% # Class of executed instruction
system.switch_cpus11.op_class::IntMult          94654      0.02%     59.83% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     59.83% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd         37191      0.01%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt         13170      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv          4390      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.84% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       86442492     20.66%     80.51% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      59842230     14.30%     94.81% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess     21711972      5.19%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        418350427                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           88448772                       # DTB read hits
system.switch_cpus12.dtb.read_misses            46213                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       31023034                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          64611385                       # DTB write hits
system.switch_cpus12.dtb.write_misses           42495                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      11165940                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          153060157                       # DTB hits
system.switch_cpus12.dtb.data_misses            88708                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       42188974                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         224893978                       # ITB hits
system.switch_cpus12.itb.fetch_misses             127                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     224894105                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1532379014                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         410806077                       # Number of instructions committed
system.switch_cpus12.committedOps           410806077                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    390683032                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses       218995                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           2768604                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     41841036                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          390683032                       # number of integer instructions
system.switch_cpus12.num_fp_insts              218995                       # number of float instructions
system.switch_cpus12.num_int_register_reads    538691015                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    285332698                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads       129757                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes       129816                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           154037341                       # number of memory refs
system.switch_cpus12.num_load_insts          89203071                       # Number of load instructions
system.switch_cpus12.num_store_insts         64834270                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1120412393.015125                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     411966620.984875                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.268841                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.731159                       # Percentage of idle cycles
system.switch_cpus12.Branches                52003613                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     10661895      2.59%      2.59% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       223376805     54.23%     56.82% # Class of executed instruction
system.switch_cpus12.op_class::IntMult         149721      0.04%     56.86% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     56.86% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd         87350      0.02%     56.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     56.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt         38343      0.01%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv         12781      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     56.89% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       89215846     21.66%     78.55% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      64834775     15.74%     94.30% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess     23497159      5.70%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        411874675                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           87210723                       # DTB read hits
system.switch_cpus13.dtb.read_misses            68913                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses       33329413                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          61574412                       # DTB write hits
system.switch_cpus13.dtb.write_misses           40899                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      11371458                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          148785135                       # DTB hits
system.switch_cpus13.dtb.data_misses           109812                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses       44700871                       # DTB accesses
system.switch_cpus13.itb.fetch_hits         242652462                       # ITB hits
system.switch_cpus13.itb.fetch_misses             109                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses     242652571                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1532394164                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         417038605                       # Number of instructions committed
system.switch_cpus13.committedOps           417038605                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    396374783                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses       122511                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           2533278                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     43532385                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          396374783                       # number of integer instructions
system.switch_cpus13.num_fp_insts              122511                       # number of float instructions
system.switch_cpus13.num_int_register_reads    549164044                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    292289269                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads        69004                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes        69052                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           149732024                       # number of memory refs
system.switch_cpus13.num_load_insts          87966592                       # Number of load instructions
system.switch_cpus13.num_store_insts         61765432                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1114228831.573906                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     418165332.426094                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.272884                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.727116                       # Percentage of idle cycles
system.switch_cpus13.Branches                53017837                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     11802694      2.82%      2.82% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       234011319     55.97%     58.80% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         112816      0.03%     58.82% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.82% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd         51971      0.01%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt         20226      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv          6742      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.84% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       87978375     21.04%     79.89% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      61765910     14.77%     94.66% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess     22317819      5.34%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        418067872                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits           84572964                       # DTB read hits
system.switch_cpus14.dtb.read_misses            97584                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses       35026722                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          57512535                       # DTB write hits
system.switch_cpus14.dtb.write_misses           50713                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      11249535                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          142085499                       # DTB hits
system.switch_cpus14.dtb.data_misses           148297                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       46276257                       # DTB accesses
system.switch_cpus14.itb.fetch_hits         258798654                       # ITB hits
system.switch_cpus14.itb.fetch_misses             113                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses     258798767                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1532391241                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts         419426818                       # Number of instructions committed
system.switch_cpus14.committedOps           419426818                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    398198096                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses        84147                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           2262078                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     44835527                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          398198096                       # number of integer instructions
system.switch_cpus14.num_fp_insts               84147                       # number of float instructions
system.switch_cpus14.num_int_register_reads    554406268                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    296759996                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads        47508                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes        47554                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           143007404                       # number of memory refs
system.switch_cpus14.num_load_insts          85305960                       # Number of load instructions
system.switch_cpus14.num_store_insts         57701444                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1111873239.248280                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     420518001.751720                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.274419                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.725581                       # Percentage of idle cycles
system.switch_cpus14.Branches                53470309                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     13106441      3.12%      3.12% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       243149813     57.83%     60.95% # Class of executed instruction
system.switch_cpus14.op_class::IntMult          83834      0.02%     60.97% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     60.97% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd         35167      0.01%     60.98% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     60.98% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt         13797      0.00%     60.98% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     60.98% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv          4599      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     60.99% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       85318483     20.29%     81.28% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      57702000     13.72%     95.00% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess     21006650      5.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        420420784                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           91382415                       # DTB read hits
system.switch_cpus15.dtb.read_misses            57329                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses       30059378                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          68949461                       # DTB write hits
system.switch_cpus15.dtb.write_misses           63237                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      11865050                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          160331876                       # DTB hits
system.switch_cpus15.dtb.data_misses           120566                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses       41924428                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         220458132                       # ITB hits
system.switch_cpus15.itb.fetch_misses              82                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     220458214                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1532383567                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         419195883                       # Number of instructions committed
system.switch_cpus15.committedOps           419195883                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    398611474                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses       220602                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           2920014                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     41668625                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          398611474                       # number of integer instructions
system.switch_cpus15.num_fp_insts              220602                       # number of float instructions
system.switch_cpus15.num_int_register_reads    550266045                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    289281451                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads       131534                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes       131582                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           161401901                       # number of memory refs
system.switch_cpus15.num_load_insts          92174531                       # Number of load instructions
system.switch_cpus15.num_store_insts         69227370                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1111925220.230078                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     420458346.769923                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.274382                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.725618                       # Percentage of idle cycles
system.switch_cpus15.Branches                52455454                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     10515826      2.50%      2.50% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       222786009     53.00%     55.50% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         150619      0.04%     55.54% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd         87532      0.02%     55.56% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.56% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt         38985      0.01%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv         12995      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.57% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       92186436     21.93%     77.50% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      69227952     16.47%     93.97% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess     25356943      6.03%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        420363297                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests    122978509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     64090689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     44918675                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3241240                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      2934828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       306412                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1466                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          50844335                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             17158                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            17158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8124067                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       316577                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5535534                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        28187535                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         28895                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       28216430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         24950627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        24950627                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2822983                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48019886                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side       389851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     17698438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side       139409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side     11712276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       849861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side     15663831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       536472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side     14795172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side       324194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side     12716769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side       276118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side     12124560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side       330530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side     12410431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side       691681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side     15421503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side       292958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side     12711435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side       193566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side     12773149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side       521311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side     14313100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side       217064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side     12588618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side       367568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side     12867134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side       265535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side     12535732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side       192118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side     11999152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side       374307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side     13739435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             222033278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side     13232960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    499342845                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side      4632320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    276246792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     31120512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side    419456245                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     17907584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side    341818796                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side     10561792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side    290404016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side      9024832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side    282415888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side     10786752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side    288135184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side     23770752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side    353848824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side      9609664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side    298036184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side      6417472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side    308244816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side     17429440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side    325912752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side      7136896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side    303342352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side     11960000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side    301198632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side      8689408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side    297343416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side      6344640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side    285224920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side     12306816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side    319209464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5391112966                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9779251                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        132776384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.333534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.237086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34497233     25.98%     25.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1               77506676     58.37%     84.36% # Request fanout histogram
system.tol2bus.snoop_fanout::2               10800658      8.13%     92.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2280982      1.72%     94.21% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 906346      0.68%     94.89% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 732643      0.55%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 677454      0.51%     95.95% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 631279      0.48%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 535259      0.40%     96.83% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 551655      0.42%     97.25% # Request fanout histogram
system.tol2bus.snoop_fanout::10                567216      0.43%     97.67% # Request fanout histogram
system.tol2bus.snoop_fanout::11                585406      0.44%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::12                617262      0.46%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::13                605643      0.46%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::14                551496      0.42%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::15                697463      0.53%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                 29685      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                   366      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                   270      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                   220      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                   217      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                   219      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                   198      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                   184      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                   136      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                   124      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                    66      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                    25      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             28                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          132776384                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003147                       # Number of seconds simulated
sim_ticks                                  3147471000                       # Number of ticks simulated
final_tick                               3037902061000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1700094482                       # Simulator instruction rate (inst/s)
host_op_rate                               1700085326                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              679145237                       # Simulator tick rate (ticks/s)
host_mem_usage                                 838964                       # Number of bytes of host memory used
host_seconds                                     4.63                       # Real time elapsed on the host
sim_insts                                  7878936798                       # Number of instructions simulated
sim_ops                                    7878936798                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst       101504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data       825600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       429824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        36736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        79168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       124928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       611904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data         1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2401088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst       101504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       153728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        36736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       124928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        423296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1146816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1146816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst         1586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data        12900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         2402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         6716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst     32249384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data    262305832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       366008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       691349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst       813351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data      1220027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst        20334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       650681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst     48841753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    136561703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     11671593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     25152893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst     39691549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data    194411323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        40668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data       772684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data       833685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data       569346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       732016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data       732016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data       569346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data       630347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       203338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data       813351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       589680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data      1728372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762862628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst     32249384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       366008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst       813351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst        20334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst     48841753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     11671593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst     39691549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        40668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       203338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       589680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134487657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       364361101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            364361101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       364361101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst     32249384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data    262305832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       366008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       691349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst       813351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data      1220027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst        20334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       650681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst     48841753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    136561703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     11671593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     25152893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst     39691549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data    194411323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        40668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data       772684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data       833685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data       569346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       732016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data       732016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data       569346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data       630347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       203338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data       813351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       589680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data      1728372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1127223730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    17522                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   7544     47.82%     47.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   291      1.84%     49.66% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     3      0.02%     49.68% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.01%     49.69% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  7937     50.31%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              15776                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    7544     49.04%     49.04% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    291      1.89%     50.94% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      3      0.02%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.01%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   7543     49.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               15382                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             1428444000     48.62%     48.62% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              21825000      0.74%     49.36% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                147000      0.01%     49.36% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.01%     49.37% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            1487630000     50.63%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         2938210500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.950359                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.975025                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::4                       22     40.74%     40.74% # number of syscalls executed
system.cpu00.kern.syscall::73                      32     59.26%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                   54                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 570      3.48%      3.48% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  38      0.23%      3.71% # number of callpals executed
system.cpu00.kern.callpal::swpipl               15126     92.22%     95.93% # number of callpals executed
system.cpu00.kern.callpal::rdps                    88      0.54%     96.46% # number of callpals executed
system.cpu00.kern.callpal::rti                    355      2.16%     98.63% # number of callpals executed
system.cpu00.kern.callpal::callsys                 57      0.35%     98.98% # number of callpals executed
system.cpu00.kern.callpal::rdunique               168      1.02%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                16402                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             394                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                60                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                61                      
system.cpu00.kern.mode_good::user                  60                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.154822                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.266520                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       2420017500     93.68%     93.68% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user          163138000      6.32%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     38                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           30346                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         485.289389                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           2120811                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           30731                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           69.012105                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   485.289389                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.947831                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.947831                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2682099                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2682099                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       855487                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        855487                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       404286                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       404286                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        15894                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        15894                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        16607                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        16607                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data      1259773                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1259773                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data      1259773                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1259773                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        23237                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        23237                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         7202                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         7202                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         1688                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         1688                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          726                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          726                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        30439                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        30439                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        30439                       # number of overall misses
system.cpu00.dcache.overall_misses::total        30439                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       878724                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       878724                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       411488                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       411488                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        17582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        17582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        17333                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        17333                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data      1290212                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1290212                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data      1290212                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1290212                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.026444                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.026444                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.017502                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.017502                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.096007                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.096007                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.041885                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.041885                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.023592                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.023592                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.023592                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.023592                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        21161                       # number of writebacks
system.cpu00.dcache.writebacks::total           21161                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            8616                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          59247346                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            9128                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         6490.725898                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     0.044416                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   511.955584                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.000087                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.999913                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        10421300                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       10421300                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      5197726                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       5197726                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      5197726                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        5197726                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      5197726                       # number of overall hits
system.cpu00.icache.overall_hits::total       5197726                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         8616                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8616                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         8616                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8616                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         8616                       # number of overall misses
system.cpu00.icache.overall_misses::total         8616                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      5206342                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      5206342                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      5206342                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      5206342                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      5206342                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      5206342                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001655                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001655                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001655                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001655                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001655                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001655                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         8616                       # number of writebacks
system.cpu00.icache.writebacks::total            8616                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             2925799500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                147000      0.00%     99.35% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               8005500      0.27%     99.62% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              11178000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         2945130000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu01.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu01.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu01.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  149                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                80                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 1                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.012500                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.024691                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         10045500      0.39%      0.39% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      0.39% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         2598037500     99.61%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             203                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         466.401060                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1476850                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             629                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs         2347.933227                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   466.401060                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.910940                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.910940                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           33293                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          33293                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        11909                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         11909                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         3612                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3612                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          168                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data           98                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        15521                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          15521                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        15521                       # number of overall hits
system.cpu01.dcache.overall_hits::total         15521                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          367                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          367                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           90                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           59                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          102                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          457                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          457                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          457                       # number of overall misses
system.cpu01.dcache.overall_misses::total          457                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        12276                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        12276                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         3702                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3702                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        15978                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        15978                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        15978                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        15978                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.029896                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.029896                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.024311                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.024311                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.259912                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.259912                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.510000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.510000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.028602                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.028602                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.028602                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.028602                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu01.dcache.writebacks::total              89                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             360                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          95488188                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             872                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        109504.802752                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    20.772523                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   491.227477                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.040571                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.959429                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           85636                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          85636                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        42278                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         42278                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        42278                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          42278                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        42278                       # number of overall hits
system.cpu01.icache.overall_hits::total         42278                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          360                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          360                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          360                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          360                       # number of overall misses
system.cpu01.icache.overall_misses::total          360                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        42638                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        42638                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        42638                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        42638                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        42638                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        42638                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.008443                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008443                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.008443                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008443                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.008443                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008443                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          360                       # number of writebacks
system.cpu01.icache.writebacks::total             360                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                      193                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             2917812000     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                147000      0.01%     99.28% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               8040500      0.27%     99.55% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              13168000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         2939167500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::swpctx                  39     25.83%     25.83% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.66%     26.49% # number of callpals executed
system.cpu02.kern.callpal::swpipl                  62     41.06%     67.55% # number of callpals executed
system.cpu02.kern.callpal::rdps                     6      3.97%     71.52% # number of callpals executed
system.cpu02.kern.callpal::rti                     42     27.81%     99.34% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.66%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  151                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements             182                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         371.537699                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             45784                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             519                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           88.215800                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   371.537699                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.725660                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.725660                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          337                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3          242                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           37219                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          37219                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data        13773                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         13773                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data         3608                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         3608                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data          137                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          137                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data           97                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data        17381                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          17381                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data        17381                       # number of overall hits
system.cpu02.dcache.overall_hits::total         17381                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data          414                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          414                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data           95                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data           96                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          103                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data          509                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data          509                       # number of overall misses
system.cpu02.dcache.overall_misses::total          509                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data        14187                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        14187                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data         3703                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         3703                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data          233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data        17890                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        17890                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data        17890                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        17890                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.029182                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.029182                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.025655                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.025655                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.412017                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.412017                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.515000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.515000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.028452                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.028452                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.028452                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.028452                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu02.dcache.writebacks::total              88                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             427                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         111059905                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             939                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs        118274.659212                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           93827                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          93827                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst        46273                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         46273                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst        46273                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          46273                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst        46273                       # number of overall hits
system.cpu02.icache.overall_hits::total         46273                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst          427                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          427                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst          427                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          427                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst          427                       # number of overall misses
system.cpu02.icache.overall_misses::total          427                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst        46700                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        46700                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst        46700                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        46700                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst        46700                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        46700                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.009143                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.009143                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.009143                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.009143                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.009143                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.009143                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          427                       # number of writebacks
system.cpu02.icache.writebacks::total             427                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             2923375500     99.35%     99.35% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                147000      0.00%     99.35% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               8010000      0.27%     99.63% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              10994500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         2942527000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu03.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu03.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  149                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             208                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         468.235584                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            777702                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             641                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs         1213.263651                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   468.235584                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.914523                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.914523                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           33148                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          33148                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        11808                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         11808                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3593                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3593                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          138                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           97                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        15401                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          15401                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        15401                       # number of overall hits
system.cpu03.dcache.overall_hits::total         15401                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          384                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          384                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data           88                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           95                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           95                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          103                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          472                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          472                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          472                       # number of overall misses
system.cpu03.dcache.overall_misses::total          472                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        12192                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        12192                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3681                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3681                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        15873                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        15873                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        15873                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        15873                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.031496                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.031496                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.023907                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.023907                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.407725                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.407725                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.515000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.515000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.029736                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.029736                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.029736                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.029736                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          110                       # number of writebacks
system.cpu03.dcache.writebacks::total             110                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             359                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         158245605                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             871                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        181682.669346                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst            1                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          511                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.001953                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.998047                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           85003                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          85003                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        41963                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         41963                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        41963                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          41963                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        41963                       # number of overall hits
system.cpu03.icache.overall_hits::total         41963                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst          359                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst          359                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          359                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst          359                       # number of overall misses
system.cpu03.icache.overall_misses::total          359                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        42322                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        42322                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        42322                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        42322                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        42322                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        42322                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.008483                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.008483                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.008483                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.008483                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.008483                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.008483                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          359                       # number of writebacks
system.cpu03.icache.writebacks::total             359                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1639                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    540     47.79%     47.79% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     3      0.27%     48.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    39      3.45%     51.50% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   548     48.50%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1130                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     540     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      3      0.28%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     39      3.60%     53.74% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    501     46.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1083                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             2859295000     97.12%     97.12% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                147000      0.00%     97.13% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               8005500      0.27%     97.40% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              76566500      2.60%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         2944014000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.914234                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.958407                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     16.67%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     16.67%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::4                        1     16.67%     50.00% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     16.67%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::54                       1     16.67%     83.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       1     16.67%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    6                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.09%      0.09% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      4.53%      4.61% # number of callpals executed
system.cpu04.kern.callpal::tbi                      3      0.26%      4.87% # number of callpals executed
system.cpu04.kern.callpal::swpipl                1019     87.02%     91.89% # number of callpals executed
system.cpu04.kern.callpal::rdps                     6      0.51%     92.40% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.09%     92.49% # number of callpals executed
system.cpu04.kern.callpal::rti                     69      5.89%     98.38% # number of callpals executed
system.cpu04.kern.callpal::callsys                 13      1.11%     99.49% # number of callpals executed
system.cpu04.kern.callpal::imb                      6      0.51%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 1171                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             122                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                27                      
system.cpu04.kern.mode_good::user                  27                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.221311                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.362416                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       2832463500     98.60%     98.60% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           40157000      1.40%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            9543                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         471.381852                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            854975                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            9943                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           85.987629                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   471.381852                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.920668                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.920668                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          322697                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         322697                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        93021                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         93021                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        50467                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        50467                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1321                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1321                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1493                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1493                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       143488                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         143488                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       143488                       # number of overall hits
system.cpu04.dcache.overall_hits::total        143488                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         6819                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         6819                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2846                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2846                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          311                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          121                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         9665                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         9665                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         9665                       # number of overall misses
system.cpu04.dcache.overall_misses::total         9665                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        99840                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        99840                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        53313                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        53313                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       153153                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       153153                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       153153                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       153153                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.068299                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.068299                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.053383                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.053383                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.190564                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.190564                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.074969                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.074969                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.063107                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.063107                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.063107                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.063107                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         4701                       # number of writebacks
system.cpu04.dcache.writebacks::total            4701                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4059                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.985851                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         143096622                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4571                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        31305.320936                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.985851                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999972                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1146552                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1146552                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       567180                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        567180                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       567180                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         567180                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       567180                       # number of overall hits
system.cpu04.icache.overall_hits::total        567180                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4064                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4064                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4064                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4064                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4064                       # number of overall misses
system.cpu04.icache.overall_misses::total         4064                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       571244                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       571244                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       571244                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       571244                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       571244                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       571244                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.007114                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007114                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.007114                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007114                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.007114                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007114                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4059                       # number of writebacks
system.cpu04.icache.writebacks::total            4059                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     43                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     1003                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    166     44.39%     44.39% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     3      0.80%     45.19% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    40     10.70%     55.88% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   165     44.12%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                374                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     166     49.55%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      3      0.90%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     40     11.94%     62.39% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    126     37.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 335                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             2911250000     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                147000      0.00%     98.98% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               8171500      0.28%     99.26% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              21753500      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         2941322000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.763636                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.895722                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.22%      0.22% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  97     21.56%     21.78% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.89%     22.67% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 221     49.11%     71.78% # number of callpals executed
system.cpu05.kern.callpal::rdps                     7      1.56%     73.33% # number of callpals executed
system.cpu05.kern.callpal::rti                    110     24.44%     97.78% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      2.00%     99.78% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.22%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  450                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             207                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.323671                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.489051                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       2908294500     99.72%     99.72% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.28%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     97                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            2299                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         469.295856                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1319434                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            2743                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          481.018593                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   469.295856                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.916593                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.916593                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          120488                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         120488                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        37954                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         37954                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        16884                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        16884                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          591                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          591                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          600                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          600                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        54838                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          54838                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        54838                       # number of overall hits
system.cpu05.dcache.overall_hits::total         54838                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1890                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1890                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          730                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          730                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          138                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          114                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2620                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2620                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2620                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2620                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        39844                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        39844                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        17614                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        17614                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          714                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          714                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        57458                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        57458                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        57458                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        57458                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.047435                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.047435                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.041444                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.041444                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.189300                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.189300                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.159664                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.159664                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.045599                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.045599                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.045599                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.045599                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         1136                       # number of writebacks
system.cpu05.dcache.writebacks::total            1136                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1693                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         107659831                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            2205                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        48825.320181                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     3.748812                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   508.251188                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.007322                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.992678                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          388207                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         388207                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       191564                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        191564                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       191564                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         191564                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       191564                       # number of overall hits
system.cpu05.icache.overall_hits::total        191564                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1693                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1693                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1693                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1693                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1693                       # number of overall misses
system.cpu05.icache.overall_misses::total         1693                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       193257                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       193257                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       193257                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       193257                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       193257                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       193257                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.008760                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.008760                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.008760                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.008760                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.008760                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.008760                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1693                       # number of writebacks
system.cpu05.icache.writebacks::total            1693                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     41                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1412                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    308     47.83%     47.83% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     3      0.47%     48.29% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    39      6.06%     54.35% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   294     45.65%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                644                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     306     49.76%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      3      0.49%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     39      6.34%     56.59% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    267     43.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 615                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             3119999000     98.87%     98.87% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                147000      0.00%     98.88% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7953000      0.25%     99.13% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              27541500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         3155640500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.993506                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.908163                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.954969                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.04%      2.04% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  92     12.50%     14.54% # number of callpals executed
system.cpu06.kern.callpal::tbi                      1      0.14%     14.67% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 461     62.64%     77.31% # number of callpals executed
system.cpu06.kern.callpal::rdps                     7      0.95%     78.26% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.14%     78.40% # number of callpals executed
system.cpu06.kern.callpal::rti                    141     19.16%     97.55% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.04%     99.59% # number of callpals executed
system.cpu06.kern.callpal::imb                      3      0.41%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  736                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             232                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.413793                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.586626                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       3082889000     97.61%     97.61% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75501500      2.39%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     92                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12876                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         457.611211                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            862330                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           13388                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           64.410666                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   457.611211                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.893772                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.893772                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          326                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          400169                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         400169                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        92263                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         92263                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        85086                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        85086                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1258                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1258                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1368                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1368                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       177349                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         177349                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       177349                       # number of overall hits
system.cpu06.dcache.overall_hits::total        177349                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         6092                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         6092                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         7015                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         7015                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          241                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          241                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          118                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        13107                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        13107                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        13107                       # number of overall misses
system.cpu06.dcache.overall_misses::total        13107                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        98355                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        98355                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        92101                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        92101                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1499                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1486                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1486                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       190456                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       190456                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       190456                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       190456                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.061939                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.061939                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.076166                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.076166                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.160774                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.160774                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.079408                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.079408                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.068819                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.068819                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.068819                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.068819                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8438                       # number of writebacks
system.cpu06.dcache.writebacks::total            8438                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4919                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.984516                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         131360694                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            5430                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        24191.656354                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   511.984516                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.999970                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1029148                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1029148                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       507194                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        507194                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       507194                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         507194                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       507194                       # number of overall hits
system.cpu06.icache.overall_hits::total        507194                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4920                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4920                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4920                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4920                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4920                       # number of overall misses
system.cpu06.icache.overall_misses::total         4920                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       512114                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       512114                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       512114                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       512114                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       512114                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       512114                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009607                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009607                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009607                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009607                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009607                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009607                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4919                       # number of writebacks
system.cpu06.icache.writebacks::total            4919                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     43                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      193                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                     59     40.14%     40.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     3      2.04%     42.18% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    39     26.53%     68.71% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    46     31.29%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                147                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      59     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      3      2.50%     51.67% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     39     32.50%     84.17% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     19     15.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 120                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             2914619000     99.18%     99.18% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                147000      0.01%     99.19% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               8005500      0.27%     99.46% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              15889500      0.54%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         2938661000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.816327                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpctx                  40     26.49%     26.49% # number of callpals executed
system.cpu07.kern.callpal::swpipl                  63     41.72%     68.21% # number of callpals executed
system.cpu07.kern.callpal::rdps                     6      3.97%     72.19% # number of callpals executed
system.cpu07.kern.callpal::rti                     42     27.81%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  151                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              82                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     40                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             287                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         462.459567                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1091065                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             711                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs         1534.549930                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   462.459567                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.903241                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.903241                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           39494                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          39494                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        14604                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         14604                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         3946                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         3946                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          116                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          116                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data           97                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        18550                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          18550                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        18550                       # number of overall hits
system.cpu07.dcache.overall_hits::total         18550                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          397                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          397                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          104                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           96                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          104                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          104                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          501                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          501                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          501                       # number of overall misses
system.cpu07.dcache.overall_misses::total          501                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        15001                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        15001                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         4050                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         4050                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          212                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          201                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          201                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        19051                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        19051                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        19051                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        19051                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.026465                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.026465                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.025679                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.025679                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.452830                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.452830                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.517413                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.517413                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.026298                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.026298                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.026298                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.026298                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu07.dcache.writebacks::total             134                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             379                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         158555128                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             891                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        177951.883277                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst            5                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          507                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.009766                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.990234                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          103951                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         103951                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        51407                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         51407                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        51407                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          51407                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        51407                       # number of overall hits
system.cpu07.icache.overall_hits::total         51407                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          379                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          379                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          379                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          379                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          379                       # number of overall misses
system.cpu07.icache.overall_misses::total          379                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        51786                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        51786                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        51786                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        51786                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        51786                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        51786                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.007319                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.007319                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.007319                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.007319                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.007319                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.007319                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          379                       # number of writebacks
system.cpu07.icache.writebacks::total             379                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             2922455000     99.24%     99.24% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                147000      0.00%     99.25% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               8005500      0.27%     99.52% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              14105500      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         2944713000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu08.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu08.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu08.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  149                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements             211                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         445.225639                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1325853                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             614                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs         2159.369707                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   445.225639                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.869581                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.869581                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           38349                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          38349                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        14367                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         14367                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data         3675                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         3675                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          125                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data           97                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        18042                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          18042                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        18042                       # number of overall hits
system.cpu08.dcache.overall_hits::total         18042                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data          358                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          358                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data           94                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           94                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           95                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           95                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          103                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data          452                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          452                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data          452                       # number of overall misses
system.cpu08.dcache.overall_misses::total          452                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        14725                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        14725                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data         3769                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         3769                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        18494                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        18494                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        18494                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        18494                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.024312                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.024312                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.024940                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.024940                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.431818                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.431818                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.515000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.515000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.024440                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.024440                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.024440                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.024440                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           91                       # number of writebacks
system.cpu08.dcache.writebacks::total              91                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             359                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         120668023                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             871                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        138539.636051                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           97729                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          97729                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst        48326                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         48326                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst        48326                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          48326                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst        48326                       # number of overall hits
system.cpu08.icache.overall_hits::total         48326                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst          359                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst          359                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          359                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst          359                       # number of overall misses
system.cpu08.icache.overall_misses::total          359                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst        48685                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        48685                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst        48685                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        48685                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst        48685                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        48685                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.007374                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007374                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.007374                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007374                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.007374                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007374                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          359                       # number of writebacks
system.cpu08.icache.writebacks::total             359                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             2915577500     99.16%     99.16% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                147000      0.00%     99.17% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               8005500      0.27%     99.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              16522500      0.56%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         2940252500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu09.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu09.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu09.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  149                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements             216                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         467.385974                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            991800                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             645                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs         1537.674419                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   467.385974                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.912863                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.912863                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           44498                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          44498                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        17451                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         17451                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data         3581                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         3581                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          148                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data           97                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        21032                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          21032                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        21032                       # number of overall hits
system.cpu09.dcache.overall_hits::total         21032                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data          404                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          404                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data           89                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           96                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          103                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data          493                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          493                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data          493                       # number of overall misses
system.cpu09.dcache.overall_misses::total          493                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        17855                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        17855                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data         3670                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         3670                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        21525                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        21525                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        21525                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        21525                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.022627                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.022627                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.024251                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.024251                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.515000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.515000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022904                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022904                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022904                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022904                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          103                       # number of writebacks
system.cpu09.dcache.writebacks::total             103                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             359                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         120293119                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             871                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        138109.206659                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          107457                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         107457                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst        53190                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         53190                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst        53190                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          53190                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst        53190                       # number of overall hits
system.cpu09.icache.overall_hits::total         53190                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          359                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          359                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          359                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          359                       # number of overall misses
system.cpu09.icache.overall_misses::total          359                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst        53549                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        53549                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst        53549                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        53549                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst        53549                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        53549                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.006704                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.006704                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.006704                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.006704                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          359                       # number of writebacks
system.cpu09.icache.writebacks::total             359                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             2919828000     99.20%     99.20% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                147000      0.00%     99.20% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               8005500      0.27%     99.47% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              15459500      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         2943440000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu10.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu10.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu10.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  149                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             210                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         463.115765                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            857117                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             621                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs         1380.220612                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   463.115765                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.904523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.904523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           42440                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          42440                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        16415                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         16415                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         3581                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3581                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          148                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data           97                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        19996                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          19996                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        19996                       # number of overall hits
system.cpu10.dcache.overall_hits::total         19996                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          409                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          409                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           89                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           96                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          103                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          498                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          498                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          498                       # number of overall misses
system.cpu10.dcache.overall_misses::total          498                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        16824                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        16824                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         3670                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         3670                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        20494                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        20494                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        20494                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        20494                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.024311                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.024311                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.024251                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.024251                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.515000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.515000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.024300                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.024300                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.024300                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.024300                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu10.dcache.writebacks::total             108                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             360                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         142012502                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             872                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        162858.373853                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    25.948157                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   486.051843                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.050680                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.949320                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          103266                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         103266                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        51093                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         51093                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        51093                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          51093                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        51093                       # number of overall hits
system.cpu10.icache.overall_hits::total         51093                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          360                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          360                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          360                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          360                       # number of overall misses
system.cpu10.icache.overall_misses::total          360                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        51453                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        51453                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        51453                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        51453                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        51453                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        51453                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.006997                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006997                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.006997                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006997                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.006997                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006997                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          360                       # number of writebacks
system.cpu10.icache.writebacks::total             360                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             2926997500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                147000      0.00%     99.31% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               8005500      0.27%     99.58% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              12278000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         2947428000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu11.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu11.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu11.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  149                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             194                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         448.854771                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            765174                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             586                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs         1305.757679                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   448.854771                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.876669                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.876669                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           35101                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          35101                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        12730                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         12730                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         3660                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3660                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          131                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data           97                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           97                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        16390                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          16390                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        16390                       # number of overall hits
system.cpu11.dcache.overall_hits::total         16390                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          371                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          371                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           97                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           96                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          103                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          468                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          468                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          468                       # number of overall misses
system.cpu11.dcache.overall_misses::total          468                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        13101                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        13101                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         3757                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3757                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        16858                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        16858                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        16858                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        16858                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.028318                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.028318                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.025818                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.025818                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.422907                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.422907                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.515000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.515000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.027761                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027761                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.027761                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027761                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu11.dcache.writebacks::total              83                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             359                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         120099433                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             871                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        137886.834673                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    21.945260                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   490.054740                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.042862                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.957138                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           90635                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          90635                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        44779                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         44779                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        44779                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          44779                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        44779                       # number of overall hits
system.cpu11.icache.overall_hits::total         44779                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          359                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          359                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          359                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          359                       # number of overall misses
system.cpu11.icache.overall_misses::total          359                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        45138                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        45138                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        45138                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        45138                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        45138                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        45138                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.007953                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.007953                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.007953                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.007953                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.007953                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.007953                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          359                       # number of writebacks
system.cpu11.icache.writebacks::total             359                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             2927401500     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                147000      0.00%     99.29% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               8005500      0.27%     99.56% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              12891000      0.44%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         2948445000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu12.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu12.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu12.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  149                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             179                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         448.802727                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1013608                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             586                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs         1729.706485                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   448.802727                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.876568                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.876568                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           36191                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          36191                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        13305                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         13305                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         3604                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3604                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          129                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          129                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data           62                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        16909                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          16909                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        16909                       # number of overall hits
system.cpu12.dcache.overall_hits::total         16909                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          347                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          347                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          164                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           95                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           95                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          138                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          511                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          511                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          511                       # number of overall misses
system.cpu12.dcache.overall_misses::total          511                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        13652                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        13652                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         3768                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3768                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        17420                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        17420                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        17420                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        17420                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.025418                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.025418                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.043524                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.043524                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.424107                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.424107                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.690000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.690000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.029334                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.029334                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.029334                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.029334                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           71                       # number of writebacks
system.cpu12.dcache.writebacks::total              71                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             359                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         126574653                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             871                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        145321.071183                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    18.294944                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   493.705056                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.035732                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.964268                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           93147                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          93147                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        46035                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         46035                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        46035                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          46035                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        46035                       # number of overall hits
system.cpu12.icache.overall_hits::total         46035                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          359                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          359                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          359                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          359                       # number of overall misses
system.cpu12.icache.overall_misses::total          359                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        46394                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        46394                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        46394                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        46394                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        46394                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        46394                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.007738                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007738                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.007738                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007738                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.007738                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007738                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          359                       # number of writebacks
system.cpu12.icache.writebacks::total             359                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             2920784500     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                147000      0.00%     99.32% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               8005500      0.27%     99.59% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              11956500      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         2940893500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu13.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu13.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu13.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  149                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             189                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         472.151744                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1290270                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             626                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs         2061.134185                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   472.151744                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.922171                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.922171                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           34608                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          34608                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        12467                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         12467                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         3570                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3570                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          147                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data           59                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        16037                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          16037                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        16037                       # number of overall hits
system.cpu13.dcache.overall_hits::total         16037                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          386                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          386                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          166                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           95                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           95                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          141                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          552                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          552                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          552                       # number of overall misses
system.cpu13.dcache.overall_misses::total          552                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        12853                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        12853                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         3736                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         3736                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        16589                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        16589                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        16589                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        16589                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.030032                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.030032                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.044433                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.044433                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.392562                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.392562                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.705000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.705000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.033275                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.033275                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.033275                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.033275                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           85                       # number of writebacks
system.cpu13.dcache.writebacks::total              85                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             359                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         111115384                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             871                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        127572.197474                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    18.598593                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   493.401407                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.036325                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.963675                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           89433                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          89433                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        44178                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         44178                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        44178                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          44178                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        44178                       # number of overall hits
system.cpu13.icache.overall_hits::total         44178                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          359                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          359                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          359                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          359                       # number of overall misses
system.cpu13.icache.overall_misses::total          359                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        44537                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        44537                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        44537                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        44537                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        44537                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        44537                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.008061                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.008061                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.008061                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.008061                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.008061                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.008061                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          359                       # number of writebacks
system.cpu13.icache.writebacks::total             359                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      191                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                     58     39.73%     39.73% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     3      2.05%     41.78% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    39     26.71%     68.49% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    46     31.51%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                146                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      58     48.74%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      3      2.52%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     39     32.77%     84.03% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     19     15.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             2922695500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                147000      0.00%     99.34% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               8005500      0.27%     99.61% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              11532500      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         2942380500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.413043                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.815068                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpctx                  39     26.17%     26.17% # number of callpals executed
system.cpu14.kern.callpal::swpipl                  62     41.61%     67.79% # number of callpals executed
system.cpu14.kern.callpal::rdps                     6      4.03%     71.81% # number of callpals executed
system.cpu14.kern.callpal::rti                     42     28.19%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  149                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             240                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         464.355762                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            858077                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             645                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs         1330.351938                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   464.355762                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.906945                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.906945                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           34267                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          34267                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        12269                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         12269                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         3567                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3567                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          143                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          143                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data           60                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        15836                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          15836                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        15836                       # number of overall hits
system.cpu14.dcache.overall_hits::total         15836                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          427                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          427                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          136                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          136                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           96                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          140                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          563                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          563                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          563                       # number of overall misses
system.cpu14.dcache.overall_misses::total          563                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        12696                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        12696                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         3703                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3703                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          200                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        16399                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        16399                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        16399                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        16399                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.033633                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.033633                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.036727                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.036727                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.401674                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.401674                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.700000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.700000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.034331                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.034331                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.034331                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.034331                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          136                       # number of writebacks
system.cpu14.dcache.writebacks::total             136                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             360                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         112717722                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             872                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        129263.442661                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    17.599750                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   494.400250                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.034375                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.965625                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           87798                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          87798                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        43359                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         43359                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        43359                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          43359                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        43359                       # number of overall hits
system.cpu14.icache.overall_hits::total         43359                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          360                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          360                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          360                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          360                       # number of overall misses
system.cpu14.icache.overall_misses::total          360                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        43719                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        43719                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        43719                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        43719                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        43719                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        43719                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.008234                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.008234                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.008234                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.008234                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.008234                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.008234                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          360                       # number of writebacks
system.cpu14.icache.writebacks::total             360                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                      269                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                     59     26.34%     26.34% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     3      1.34%     27.68% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    77     34.38%     62.05% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    85     37.95%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                224                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      59     29.95%     29.95% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      3      1.52%     31.47% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     77     39.09%     70.56% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     58     29.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 197                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             2926219000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                147000      0.00%     99.32% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               9164500      0.31%     99.63% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              10768500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         2946299000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.682353                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.879464                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpctx                  39     17.18%     17.18% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 140     61.67%     78.85% # number of callpals executed
system.cpu15.kern.callpal::rdps                     6      2.64%     81.50% # number of callpals executed
system.cpu15.kern.callpal::rti                     42     18.50%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  227                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              81                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     39                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             273                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         481.853667                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            678814                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             719                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          944.108484                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   481.853667                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.941120                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.941120                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          334                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           33196                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          33196                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        11225                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         11225                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         3878                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3878                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          128                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data           62                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        15103                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          15103                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        15103                       # number of overall hits
system.cpu15.dcache.overall_hits::total         15103                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          380                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          380                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          324                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          135                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          135                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          177                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          704                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          704                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          704                       # number of overall misses
system.cpu15.dcache.overall_misses::total          704                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        11605                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        11605                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         4202                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         4202                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          239                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        15807                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        15807                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        15807                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        15807                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032745                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032745                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.077106                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.077106                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.513308                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.513308                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.740586                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.740586                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.044537                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.044537                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.044537                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.044537                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          132                       # number of writebacks
system.cpu15.dcache.writebacks::total             132                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             365                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         148054981                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             877                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        168819.818700                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    22.771605                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   489.228395                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.044476                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.955524                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          224                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           88759                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          88759                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        43832                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         43832                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        43832                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          43832                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        43832                       # number of overall hits
system.cpu15.icache.overall_hits::total         43832                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          365                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          365                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          365                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          365                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          365                       # number of overall misses
system.cpu15.icache.overall_misses::total          365                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        44197                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        44197                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        44197                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        44197                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        44197                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        44197                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.008258                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.008258                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.008258                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.008258                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.008258                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.008258                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          365                       # number of writebacks
system.cpu15.icache.writebacks::total             365                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1746                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1746                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2476                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2476                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         3201                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16850                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    16850                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     40152                       # number of replacements
system.l2.tags.tagsinuse                  4007.453778                       # Cycle average of tags in use
system.l2.tags.total_refs                      178843                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44093                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.056041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1280.683046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst   207.491582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data  1837.039316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     2.648073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.688811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst    69.106429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data    98.635056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     0.197088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     2.669961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst    62.040873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   172.966823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst    16.522703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data    22.267397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst    62.638495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    91.754796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.369607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     6.719500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.013631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     2.828025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.000585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     5.525232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.173838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     3.194620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     3.025269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     3.329366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst    21.522593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data    11.211508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     0.020140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     3.563032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     1.628972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     3.729936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     5.119236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     7.128239                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.312667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.050657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.448496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.016872                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.024081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.015147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.042228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.004034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.005436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.015293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.022401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.001641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.001349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.005255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.002737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.001250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.001740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978382                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.962158                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1230105                       # Number of tag accesses
system.l2.tags.data_accesses                  1230105                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        36666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36666                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        12867                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12867                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   54                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data         5573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data          172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6863                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         7030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst          387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         1662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst         1119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst          360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst          350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17084                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data        11570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data           92                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data          119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         2218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          119                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data          102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          103                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data           96                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data           92                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          117                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18484                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         7030                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data        17143                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data           99                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst          387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data          124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          358                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         1662                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         2634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst         1119                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          952                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2968                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         3273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          130                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data          110                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          108                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst          360                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data          109                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          108                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          102                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          359                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data           99                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst          350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          123                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          128                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42431                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         7030                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data        17143                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          342                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data           99                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst          387                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data          124                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          358                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          105                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         1662                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         2634                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst         1119                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          952                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2968                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         3273                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          377                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          130                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          359                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data          110                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          359                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          108                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst          360                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data          109                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          359                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          108                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          359                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          102                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          359                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data           99                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst          350                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          123                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          336                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          128                       # number of overall hits
system.l2.overall_hits::total                   42431                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data           58                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          206                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                676                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              235                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data         1246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         2249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10353                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst         1586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         2402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           29                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6614                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data        11655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data           25                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         4468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data           27                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           20555                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst         1586                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data        12901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data           60                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         2402                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         6717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          574                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1952                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9564                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           85                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37522                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst         1586                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data        12901                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data           34                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data           60                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data           32                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         2402                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         6717                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          574                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1237                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1952                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9564                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           38                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data           41                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data           28                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data           36                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           36                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           28                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           31                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           40                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           85                       # number of overall misses
system.l2.overall_misses::total                 37522                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        36666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        12867                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12867                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              730                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data         6819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         2665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst         8616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst          427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         4064                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4920                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data        23225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data          166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         6686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data          134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst         8616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data        30044                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          360                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          133                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst          427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data          184                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          137                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         4064                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         9351                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1693                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2189                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4920                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12837                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data          151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data          136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst          360                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          130                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          359                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          130                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst          360                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          163                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79953                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst         8616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data        30044                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          360                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          133                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst          427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data          184                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          137                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         4064                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         9351                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1693                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2189                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4920                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12837                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data          151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data          136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst          360                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          130                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          359                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          130                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst          360                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          163                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79953                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.877551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.552632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.550000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.937500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.988636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.980769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.985646                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.926027                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.675000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928854                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.182725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.562500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.722222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.843902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.717105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.909844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.521739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.529412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.600000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.600000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.631579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.600000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.588235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.700000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.859649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.601359                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.184076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.050000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.093677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.002786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.591043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.339043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.396748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.005277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.027778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.079452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.279095                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.501830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.213675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.283133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.180328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.668262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.506641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.554866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.179310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.238806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.157025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.207692                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.192000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.165217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.185841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.181818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.230769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.526525                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.184076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.429404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.050000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.255639                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.093677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.326087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.002786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.233577                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.591043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.718319                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.339043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.565098                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.396748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.745034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.005277                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.226190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.271523                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.205882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.248276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.215385                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.238462                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.245399                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.079452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.399061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.469301                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.184076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.429404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.050000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.255639                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.093677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.326087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.002786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.233577                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.591043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.718319                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.339043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.565098                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.396748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.745034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.005277                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.226190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.271523                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.205882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.248276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.215385                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.238462                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.245399                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.079452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.399061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.469301                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17919                       # number of writebacks
system.l2.writebacks::total                     17919                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1746                       # Transaction distribution
system.membus.trans_dist::ReadResp              28915                       # Transaction distribution
system.membus.trans_dist::WriteReq               2476                       # Transaction distribution
system.membus.trans_dist::WriteResp              2476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17919                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16652                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1221                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2481                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             916                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11191                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       115066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       123510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 123510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        16850                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3547904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3564754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3564754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             80855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   80855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               80855                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             896868                       # DTB read hits
system.switch_cpus00.dtb.read_misses              488                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses          80289                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            430315                       # DTB write hits
system.switch_cpus00.dtb.write_misses              36                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses         30577                       # DTB write accesses
system.switch_cpus00.dtb.data_hits            1327183                       # DTB hits
system.switch_cpus00.dtb.data_misses              524                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses         110866                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            502641                       # ITB hits
system.switch_cpus00.itb.fetch_misses             301                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        502942                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                5876335                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           5205818                       # Number of instructions committed
system.switch_cpus00.committedOps             5205818                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      5101378                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses          354                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            147366                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       493710                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            5101378                       # number of integer instructions
system.switch_cpus00.num_fp_insts                 354                       # number of float instructions
system.switch_cpus00.num_int_register_reads      7126562                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      4136463                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          246                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes           74                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs             1329579                       # number of memory refs
system.switch_cpus00.num_load_insts            898540                       # Number of load instructions
system.switch_cpus00.num_store_insts           431039                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1015930.133519                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     4860404.866481                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.827115                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.172885                       # Percentage of idle cycles
system.switch_cpus00.Branches                  679283                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        11192      0.21%      0.21% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         3736546     71.77%     71.98% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          17173      0.33%     72.31% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     72.31% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd            89      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             3      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             6      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            2      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     72.32% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         935906     17.98%     90.29% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        431713      8.29%     98.58% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        73712      1.42%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          5206342                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              12308                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              3850                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              16158                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                5890260                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             42638                       # Number of instructions committed
system.switch_cpus01.committedOps               42638                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        41243                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              1066                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         8469                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              41243                       # number of integer instructions
system.switch_cpus01.num_fp_insts                 168                       # number of float instructions
system.switch_cpus01.num_int_register_reads        51685                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        28504                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               16512                       # number of memory refs
system.switch_cpus01.num_load_insts             12503                       # Number of load instructions
system.switch_cpus01.num_store_insts             4009                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     5850402.362729                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     39857.637271                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.006767                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.993233                       # Percentage of idle cycles
system.switch_cpus01.Branches                   10099                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          155      0.36%      0.36% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           24128     56.59%     56.95% # Class of executed instruction
system.switch_cpus01.op_class::IntMult             47      0.11%     57.06% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     57.06% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             5      0.01%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     57.07% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          12941     30.35%     87.42% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          4010      9.40%     96.83% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         1352      3.17%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            42638                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits              14225                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits              3857                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits              18082                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits              5525                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses          5525                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                5878335                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts             46700                       # Number of instructions committed
system.switch_cpus02.committedOps               46700                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses        45251                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus02.num_func_calls              1068                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts        10421                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts              45251                       # number of integer instructions
system.switch_cpus02.num_fp_insts                 168                       # number of float instructions
system.switch_cpus02.num_int_register_reads        55830                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes        30559                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs               18436                       # number of memory refs
system.switch_cpus02.num_load_insts             14420                       # Number of load instructions
system.switch_cpus02.num_store_insts             4016                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     5834764.883811                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     43570.116189                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.007412                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.992588                       # Percentage of idle cycles
system.switch_cpus02.Branches                   12065                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass          205      0.44%      0.44% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu           26219     56.14%     56.58% # Class of executed instruction
system.switch_cpus02.op_class::IntMult             48      0.10%     56.69% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     56.69% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             5      0.01%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     56.70% # Class of executed instruction
system.switch_cpus02.op_class::MemRead          14850     31.80%     88.49% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite          4017      8.60%     97.10% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess         1356      2.90%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total            46700                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              12230                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3834                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              16064                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                5885054                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             42322                       # Number of instructions committed
system.switch_cpus03.committedOps               42322                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        40923                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1064                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         8380                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              40923                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 168                       # number of float instructions
system.switch_cpus03.num_int_register_reads        51213                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        28295                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               16418                       # number of memory refs
system.switch_cpus03.num_load_insts             12425                       # Number of load instructions
system.switch_cpus03.num_store_insts             3993                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     5845527.014201                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     39526.985799                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.006717                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.993283                       # Percentage of idle cycles
system.switch_cpus03.Branches                   10013                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          154      0.36%      0.36% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           23908     56.49%     56.85% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             46      0.11%     56.96% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     56.96% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             5      0.01%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     56.98% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          12863     30.39%     87.37% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3994      9.44%     96.81% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         1352      3.19%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            42322                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             101137                       # DTB read hits
system.switch_cpus04.dtb.read_misses              202                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          16610                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             54854                       # DTB write hits
system.switch_cpus04.dtb.write_misses              20                       # DTB write misses
system.switch_cpus04.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          9221                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             155991                       # DTB hits
system.switch_cpus04.dtb.data_misses              222                       # DTB misses
system.switch_cpus04.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          25831                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             95898                       # ITB hits
system.switch_cpus04.itb.fetch_misses             192                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         96090                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                5888028                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            571010                       # Number of instructions committed
system.switch_cpus04.committedOps              571010                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       557303                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          830                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             11560                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        90986                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             557303                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 830                       # number of float instructions
system.switch_cpus04.num_int_register_reads       740195                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       407473                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          478                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          403                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              156762                       # number of memory refs
system.switch_cpus04.num_load_insts            101674                       # Number of load instructions
system.switch_cpus04.num_store_insts            55088                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     5353569.720644                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     534458.279356                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.090770                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.909230                       # Percentage of idle cycles
system.switch_cpus04.Branches                  106350                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         5332      0.93%      0.93% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          396003     69.32%     70.26% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            935      0.16%     70.42% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     70.42% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd           108      0.02%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv            15      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     70.44% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         104535     18.30%     88.74% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         55374      9.69%     98.43% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         8942      1.57%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           571244                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              39832                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             18157                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              57989                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             28766                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         28891                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                5882645                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            192872                       # Number of instructions committed
system.switch_cpus05.committedOps              192872                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       186072                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          464                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              4061                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        28466                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             186072                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 464                       # number of float instructions
system.switch_cpus05.num_int_register_reads       243340                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       137750                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          251                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          225                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               59450                       # number of memory refs
system.switch_cpus05.num_load_insts             40911                       # Number of load instructions
system.switch_cpus05.num_store_insts            18539                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     5701969.038046                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     180675.961954                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.030713                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.969287                       # Percentage of idle cycles
system.switch_cpus05.Branches                   34209                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2949      1.53%      1.53% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          121321     62.78%     64.30% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            168      0.09%     64.39% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.39% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            29      0.02%     64.40% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.41% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          42409     21.94%     86.35% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         18549      9.60%     95.95% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         7829      4.05%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           193257                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              99191                       # DTB read hits
system.switch_cpus06.dtb.read_misses              371                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             93457                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             192648                       # DTB hits
system.switch_cpus06.dtb.data_misses              477                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            167404                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        167556                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                6311673                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            511632                       # Number of instructions committed
system.switch_cpus06.committedOps              511632                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       493129                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3786                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             10035                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        59401                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             493129                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3786                       # number of float instructions
system.switch_cpus06.num_int_register_reads       700193                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       335380                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2465                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2422                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              194126                       # number of memory refs
system.switch_cpus06.num_load_insts            100225                       # Number of load instructions
system.switch_cpus06.num_store_insts            93901                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     5798087.584543                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     513585.415457                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.081371                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.918629                       # Percentage of idle cycles
system.switch_cpus06.Branches                   72929                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9955      1.94%      1.94% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          292956     57.21%     59.15% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            569      0.11%     59.26% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1177      0.23%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.04%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         102909     20.09%     79.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         93981     18.35%     97.98% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        10340      2.02%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           512114                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              15013                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              4180                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              19193                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits              5509                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses          5509                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                5876885                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             51786                       # Number of instructions committed
system.switch_cpus07.committedOps               51786                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        50336                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses          235                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              1233                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        10898                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              50336                       # number of integer instructions
system.switch_cpus07.num_fp_insts                 235                       # number of float instructions
system.switch_cpus07.num_int_register_reads        63665                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        34705                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads          131                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes          104                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               19555                       # number of memory refs
system.switch_cpus07.num_load_insts             15213                       # Number of load instructions
system.switch_cpus07.num_store_insts             4342                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     5828577.400447                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     48307.599553                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.008220                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.991780                       # Percentage of idle cycles
system.switch_cpus07.Branches                   12742                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          165      0.32%      0.32% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           30188     58.29%     58.61% # Class of executed instruction
system.switch_cpus07.op_class::IntMult             73      0.14%     58.75% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             7      0.01%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          15644     30.21%     88.98% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          4343      8.39%     97.36% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         1366      2.64%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            51786                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              14750                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits              3911                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              18661                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                5889426                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts             48685                       # Number of instructions committed
system.switch_cpus08.committedOps               48685                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses        47291                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              1080                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        11065                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts              47291                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 168                       # number of float instructions
system.switch_cpus08.num_int_register_reads        58738                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes        31882                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               19015                       # number of memory refs
system.switch_cpus08.num_load_insts             14945                       # Number of load instructions
system.switch_cpus08.num_store_insts             4070                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     5843916.549901                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     45509.450099                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.007727                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.992273                       # Percentage of idle cycles
system.switch_cpus08.Branches                   12709                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass          162      0.33%      0.33% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu           27666     56.83%     57.16% # Class of executed instruction
system.switch_cpus08.op_class::IntMult             54      0.11%     57.27% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     57.27% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             5      0.01%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     57.28% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          15375     31.58%     88.86% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite          4071      8.36%     97.22% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         1352      2.78%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total            48685                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              17904                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits              3835                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              21739                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                5880505                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts             53549                       # Number of instructions committed
system.switch_cpus09.committedOps               53549                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses        52146                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              1062                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        14050                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts              52146                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 168                       # number of float instructions
system.switch_cpus09.num_int_register_reads        62316                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes        33860                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               22093                       # number of memory refs
system.switch_cpus09.num_load_insts             18099                       # Number of load instructions
system.switch_cpus09.num_store_insts             3994                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     5830520.714055                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     49984.285945                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.008500                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.991500                       # Percentage of idle cycles
system.switch_cpus09.Branches                   15691                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass          153      0.29%      0.29% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           29467     55.03%     55.31% # Class of executed instruction
system.switch_cpus09.op_class::IntMult             45      0.08%     55.40% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     55.40% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             5      0.01%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     55.41% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          18532     34.61%     90.01% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite          3995      7.46%     97.48% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         1352      2.52%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total            53549                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              16873                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              3835                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              20708                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                5886880                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             51453                       # Number of instructions committed
system.switch_cpus10.committedOps               51453                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        50052                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              1062                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        13013                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              50052                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 168                       # number of float instructions
system.switch_cpus10.num_int_register_reads        60200                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        32803                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               21062                       # number of memory refs
system.switch_cpus10.num_load_insts             17068                       # Number of load instructions
system.switch_cpus10.num_store_insts             3994                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     5838801.655897                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     48078.344103                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.008167                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.991833                       # Percentage of idle cycles
system.switch_cpus10.Branches                   14654                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          153      0.30%      0.30% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           28404     55.20%     55.50% # Class of executed instruction
system.switch_cpus10.op_class::IntMult             45      0.09%     55.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     55.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             5      0.01%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     55.60% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          17499     34.01%     89.61% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          3995      7.76%     97.37% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         1352      2.63%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            51453                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              13133                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              3907                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              17040                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                5894856                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             45138                       # Number of instructions committed
system.switch_cpus11.committedOps               45138                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        43741                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              1076                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         9406                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              43741                       # number of integer instructions
system.switch_cpus11.num_fp_insts                 168                       # number of float instructions
system.switch_cpus11.num_int_register_reads        54912                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        30005                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               17394                       # number of memory refs
system.switch_cpus11.num_load_insts             13328                       # Number of load instructions
system.switch_cpus11.num_store_insts             4066                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     5852626.154818                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     42229.845182                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.007164                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.992836                       # Percentage of idle cycles
system.switch_cpus11.Branches                   11051                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          160      0.35%      0.35% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           25744     57.03%     57.39% # Class of executed instruction
system.switch_cpus11.op_class::IntMult             52      0.12%     57.50% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     57.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             5      0.01%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     57.51% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          13758     30.48%     87.99% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          4067      9.01%     97.00% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         1352      3.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            45138                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              13681                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              3914                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              17595                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                5896890                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             46394                       # Number of instructions committed
system.switch_cpus12.committedOps               46394                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        44998                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              1078                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         9972                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              44998                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 168                       # number of float instructions
system.switch_cpus12.num_int_register_reads        56312                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        30684                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               17949                       # number of memory refs
system.switch_cpus12.num_load_insts             13876                       # Number of load instructions
system.switch_cpus12.num_store_insts             4073                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     5853469.004986                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     43420.995014                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.007363                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.992637                       # Percentage of idle cycles
system.switch_cpus12.Branches                   11617                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          161      0.35%      0.35% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           26443     57.00%     57.34% # Class of executed instruction
system.switch_cpus12.op_class::IntMult             53      0.11%     57.46% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     57.46% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             5      0.01%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     57.47% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          14306     30.84%     88.30% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          4074      8.78%     97.09% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         1352      2.91%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            46394                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              12900                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              3899                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              16799                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                5881787                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             44537                       # Number of instructions committed
system.switch_cpus13.committedOps               44537                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        43129                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              1074                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         9170                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              43129                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 168                       # number of float instructions
system.switch_cpus13.num_int_register_reads        54154                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        29651                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               17153                       # number of memory refs
system.switch_cpus13.num_load_insts             13095                       # Number of load instructions
system.switch_cpus13.num_store_insts             4058                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     5840212.333787                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     41574.666213                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.007068                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.992932                       # Percentage of idle cycles
system.switch_cpus13.Branches                   10827                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          159      0.36%      0.36% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           25388     57.00%     57.36% # Class of executed instruction
system.switch_cpus13.op_class::IntMult             51      0.11%     57.48% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     57.48% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             5      0.01%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     57.49% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          13523     30.36%     87.85% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          4059      9.11%     96.96% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         1352      3.04%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            44537                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              12740                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              3863                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              16603                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits              5460                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses          5460                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                5884761                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             43719                       # Number of instructions committed
system.switch_cpus14.committedOps               43719                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        42310                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              1068                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         8941                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              42310                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 168                       # number of float instructions
system.switch_cpus14.num_int_register_reads        52901                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        29097                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               16957                       # number of memory refs
system.switch_cpus14.num_load_insts             12935                       # Number of load instructions
system.switch_cpus14.num_store_insts             4022                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     5843930.011229                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     40830.988771                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.006938                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.993062                       # Percentage of idle cycles
system.switch_cpus14.Branches                   10586                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          156      0.36%      0.36% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           24762     56.64%     57.00% # Class of executed instruction
system.switch_cpus14.op_class::IntMult             48      0.11%     57.11% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     57.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             5      0.01%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     57.12% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          13373     30.59%     87.71% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          4023      9.20%     96.91% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         1352      3.09%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            43719                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              11673                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              4386                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              16059                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits              6162                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses          6162                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                5892598                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             44197                       # Number of instructions committed
system.switch_cpus15.committedOps               44197                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        42490                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          168                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              1226                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         7504                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              42490                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 168                       # number of float instructions
system.switch_cpus15.num_int_register_reads        54498                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        30214                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads           98                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes           70                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               16413                       # number of memory refs
system.switch_cpus15.num_load_insts             11868                       # Number of load instructions
system.switch_cpus15.num_store_insts             4545                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     5851265.186353                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     41332.813647                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.007014                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.992986                       # Percentage of idle cycles
system.switch_cpus15.Branches                    9412                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          152      0.34%      0.34% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           25355     57.37%     57.71% # Class of executed instruction
system.switch_cpus15.op_class::IntMult             50      0.11%     57.83% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     57.83% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             5      0.01%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     57.84% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          12386     28.02%     85.86% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          4585     10.37%     96.24% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         1664      3.76%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            44197                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       173084                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        74277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        33443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6220                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2149                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1746                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             71654                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2476                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36666                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12867                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16079                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1270                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3769                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18059                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       101326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        11053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        29121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         7708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        12810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        38983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         2305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                257528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       944000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      3404049                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        24192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        36944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        32448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        42640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        23296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        41680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       447296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       934745                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       144256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       244960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       504960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1390856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        45136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        39504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        27200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        42768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        23360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        43344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        39632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        23488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        37072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        23168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        40720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        24128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        46864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        26496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        45776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8816850                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40152                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           217458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.324486                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.647796                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 169095     77.76%     77.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19425      8.93%     86.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4554      2.09%     88.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2239      1.03%     89.82% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1482      0.68%     90.50% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1366      0.63%     91.13% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1147      0.53%     91.65% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1073      0.49%     92.15% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    922      0.42%     92.57% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    904      0.42%     92.99% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   960      0.44%     93.43% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1003      0.46%     93.89% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  1290      0.59%     94.48% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  1712      0.79%     95.27% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  2804      1.29%     96.56% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  7230      3.32%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   252      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             217458                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
