$version Generated by VerilatedVcd $end
$date Tue Mar 29 14:45:41 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module VecLiteralSpec_Anon $end
   $var wire  1 # clock $end
   $var wire 11 % r [10:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000 %
#1
1#
b00000001010 %
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
