{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651696780696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651696780702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 15:39:40 2022 " "Processing started: Wed May 04 15:39:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651696780702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696780702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696780702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651696781197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651696781197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.bdf" "" { Schematic "U:/CPRE_281/Final_Project/register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_to_4_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2_to_4_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_to_4_decoder " "Found entity 1: 2_to_4_decoder" {  } { { "2_to_4_decoder.bdf" "" { Schematic "U:/CPRE_281/Final_Project/2_to_4_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_to_1_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_to_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_to_1_mux " "Found entity 1: 4_to_1_mux" {  } { { "4_to_1_mux.bdf" "" { Schematic "U:/CPRE_281/Final_Project/4_to_1_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788410 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/register_file_4by1.bdf " "Can't analyze file -- file output_files/register_file_4by1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651696788415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "U:/CPRE_281/Final_Project/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "adder_subtractor.bdf" "" { Schematic "U:/CPRE_281/Final_Project/adder_subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_4by1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file_4by1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_4by1 " "Found entity 1: register_file_4by1" {  } { { "register_file_4by1.bdf" "" { Schematic "U:/CPRE_281/Final_Project/register_file_4by1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "U:/CPRE_281/Final_Project/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696788833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696788833 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_op state_machine.v(43) " "Verilog HDL Implicit Net warning at state_machine.v(43): created implicit net for \"alu_op\"" {  } { { "state_machine.v" "" { Text "U:/CPRE_281/Final_Project/state_machine.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696788834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651696789019 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab5step0.v 1 1 " "Using design file lab5step0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab5step0 " "Found entity 1: lab5step0" {  } { { "lab5step0.v" "" { Text "U:/CPRE_281/Final_Project/lab5step0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696789228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696789228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5step0 lab5step0:inst5 " "Elaborating entity \"lab5step0\" for hierarchy \"lab5step0:inst5\"" {  } { { "Final_Project.bdf" "inst5" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { -304 1496 1616 -128 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_file.v 1 1 " "Using design file reg_file.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "U:/CPRE_281/Final_Project/reg_file.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696789339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696789339 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "reg_file " "Found the following files while searching for definition of entity \"reg_file\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "reg_file.bdf " "File: reg_file.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651696789339 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651696789339 "|Final_Project|reg_file:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst9 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst9\"" {  } { { "Final_Project.bdf" "inst9" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { 64 1048 1272 224 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dffe4.v 1 1 " "Using design file dffe4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dffe4 " "Found entity 1: dffe4" {  } { { "dffe4.v" "" { Text "U:/CPRE_281/Final_Project/dffe4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696789446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696789446 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "dffe4 " "Found the following files while searching for definition of entity \"dffe4\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "dffe4.bdf " "File: dffe4.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651696789446 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651696789446 "|Final_Project|reg_file:inst9|dffe4:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe4 reg_file:inst9\|dffe4:b2v_inst " "Elaborating entity \"dffe4\" for hierarchy \"reg_file:inst9\|dffe4:b2v_inst\"" {  } { { "reg_file.v" "b2v_inst" { Text "U:/CPRE_281/Final_Project/reg_file.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789447 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4.v 1 1 " "Using design file mux4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "U:/CPRE_281/Final_Project/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696789556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696789556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 reg_file:inst9\|mux4:b2v_inst1 " "Elaborating entity \"mux4\" for hierarchy \"reg_file:inst9\|mux4:b2v_inst1\"" {  } { { "reg_file.v" "b2v_inst1" { Text "U:/CPRE_281/Final_Project/reg_file.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux4.v 1 1 " "Using design file demux4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux4 " "Found entity 1: demux4" {  } { { "demux4.v" "" { Text "U:/CPRE_281/Final_Project/demux4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696789662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696789662 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "demux4 " "Found the following files while searching for definition of entity \"demux4\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "demux4.bdf " "File: demux4.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651696789662 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651696789662 "|Final_Project|reg_file:inst9|demux4:b2v_inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4 reg_file:inst9\|demux4:b2v_inst6 " "Elaborating entity \"demux4\" for hierarchy \"reg_file:inst9\|demux4:b2v_inst6\"" {  } { { "reg_file.v" "b2v_inst6" { Text "U:/CPRE_281/Final_Project/reg_file.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:inst " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:inst\"" {  } { { "Final_Project.bdf" "inst" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { -152 264 488 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_op state_machine.v(43) " "Verilog HDL or VHDL warning at state_machine.v(43): object \"alu_op\" assigned a value but never read" {  } { { "state_machine.v" "" { Text "U:/CPRE_281/Final_Project/state_machine.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651696789711 "|Final_Project|state_machine:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_output state_machine.v(32) " "Output port \"alu_output\" at state_machine.v(32) has no driver" {  } { { "state_machine.v" "" { Text "U:/CPRE_281/Final_Project/state_machine.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651696789711 "|Final_Project|state_machine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "Final_Project.bdf" "inst3" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { 496 664 776 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { 496 664 776 584 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651696789761 ""}  } { { "Final_Project.bdf" "" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { 496 664 776 584 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651696789761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst3\|lpm_mux:\$00000 BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Final_Project.bdf" "" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { 496 664 776 584 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "U:/CPRE_281/Final_Project/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696789904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696789904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc BUSMUX:inst3\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696789904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub.v 1 1 " "Using design file add_sub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.v" "" { Text "U:/CPRE_281/Final_Project/add_sub.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696790018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696790018 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "add_sub " "Found the following files while searching for definition of entity \"add_sub\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "add_sub.bdf " "File: add_sub.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1651696790018 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1651696790018 "|Final_Project|add_sub:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:inst10 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:inst10\"" {  } { { "Final_Project.bdf" "inst10" { Schematic "U:/CPRE_281/Final_Project/Final_Project.bdf" { { 704 1408 1560 864 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696790019 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7.bdf 1 1 " "Using design file lab7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.bdf" "" { Schematic "U:/CPRE_281/Final_Project/lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696790140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696790140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7 add_sub:inst10\|lab7:b2v_inst " "Elaborating entity \"lab7\" for hierarchy \"add_sub:inst10\|lab7:b2v_inst\"" {  } { { "add_sub.v" "b2v_inst" { Text "U:/CPRE_281/Final_Project/add_sub.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696790140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "U:/CPRE_281/Final_Project/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651696790265 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651696790265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA add_sub:inst10\|lab7:b2v_inst\|FA:inst1 " "Elaborating entity \"FA\" for hierarchy \"add_sub:inst10\|lab7:b2v_inst\|FA:inst1\"" {  } { { "lab7.bdf" "inst1" { Schematic "U:/CPRE_281/Final_Project/lab7.bdf" { { 72 272 408 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696790265 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "state_machine.v" "" { Text "U:/CPRE_281/Final_Project/state_machine.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651696790908 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651696790908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651696791023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651696791815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651696791815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651696792117 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651696792117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651696792117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651696792117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651696792207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 15:39:52 2022 " "Processing ended: Wed May 04 15:39:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651696792207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651696792207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651696792207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651696792207 ""}
