# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/base_tcl/tcl
LS_COLORS=no=00:fi=00:di=01;34:ln=00;36:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=41;33;01:ex=00;32:*.cmd=00;32:*.exe=01;32:*.com=01;32:*.bat=01;32:*.btm=01;32:*.dll=01;32:*.tar=00;31:*.tbz=00;31:*.tgz=00;31:*.rpm=00;31:*.deb=00;31:*.arj=00;31:*.taz=00;31:*.lzh=00;31:*.lzma=00;31:*.zip=00;31:*.zoo=00;31:*.z=00;31:*.Z=00;31:*.gz=00;31:*.bz2=00;31:*.tb2=00;31:*.tz2=00;31:*.tbz2=00;31:*.xz=00;31:*.avi=01;35:*.bmp=01;35:*.dl=01;35:*.fli=01;35:*.gif=01;35:*.gl=01;35:*.jpg=01;35:*.jpeg=01;35:*.mkv=01;35:*.mng=01;35:*.mov=01;35:*.mp4=01;35:*.mpg=01;35:*.pcx=01;35:*.pbm=01;35:*.pgm=01;35:*.png=01;35:*.ppm=01;35:*.svg=01;35:*.tga=01;35:*.tif=01;35:*.webm=01;35:*.webp=01;35:*.wmv=01;35:*.xbm=01;35:*.xcf=01;35:*.xpm=01;35:*.aiff=00;32:*.ape=00;32:*.au=00;32:*.flac=00;32:*.m4a=00;32:*.mid=00;32:*.mp3=00;32:*.mpc=00;32:*.ogg=00;32:*.voc=00;32:*.wav=00;32:*.wma=00;32:*.wv=00;32:
LD_LIBRARY_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HOSTTYPE=x86_64
XILINX_VITIS=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
XAUTHLOCALHOSTNAME=altair.seas.upenn.edu
LESSCLOSE=lessclose.sh %s %s
XKEYSYMDB=/usr/X11R6/lib/X11/XKeysymDB
XILINX_DSP=
XDG_MENU_PREFIX=gnome-
RDI_PATCHROOT=
RT_LIBPATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/data
LANG=en_US.UTF-8
SINGULARITY_DISABLE_CACHE=1
WINDOWMANAGER=gnome
LESS=-M -I -R
MANAGERPID=27983
SYSTEMD_EXEC_PID=28269
DISPLAY=:0
APPTAINER_DISABLE_CACHE=1
GUESTFISH_RESTORE=\e[0m
RDI_INSTALLROOT=/mnt/pollux/software/xilinx/2020.2
HOSTNAME=altair.seas.upenn.edu
OLDPWD=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
ORIGINAL_XDG_CURRENT_DESKTOP=GNOME
INVOCATION_ID=e2d1a323e80b45db95d3e528676de995
CSHEDIT=emacs
GPG_TTY=/dev/pts/2
AUDIODRIVER=pulseaudio
LESS_ADVANCED_PREPROCESSOR=no
COLORTERM=truecolor
GUESTFISH_INIT=\e[1;34m
RDI_PREPEND_PATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/2
JAVA_HOME=/usr/lib64/jvm/java-17-openjdk-17
CHROME_DESKTOP=code-url-handler.desktop
VSCODE_GIT_ASKPASS_EXTRA_ARGS=--ms-enable-electron-run-as-node
MACHTYPE=x86_64-suse-linux
PLATFORM_REPO_PATHS=/home1/e/ese5320/u96v2_sbc_base
NO_AT_BRIDGE=1
GIO_LAUNCHED_DESKTOP_FILE_PID=1108
QEMU_AUDIO_DRV=pa
SSH_AUTH_SOCK=/run/user/61484/keyring/ssh
MFLAGS=
MINICOM=-c on
XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
XILINX_SDK=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
OSTYPE=linux
XILINX_PLANAHEAD=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
USER=abdellah
XILINXD_LICENSE_FILE=/mnt/pollux/software/xilinx/.Xilinx/
PAGER=less
GUESTFISH_PS1=\[\e[1;32m\]><fs>\[\e[0;31m\] 
DESKTOP_SESSION=gnome
RDI_BASEROOT=/mnt/pollux/software/xilinx/2020.2/Vitis
RDI_INSTALLVER=2020.2
MORE=-sl
RDI_JAVA_VERSION=9.0.4
PWD=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project
XILINX_HLS=/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2
SSH_ASKPASS=/usr/lib/ssh/ssh-askpass
HOME=/home1/a/abdellah
LC_CTYPE=en_US.UTF-8
JOURNAL_STREAM=8:451710
VSCODE_GIT_ASKPASS_NODE=/usr/share/code/code
SSH_AGENT_PID=28102
TERM_PROGRAM=vscode
HOST=altair.seas.upenn.edu
TERM_PROGRAM_VERSION=1.76.2
XNLSPATH=/usr/share/X11/nls
TCL_LIBRARY=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/tcl/tcl8.5
XDG_SESSION_TYPE=x11
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
SDK_HOME=/usr/lib64/jvm/java-17-openjdk-17
KRB5CCNAME=FILE:/tmp/krb5cc_61484
RDI_APPROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
XDG_DATA_DIRS=/home1/a/abdellah/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/isl
JDK_HOME=/usr/lib64/jvm/java-17-openjdk-17
XDG_SESSION_DESKTOP=GNOME
PROFILEREAD=true
GJS_DEBUG_OUTPUT=stderr
RDI_PLATFORM=lnx64
RDI_BINROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin
RDI_PROG=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/data
SYNTH_COMMON=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/scripts/rt/data
GTK_MODULES=canberra-gtk-module
FROM_HEADER=seas.upenn.edu
MAIL=/var/spool/mail/abdellah
VSCODE_GIT_ASKPASS_MAIN=/usr/share/code/resources/app/extensions/git/dist/askpass-main.js
LESSKEY=/etc/lesskey.bin
TERM=xterm-256color
SHELL=/pkg/bin/bash
XDG_SESSION_CLASS=user
XDG_SEAT_PATH=/org/freedesktop/DisplayManager/Seat0
QT_IM_MODULE=fcitx
XMODIFIERS=@im=fcitx
LS_OPTIONS=-N --color=tty -T 0
XDG_CURRENT_DESKTOP=GNOME
MAKELEVEL=1
GIO_LAUNCHED_DESKTOP_FILE=/usr/share/applications/code.desktop
PYTHONSTARTUP=/etc/pythonstart
HDI_APPROOT=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2
SHLVL=7
R3D_LIB=/usr/local/share/Raster3D/materials
G_FILENAME_ENCODING=@locale,UTF-8,ISO-8859-15,CP1252
MAKE_TERMERR=/dev/pts/2
VSCODE_GIT_IPC_HANDLE=/run/user/61484/vscode-git-5b5a795238.sock
XIL_NO_OVERRIDE=0
MANPATH=/usr/local/man:/usr/local/share/man:/usr/share/man
XSESSION_IS_UP=yes
RDI_OPT_EXT=.o
GDK_BACKEND=x11
LOGNAME=abdellah
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/61484/bus
GIT_ASKPASS=/usr/share/code/resources/app/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/61484
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XAUTHORITY=/tmp/xauth_dUpukv
INPUT_METHOD=fcitx
JRE_HOME=/usr/lib64/jvm/java-17-openjdk-17
XDG_SESSION_PATH=/org/freedesktop/DisplayManager/Session7
XDG_CONFIG_DIRS=/etc/xdg
PATH=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/gnu/microblaze/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/bin:/usr/sbin:/Model_Composer/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/microblaze/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/arm/lin/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/cardano/bin:/home1/c/cis5710/tools/bin:/usr/local/bin:/usr/bin:/bin:/usr/local/homer/bin:/usr/lib/mit/bin:/usr/local/mirnylib/bin:/usr/local/Qt5.4.0/Tools/QtCreator/bin:/usr/local/samtools/bin:/usr/local/sra-toolkit/bin:/usr/local/tophat/bin
JAVA_BINDIR=/usr/lib64/jvm/java-17-openjdk-17/bin
GUESTFISH_OUTPUT=\e[0m
RDI_JAVA_PLATFORM=
QT_IM_SWITCHER=imsw-multi
G_BROKEN_FILENAMES=1
HISTSIZE=1000
MAKEFLAGS=
HDI_PROCESSOR=x86_64
GJS_DEBUG_TOPICS=JS ERROR;JS LOG
SESSION_MANAGER=local/altair.seas.upenn.edu:@/tmp/.ICE-unix/28237,unix/altair.seas.upenn.edu:/tmp/.ICE-unix/28237
RDI_LIBDIR=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o/SuSE:/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/lib/lnx64.o
CPU=x86_64
CVS_RSH=ssh
LESSOPEN=lessopen.sh %s
GTK_IM_MODULE=fcitx
_=/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=33537
XILINX_CD_SESSION=e537b9f4-b3bf-41db-9053-a423351f8010
XILINX_RS_PORT=41399
XILINX_RS_SESSION=a82ba158-640e-4543-9aa8-003b4d9298c1


V++ command line:
------------------------------------------
/mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ --target hw --link --config fpga_accelerate/design.cfg -olzw_fpga.xclbin lzw_fpga.xo 

FINAL PROGRAM OPTIONS
--config fpga_accelerate/design.cfg
--connectivity.nk lzw_fpga:1:lzw_fpga_1
--debug
--input_files lzw_fpga.xo
--link
--optimize 0
--output lzw_fpga.xclbin
--platform u96v2_sbc_base
--report_level 0
--save-temps
--target hw

PARSED COMMAND LINE OPTIONS
--target hw 
--link 
--config fpga_accelerate/design.cfg 
-olzw_fpga.xclbin 
lzw_fpga.xo 

PARSED CONFIG FILE (1) OPTIONS
file: fpga_accelerate/design.cfg
platform u96v2_sbc_base 
debug 1 
save-temps 1 
connectivity.nk lzw_fpga:1:lzw_fpga_1 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 08 Dec 2024 20:11:14
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 08 Dec 2024 20:11:15
output: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/lzw_fpga.xml
------------------------------------------
step: running system_link
timestamp: 08 Dec 2024 20:11:16
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/system_link --xo /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/lzw_fpga.xo -keep --config /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/syslinkConfig.ini --xpfm /home1/e/ese5320/u96v2_sbc_base/u96v2_sbc_base.xpfm --target hw --output_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int --temp_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 08 Dec 2024 20:11:26
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/cf2sw -sdsl /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/sdsl.dat -rtd /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/cf2sw.rtd -nofilter /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/cf2sw_full.rtd -xclbin /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xclbin_orig.xml -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 08 Dec 2024 20:11:27
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 08 Dec 2024 20:11:30
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/vpl -t hw -f u96v2_sbc_base -g --remote_ip_cache /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/.ipcache -s --output_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int --log_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/logs/link --report_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/reports/link --config /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/vplConfig.ini -k /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link --no-info --iprepo /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0 --messageDb /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/run_link/vpl.pb /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/dr.bd.tcl
Vivado Log File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=hw_emu.enableDebugWaveform=1
param=hw_emu.enableProfiling=1
param=compiler.vppCurrentWorkingDir=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project
misc=BinaryName=lzw_fpga
[connectivity]
nk=lzw_fpga:1:lzw_fpga_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=lzw_fpga
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param hw_emu.enableDebugWaveform=1
--advanced.param hw_emu.enableProfiling=1
--advanced.param compiler.vppCurrentWorkingDir=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project
--config /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/vplConfig.ini
--connectivity.nk lzw_fpga:1:lzw_fpga_1
--debug
--input_file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/dr.bd.tcl
--iprepo /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0
--kernels /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/kernel_info.dat
--log_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/logs/link
--messageDb /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/run_link/vpl.pb
--no-info
--output_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int
--platform u96v2_sbc_base
--remote_ip_cache /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/.ipcache
--report_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/reports/link
--save_temps
--target hw
--temp_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f u96v2_sbc_base 
-g 
--remote_ip_cache /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/.ipcache 
-s 
--output_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int 
--log_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/logs/link 
--report_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/reports/link 
--config /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/vplConfig.ini 
-k /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link 
--no-info 
--iprepo /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xo/ip_repo/xilinx_com_hls_lzw_fpga_1_0 
--messageDb /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/run_link/vpl.pb 
/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param hw_emu.enableDebugWaveform=1 
advanced.param hw_emu.enableProfiling=1 
advanced.param compiler.vppCurrentWorkingDir=/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project 
advanced.misc BinaryName=lzw_fpga 
connectivity.nk lzw_fpga:1:lzw_fpga_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 08 Dec 2024 20:11:48
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 08 December 2024 20:11:58
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 08 December 2024 20:11:58
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:345
   timestamp: 08 December 2024 20:11:58
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:386
   timestamp: 08 December 2024 20:11:58
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:1872
   timestamp: 08 December 2024 20:12:48
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/.ipcache
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:1882
   timestamp: 08 December 2024 20:12:53
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files u96v2_sbc_base.bd]
   File: vpl.tcl:192
   timestamp: 08 December 2024 20:12:53
   -----------------------
   VPL internal step: report locked IPs
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2574
   timestamp: 08 December 2024 20:13:08
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:220
   timestamp: 08 December 2024 20:13:08
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:237
   timestamp: 08 December 2024 20:13:16
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:288
   timestamp: 08 December 2024 20:13:17
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:300
   timestamp: 08 December 2024 20:13:17
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:310
   timestamp: 08 December 2024 20:13:18
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:314
   timestamp: 08 December 2024 20:13:18
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files u96v2_sbc_base.bd]
   File: vpl.tcl:340
   timestamp: 08 December 2024 20:13:18
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files u96v2_sbc_base.bd]]
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:1720
   timestamp: 08 December 2024 20:14:11
   -----------------------
   VPL internal step: write_hwdef -force -file /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/system.hdf
   File: vpl.tcl:343
   timestamp: 08 December 2024 20:14:27
   -----------------------
   VPL internal step: writing user synth clock constraints in output/u96v2_sbc_base_ooc_copy.xdc
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:1948
   timestamp: 08 December 2024 20:14:31
   -----------------------
   VPL internal step: add_files output/u96v2_sbc_base_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:1952
   timestamp: 08 December 2024 20:14:31
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:3140
   timestamp: 08 December 2024 20:14:31
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 08 December 2024 20:14:32
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 08 December 2024 20:14:32
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:83
   timestamp: 08 December 2024 20:14:32
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:389
   timestamp: 08 December 2024 20:14:32
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:439
   timestamp: 08 December 2024 20:14:52
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 8  
   File: vpl.tcl:492
   timestamp: 08 December 2024 20:14:53
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:4405
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_xbar_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_zynq_ultra_ps_e_0_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_axi_intc_0_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_1_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_xbar_1_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_lzw_fpga_1_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_9_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_9_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_5_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_2_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_2_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_3_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_6_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_3_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_4_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_8_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_4_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_8_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_7_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_7_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_5_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_6_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_m00_data_fifo_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_m00_regslice_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_us_df_3_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_s03_regslice_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_us_df_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_s00_regslice_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_us_df_2_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_s02_regslice_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_us_df_1_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_s01_regslice_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_pc_0_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: launched run u96v2_sbc_base_auto_ds_1_synth_1
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:2410
   timestamp: 08 December 2024 20:21:04
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream   
   File: vpl.tcl:562
   timestamp: 08 December 2024 20:21:04
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:743
   timestamp: 08 December 2024 20:25:13
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/vivado/vpl/.local/ocl_util.tcl:1170
   timestamp: 08 December 2024 20:25:14
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 08 Dec 2024 20:25:20
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 08 Dec 2024 20:25:20
cmd: cf2sw -a /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/address_map.xml -sdsl /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/sdsl.dat -xclbin /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/xclbin_orig.xml -rtd /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/lzw_fpga.rtd -o /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/lzw_fpga.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 08 Dec 2024 20:25:22
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 08 Dec 2024 20:25:22
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/xclbinutil --add-section BITSTREAM:RAW:/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/lzw_fpga.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/lzw_fpga_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/lzw_fpga_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/lzw_fpga.xml --add-section SYSTEM_METADATA:RAW:/mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:avnet.com_u96v2_sbc_base_u96v2_sbc_base_1_0 --output /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/lzw_fpga.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 08 Dec 2024 20:25:23
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/xclbinutil --quiet --force --info /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/lzw_fpga.xclbin.info --input /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/lzw_fpga.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 08 Dec 2024 20:25:24
cmd: /mnt/pollux/software/xilinx/2020.2/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 08 Dec 2024 20:25:24
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 08 Dec 2024 20:25:24
output: /mnt/castor/seas_home/a/abdellah/Documents/ese5320_final_project/_x/reports/link/system_estimate_lzw_fpga.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 08 Dec 2024 20:25:24
