{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 22:01:47 2024 " "Info: Processing started: Fri Apr 19 22:01:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UPC -c UPC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UPC -c UPC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } } { "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/users/dell/appdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst1\|f74161:sub\|9 74161:inst1\|f74161:sub\|110 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.414 ns + Longest register register " "Info: + Longest register to register delay is 2.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LCFF_X7_Y7_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.614 ns) 1.110 ns 74161:inst\|f74161:sub\|96~33 2 COMB LCCOMB_X7_Y7_N0 5 " "Info: 2: + IC(0.496 ns) + CELL(0.614 ns) = 1.110 ns; Loc. = LCCOMB_X7_Y7_N0; Fanout = 5; COMB Node = '74161:inst\|f74161:sub\|96~33'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { 74161:inst1|f74161:sub|9 74161:inst|f74161:sub|96~33 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 552 224 288 592 "96" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.206 ns) 1.724 ns 74161:inst1\|f74161:sub\|109~106 3 COMB LCCOMB_X7_Y7_N22 1 " "Info: 3: + IC(0.408 ns) + CELL(0.206 ns) = 1.724 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|109~106'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.614 ns" { 74161:inst|f74161:sub|96~33 74161:inst1|f74161:sub|109~106 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 2.306 ns 74161:inst1\|f74161:sub\|109~107 4 COMB LCCOMB_X7_Y7_N14 1 " "Info: 4: + IC(0.376 ns) + CELL(0.206 ns) = 2.306 ns; Loc. = LCCOMB_X7_Y7_N14; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|109~107'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.414 ns 74161:inst1\|f74161:sub\|110 5 REG LCFF_X7_Y7_N15 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.414 ns; Loc. = LCFF_X7_Y7_N15; Fanout = 6; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 46.98 % ) " "Info: Total cell delay = 1.134 ns ( 46.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.280 ns ( 53.02 % ) " "Info: Total interconnect delay = 1.280 ns ( 53.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { 74161:inst1|f74161:sub|9 74161:inst|f74161:sub|96~33 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst|f74161:sub|96~33 {} 74161:inst1|f74161:sub|109~106 {} 74161:inst1|f74161:sub|109~107 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.496ns 0.408ns 0.376ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.848 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.848 ns 74161:inst1\|f74161:sub\|110 3 REG LCFF_X7_Y7_N15 6 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X7_Y7_N15; Fanout = 6; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.41 % ) " "Info: Total cell delay = 1.806 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.59 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.848 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.848 ns 74161:inst1\|f74161:sub\|9 3 REG LCFF_X7_Y7_N17 5 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.41 % ) " "Info: Total cell delay = 1.806 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.59 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { 74161:inst1|f74161:sub|9 74161:inst|f74161:sub|96~33 74161:inst1|f74161:sub|109~106 74161:inst1|f74161:sub|109~107 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.414 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst|f74161:sub|96~33 {} 74161:inst1|f74161:sub|109~106 {} 74161:inst1|f74161:sub|109~107 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.496ns 0.408ns 0.376ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74161:inst1\|f74161:sub\|87 EP CLK 6.489 ns register " "Info: tsu for register \"74161:inst1\|f74161:sub\|87\" (data pin = \"EP\", clock pin = \"CLK\") is 6.489 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.377 ns + Longest pin register " "Info: + Longest pin to register delay is 9.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns EP 1 PIN PIN_14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 4; PIN Node = 'EP'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { EP } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 360 -80 88 376 "EP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.816 ns) + CELL(0.589 ns) 8.400 ns 74161:inst1\|f74161:sub\|89~9 2 COMB LCCOMB_X8_Y7_N2 1 " "Info: 2: + IC(6.816 ns) + CELL(0.589 ns) = 8.400 ns; Loc. = LCCOMB_X8_Y7_N2; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|89~9'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "7.405 ns" { EP 74161:inst1|f74161:sub|89~9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 344 224 288 384 "89" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 9.269 ns 74161:inst1\|f74161:sub\|92~72 3 COMB LCCOMB_X7_Y7_N2 1 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 9.269 ns; Loc. = LCCOMB_X7_Y7_N2; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|92~72'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { 74161:inst1|f74161:sub|89~9 74161:inst1|f74161:sub|92~72 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.377 ns 74161:inst1\|f74161:sub\|87 4 REG LCFF_X7_Y7_N3 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.377 ns; Loc. = LCFF_X7_Y7_N3; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst1|f74161:sub|92~72 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 20.24 % ) " "Info: Total cell delay = 1.898 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.479 ns ( 79.76 % ) " "Info: Total interconnect delay = 7.479 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.377 ns" { EP 74161:inst1|f74161:sub|89~9 74161:inst1|f74161:sub|92~72 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.377 ns" { EP {} EP~combout {} 74161:inst1|f74161:sub|89~9 {} 74161:inst1|f74161:sub|92~72 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 6.816ns 0.663ns 0.000ns } { 0.000ns 0.995ns 0.589ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.848 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.848 ns 74161:inst1\|f74161:sub\|87 3 REG LCFF_X7_Y7_N3 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X7_Y7_N3; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.41 % ) " "Info: Total cell delay = 1.806 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.59 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "9.377 ns" { EP 74161:inst1|f74161:sub|89~9 74161:inst1|f74161:sub|92~72 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "9.377 ns" { EP {} EP~combout {} 74161:inst1|f74161:sub|89~9 {} 74161:inst1|f74161:sub|92~72 {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 6.816ns 0.663ns 0.000ns } { 0.000ns 0.995ns 0.589ns 0.206ns 0.108ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q5 74161:inst\|f74161:sub\|87 8.920 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q5\" through register \"74161:inst\|f74161:sub\|87\" is 8.920 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.848 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.848 ns 74161:inst\|f74161:sub\|87 3 REG LCFF_X7_Y7_N19 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.41 % ) " "Info: Total cell delay = 1.806 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.59 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.768 ns + Longest register pin " "Info: + Longest register to pin delay is 5.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst\|f74161:sub\|87 1 REG LCFF_X7_Y7_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N19; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|87'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.682 ns) + CELL(3.086 ns) 5.768 ns Q5 2 PIN PIN_8 0 " "Info: 2: + IC(2.682 ns) + CELL(3.086 ns) = 5.768 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'Q5'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { 74161:inst|f74161:sub|87 Q5 } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 88 472 648 104 "Q5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.086 ns ( 53.50 % ) " "Info: Total cell delay = 3.086 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.682 ns ( 46.50 % ) " "Info: Total interconnect delay = 2.682 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { 74161:inst|f74161:sub|87 Q5 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { 74161:inst|f74161:sub|87 {} Q5 {} } { 0.000ns 2.682ns } { 0.000ns 3.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|87 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { 74161:inst|f74161:sub|87 Q5 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { 74161:inst|f74161:sub|87 {} Q5 {} } { 0.000ns 2.682ns } { 0.000ns 3.086ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74161:inst\|f74161:sub\|110 D7 CLK -0.159 ns register " "Info: th for register \"74161:inst\|f74161:sub\|110\" (data pin = \"D7\", clock pin = \"CLK\") is -0.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.848 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 176 -80 88 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.848 ns 74161:inst\|f74161:sub\|110 3 REG LCFF_X7_Y7_N7 2 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X7_Y7_N7; Fanout = 2; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.41 % ) " "Info: Total cell delay = 1.806 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.59 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.313 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns D7 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'D7'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } { "UPC.bdf" "" { Schematic "D:/Users/DELL/AppData/quartus/CCP-DESIGN/Lesson3/UPC/UPC.bdf" { { 104 -80 88 120 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.624 ns) 3.205 ns 74161:inst\|f74161:sub\|109~122 2 COMB LCCOMB_X7_Y7_N6 1 " "Info: 2: + IC(1.451 ns) + CELL(0.624 ns) = 3.205 ns; Loc. = LCCOMB_X7_Y7_N6; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|109~122'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { D7 74161:inst|f74161:sub|109~122 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.313 ns 74161:inst\|f74161:sub\|110 3 REG LCFF_X7_Y7_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.313 ns; Loc. = LCFF_X7_Y7_N7; Fanout = 2; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74161:inst|f74161:sub|109~122 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/users/dell/appdata/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 56.20 % ) " "Info: Total cell delay = 1.862 ns ( 56.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 43.80 % ) " "Info: Total interconnect delay = 1.451 ns ( 43.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { D7 74161:inst|f74161:sub|109~122 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "3.313 ns" { D7 {} D7~combout {} 74161:inst|f74161:sub|109~122 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.451ns 0.000ns } { 0.000ns 1.130ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK CLK~clkctrl 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/users/dell/appdata/quartus/bin/TimingClosureFloorplan.fld" "" "3.313 ns" { D7 74161:inst|f74161:sub|109~122 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/users/dell/appdata/quartus/bin/Technology_Viewer.qrui" "3.313 ns" { D7 {} D7~combout {} 74161:inst|f74161:sub|109~122 {} 74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.451ns 0.000ns } { 0.000ns 1.130ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 22:01:47 2024 " "Info: Processing ended: Fri Apr 19 22:01:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
