Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 11:14:25 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_split_square_sum_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_split_square_sum_0_0 (user.org:user:split_square_sum:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_split_square_sum_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 64 differs from original width 32

-Upgraded port 'm00_axis_tstrb' width 8 differs from original width 4


3. Customization warnings
-------------------------

Parameter 'C_M00_AXIS_START_COUNT' is no longer present on the upgraded IP 'design_1_split_square_sum_0_0', and cannot be set to '32'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:split_square_sum:1.0 -user_name design_1_split_square_sum_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {design_1_split_square_sum_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {design_1_clk_wiz_0_0_clk_out1} \
  CONFIG.M00_AXIS.FREQ_HZ {147456000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_PORT {} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {design_1_clk_wiz_0_0_clk_out1} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {147456000} \
  CONFIG.M00_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.M00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXIS_CLK.PHASE {0.0} \
  CONFIG.M00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_1_clk_wiz_0_0_clk_out1} \
  CONFIG.S00_AXIS.FREQ_HZ {147456000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_PORT {} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {design_1_clk_wiz_0_0_clk_out1} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {147456000} \
  CONFIG.S00_AXIS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.S00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXIS_CLK.PHASE {0.0} \
  CONFIG.S00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips design_1_split_square_sum_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 20:33:35 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TLAST_GEN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_TLAST_GEN_0_0 (user.org:user:TLAST_GEN:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 19:39:56 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TLAST_GEN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_TLAST_GEN_0_0 (user.org:user:TLAST_GEN:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 15:54:26 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TLAST_GEN_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_TLAST_GEN_0_0 (user.org:user:TLAST_GEN:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_TLAST_GEN_0_0'. These changes may impact your design.


-Upgraded port 's00_axis_tdata' width 32 differs from original width 16

-Upgraded port 's01_axis_tdata' width 32 differs from original width 16







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 15:32:22 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TLAST_GEN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_TLAST_GEN_0_0 (user.org:user:TLAST_GEN:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 15:31:33 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TLAST_GEN_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_TLAST_GEN_0_0 (user.org:user:TLAST_GEN:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 27 10:07:13 2024
| Host         : eecs-digital-22 running 64-bit Ubuntu 24.04.1 LTS
| Command      : upgrade_ip
| Device       : xczu48dr-ffvg1517-2-e
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TLAST_GEN_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_TLAST_GEN_0_0 (user.org:user:TLAST_GEN:1.0) from (Rev. 1) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_TLAST_GEN_0_0'. These changes may impact your design.


-Upgraded port 's00_axis_tdata' width 16 differs from original width 32

-Upgraded port 's01_axis_tdata' width 16 differs from original width 32

-Upgrade has removed port 's00_axis_tlast'

-Upgrade has removed port 's00_axis_tstrb'

-Upgrade has removed port 's01_axis_tlast'

-Upgrade has removed port 's01_axis_tstrb'

-Upgrade has added port 'control'


