LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_unsigned.ALL;

ENTITY STMEMORIA IS
	PORT(
		I_BTNW	: IN  STD_LOGIC;
		I_BTNR	: IN  STD_LOGIC;
		O_WE		: OUT STD_LOGIC
	);
END ENTITY;

ARCHITECTURE BEHAVIORAL OF STMEMORIA IS

BEGIN
	PROCESS(I_BTNW, I_BTNR)
	BEGIN
		IF(I_BTNW = '1')THEN
			O_WE <= '1';
		ELSIF(I_BTNR = '1')THEN
			O_WE <= '0';
		END IF;
	END PROCESS;
END ARCHITECTURE;