Source Block: hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@60:70@HdlIdDef

  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               filter_enable = 1'b0;

  wire              dac_valid_corrected;
  wire    [15:0]    dac_data_corrected;

Diff Content:
+ 65   reg               transmit_valid = 1'b1;
+ 65   reg               dma_data_valid = 1'b0;
+ 65   reg               dma_data_valid_adjacent = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@59:69
  // internal signals

  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               filter_enable = 1'b0;

  wire              dac_valid_corrected;

Clone Blocks 2:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@65:75
  reg     [31:0]    interpolation_counter;

  reg               filter_enable = 1'b0;

  wire              dac_valid_corrected;
  wire    [15:0]    dac_data_corrected;
  wire              dac_fir_valid;
  wire    [35:0]    dac_fir_data;

  wire              dac_cic_valid;
  wire    [109:0]   dac_cic_data;

Clone Blocks 3:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@57:67
);

  // internal signals

  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               filter_enable = 1'b0;

Clone Blocks 4:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@64:74
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               filter_enable = 1'b0;

  wire              dac_valid_corrected;
  wire    [15:0]    dac_data_corrected;
  wire              dac_fir_valid;
  wire    [35:0]    dac_fir_data;

  wire              dac_cic_valid;

Clone Blocks 5:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@62:72
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               filter_enable = 1'b0;

  wire              dac_valid_corrected;
  wire    [15:0]    dac_data_corrected;
  wire              dac_fir_valid;
  wire    [35:0]    dac_fir_data;

Clone Blocks 6:
hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@58:68

  // internal signals

  reg               dac_filt_int_valid;
  reg     [15:0]    interp_rate_cic;
  reg     [ 2:0]    filter_mask_d1;
  reg               cic_change_rate;
  reg     [31:0]    interpolation_counter;

  reg               filter_enable = 1'b0;


