<acrn-config board="qemu">
  <BIOS_INFO>
	BIOS Information
	Vendor: EFI Development Kit II / OVMF
	Version: 0.0.0
	Release Date: 02/06/2015
	BIOS Revision: 0.0
	</BIOS_INFO>
  <BASE_BOARD_INFO>
	</BASE_BOARD_INFO>
  <PCI_DEVICE>
	00:00.0 Host bridge: Intel Corporation 82G33/G31/P35/P31 Express DRAM Controller
	00:01.0 VGA compatible controller: Device 1234:1111 (rev 02)
	Region 0: Memory at c0000000 (32-bit, prefetchable) [size=16M]
	Region 2: Memory at c1082000 (32-bit, non-prefetchable) [size=4K]
	00:02.0 Ethernet controller: Red Hat, Inc. Virtio network device
	Region 1: Memory at c1081000 (32-bit, non-prefetchable) [size=4K]
	Region 4: Memory at 800000000 (64-bit, prefetchable) [size=16K]
	00:03.0 Non-Volatile memory controller: Red Hat, Inc. QEMU NVM Express Controller (rev 02)
	Region 0: Memory at 800008000 (64-bit, non-prefetchable) [size=16K]
	00:04.0 Non-Volatile memory controller: Red Hat, Inc. QEMU NVM Express Controller (rev 02)
	Region 0: Memory at 800004000 (64-bit, non-prefetchable) [size=16K]
	00:1f.0 ISA bridge: Intel Corporation 82801IB (ICH9) LPC Interface Controller (rev 02)
	00:1f.2 SATA controller: Intel Corporation 82801IR/IO/IH (ICH9R/DO/DH) 6 port SATA Controller [AHCI mode] (rev 02)
	Region 5: Memory at c1080000 (32-bit, non-prefetchable) [size=4K]
	00:1f.3 SMBus: Intel Corporation 82801I (ICH9 Family) SMBus Controller (rev 02)
	</PCI_DEVICE>
  <PCI_VID_PID>
	00:00.0 0600: 8086:29c0
	00:01.0 0300: 1234:1111 (rev 02)
	00:02.0 0200: 1af4:1000
	00:03.0 0108: 1b36:0010 (rev 02)
	00:04.0 0108: 1b36:0010 (rev 02)
	00:1f.0 0601: 8086:2918 (rev 02)
	00:1f.2 0106: 8086:2922 (rev 02)
	00:1f.3 0c05: 8086:2930 (rev 02)
	</PCI_VID_PID>
  <WAKE_VECTOR_INFO>
	#define WAKE_VECTOR_32          0x7FBDD00CUL
	#define WAKE_VECTOR_64          0x7FBDD018UL
	</WAKE_VECTOR_INFO>
  <RESET_REGISTER_INFO>
	#define RESET_REGISTER_ADDRESS  0xCF9UL
	#define RESET_REGISTER_SPACE_ID SPACE_SYSTEM_IO
	#define RESET_REGISTER_VALUE    0xfU
	</RESET_REGISTER_INFO>
  <PM_INFO>
	#define PM1A_EVT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1A_EVT_BIT_WIDTH      0x20U
	#define PM1A_EVT_BIT_OFFSET     0x0U
	#define PM1A_EVT_ADDRESS        0x600UL
	#define PM1A_EVT_ACCESS_SIZE    0x0U
	#define PM1B_EVT_SPACE_ID       SPACE_SYSTEM_MEMORY
	#define PM1B_EVT_BIT_WIDTH      0x0U
	#define PM1B_EVT_BIT_OFFSET     0x0U
	#define PM1B_EVT_ADDRESS        0x0UL
	#define PM1B_EVT_ACCESS_SIZE    0x0U
	#define PM1A_CNT_SPACE_ID       SPACE_SYSTEM_IO
	#define PM1A_CNT_BIT_WIDTH      0x10U
	#define PM1A_CNT_BIT_OFFSET     0x0U
	#define PM1A_CNT_ADDRESS        0x604UL
	#define PM1A_CNT_ACCESS_SIZE    0x0U
	#define PM1B_CNT_SPACE_ID       SPACE_SYSTEM_MEMORY
	#define PM1B_CNT_BIT_WIDTH      0x0U
	#define PM1B_CNT_BIT_OFFSET     0x0U
	#define PM1B_CNT_ADDRESS        0x0UL
	#define PM1B_CNT_ACCESS_SIZE    0x0U
	</PM_INFO>
  <S3_INFO>
	#define S3_PKG_VAL_PM1A         0x1U
	#define S3_PKG_VAL_PM1B         1U
	#define S3_PKG_RESERVED         0x0U
	</S3_INFO>
  <S5_INFO>
	</S5_INFO>
  <DRHD_INFO>
	#define DRHD_COUNT              1U

	#define DRHD0_DEV_CNT           0x9U
	#define DRHD0_SEGMENT           0x0U
	#define DRHD0_FLAGS             0x0U
	#define DRHD0_REG_BASE          0xFED90000UL
	#define DRHD0_IGNORE            true
	#define DRHD0_DEVSCOPE0_TYPE    0x3U
	#define DRHD0_DEVSCOPE0_ID      0x0U
	#define DRHD0_DEVSCOPE0_BUS     0xffU
	#define DRHD0_DEVSCOPE0_PATH    0x0U
	#define DRHD0_DEVSCOPE1_TYPE    0x1U
	#define DRHD0_DEVSCOPE1_ID      0x0U
	#define DRHD0_DEVSCOPE1_BUS     0x0U
	#define DRHD0_DEVSCOPE1_PATH    0x0U
	#define DRHD0_DEVSCOPE2_TYPE    0x1U
	#define DRHD0_DEVSCOPE2_ID      0x0U
	#define DRHD0_DEVSCOPE2_BUS     0x0U
	#define DRHD0_DEVSCOPE2_PATH    0x8U
	#define DRHD0_DEVSCOPE3_TYPE    0x1U
	#define DRHD0_DEVSCOPE3_ID      0x0U
	#define DRHD0_DEVSCOPE3_BUS     0x0U
	#define DRHD0_DEVSCOPE3_PATH    0x10U
	#define DRHD0_DEVSCOPE4_TYPE    0x1U
	#define DRHD0_DEVSCOPE4_ID      0x0U
	#define DRHD0_DEVSCOPE4_BUS     0x0U
	#define DRHD0_DEVSCOPE4_PATH    0x18U
	#define DRHD0_DEVSCOPE5_TYPE    0x1U
	#define DRHD0_DEVSCOPE5_ID      0x0U
	#define DRHD0_DEVSCOPE5_BUS     0x0U
	#define DRHD0_DEVSCOPE5_PATH    0x20U
	#define DRHD0_DEVSCOPE6_TYPE    0x1U
	#define DRHD0_DEVSCOPE6_ID      0x0U
	#define DRHD0_DEVSCOPE6_BUS     0x0U
	#define DRHD0_DEVSCOPE6_PATH    0xf8U
	#define DRHD0_DEVSCOPE7_TYPE    0x1U
	#define DRHD0_DEVSCOPE7_ID      0x0U
	#define DRHD0_DEVSCOPE7_BUS     0x0U
	#define DRHD0_DEVSCOPE7_PATH    0xfaU
	#define DRHD0_DEVSCOPE8_TYPE    0x1U
	#define DRHD0_DEVSCOPE8_ID      0x0U
	#define DRHD0_DEVSCOPE8_BUS     0x0U
	#define DRHD0_DEVSCOPE8_PATH    0xfbU

	</DRHD_INFO>
  <CPU_BRAND>
	"Intel Atom Processor (Denverton)"
	</CPU_BRAND>
  <CX_INFO>
	/* Cx data is not available */
	</CX_INFO>
  <PX_INFO>
	/* Px data is not available */
	</PX_INFO>
  <MMCFG_BASE_INFO>
	/* PCI mmcfg base of MCFG */
	#define DEFAULT_PCI_MMCFG_BASE   0xb0000000UL
	</MMCFG_BASE_INFO>
  <TPM_INFO>
	/* no TPM device */
	</TPM_INFO>
  <CLOS_INFO>
	</CLOS_INFO>
  <IOMEM_INFO>
	00000000-00000fff : Reserved
	00001000-0009ffff : System RAM
	000a0000-000bffff : PCI Bus 0000:00
	000f0000-000fffff : System ROM
	00100000-007fffff : System RAM
	00800000-00807fff : ACPI Non-volatile Storage
	00808000-0080afff : System RAM
	0080b000-0080bfff : ACPI Non-volatile Storage
	0080c000-0080ffff : System RAM
	00810000-008fffff : ACPI Non-volatile Storage
	00900000-7d46a017 : System RAM
	7d46a018-7d49c457 : System RAM
	7d49c458-7d5e6017 : System RAM
	7d5e6018-7d5efa57 : System RAM
	7d5efa58-7eeb4fff : System RAM
	7eeb5000-7ef75fff : Reserved
	7ef76000-7f8eefff : System RAM
	7f8ef000-7fb6efff : Reserved
	7fb6f000-7fb7efff : ACPI Tables
	7fb7f000-7fbfefff : ACPI Non-volatile Storage
	7fbff000-7ff1ffff : System RAM
	7ff20000-7ff3ffff : Reserved
	7ff40000-7fffffff : ACPI Non-volatile Storage
	80000000-afffffff : PCI Bus 0000:00
	 80000000-8007ffff : 0000:00:02.0
	b0000000-bfffffff : PCI MMCONFIG 0000 [bus 00-ff]
	 b0000000-bfffffff : Reserved
	 b0000000-bfffffff : pnp 00:05
	c0000000-febfffff : PCI Bus 0000:00
	 c0000000-c0ffffff : 0000:00:01.0
	 c0000000-c0ffffff : bochs-drm
	 c1080000-c1080fff : 0000:00:1f.2
	 c1080000-c1080fff : ahci
	 c1081000-c1081fff : 0000:00:02.0
	 c1082000-c1082fff : 0000:00:01.0
	 c1082000-c1082fff : bochs-drm
	fec00000-fec003ff : IOAPIC 0
	fed00000-fed003ff : HPET 0
	 fed00000-fed003ff : PNP0103:00
	fed1f410-fed1f414 : iTCO_wdt.1.auto
	 fed1f410-fed1f414 : iTCO_wdt.1.auto iTCO_wdt.1.auto
	fed90000-fed90fff : dmar0
	fee00000-fee00fff : Local APIC
	ffe00000-ffffffff : Reserved
	100000000-27fffffff : System RAM
	 1cec00000-1cfa01c07 : Kernel code
	 1cfc00000-1d0622fff : Kernel rodata
	 1d0800000-1d0d8203f : Kernel data
	 1d14f3000-1d19fffff : Kernel bss
	800000000-fffffffff : PCI Bus 0000:00
	 800000000-800003fff : 0000:00:02.0
	 800000000-800003fff : virtio-pci-modern
	 800004000-800007fff : 0000:00:04.0
	 800004000-800007fff : nvme
	 800008000-80000bfff : 0000:00:03.0
	 800008000-80000bfff : nvme
	</IOMEM_INFO>
  <BLOCK_DEVICE_INFO>
	/dev/nvme0n1p3: TYPE="ext4"
	/dev/nvme0n1p2: TYPE="ext4"
	/dev/nvme1n1p2: TYPE="ext4"
	/dev/nvme1n1p3: TYPE="ext4"
	/dev/sda2: TYPE="ext4"
	/dev/sda3: TYPE="ext4"
	</BLOCK_DEVICE_INFO>
  <TTYS_INFO>
	seri:/dev/ttyS0 type:portio base:0x3F8 irq:4
	</TTYS_INFO>
  <AVAILABLE_IRQ_INFO>
	3, 5, 6, 10, 11, 13, 14, 15
	</AVAILABLE_IRQ_INFO>
  <TOTAL_MEM_INFO>
	8129284 kB
	</TOTAL_MEM_INFO>
  <CPU_PROCESSOR_INFO>
	0, 1, 2, 3, 4, 5, 6, 7
	</CPU_PROCESSOR_INFO>
  <MAX_MSIX_TABLE_NUM>
	65
	</MAX_MSIX_TABLE_NUM>
  <processors>
    <model description="Intel Atom Processor (Denverton)">
      <family_id>0x6</family_id>
      <model_id>0x5f</model_id>
      <core_type></core_type>
      <native_model_id></native_model_id>
      <capability id="sse3"/>
      <capability id="pclmulqdq"/>
      <capability id="vmx"/>
      <capability id="ssse3"/>
      <capability id="cmpxchg16b"/>
      <capability id="sse4_1"/>
      <capability id="sse4_2"/>
      <capability id="x2apic"/>
      <capability id="movbe"/>
      <capability id="popcnt"/>
      <capability id="tsc_deadline"/>
      <capability id="aes"/>
      <capability id="rdrand"/>
      <capability id="fpu"/>
      <capability id="vme"/>
      <capability id="de"/>
      <capability id="pse"/>
      <capability id="tsc"/>
      <capability id="msr"/>
      <capability id="pae"/>
      <capability id="mce"/>
      <capability id="cx8"/>
      <capability id="apic"/>
      <capability id="sep"/>
      <capability id="mtrr"/>
      <capability id="pge"/>
      <capability id="mca"/>
      <capability id="cmov"/>
      <capability id="pat"/>
      <capability id="pse36"/>
      <capability id="clfsh"/>
      <capability id="mmx"/>
      <capability id="fxsr"/>
      <capability id="sse"/>
      <capability id="sse2"/>
      <capability id="htt"/>
      <capability id="arat_supported"/>
      <capability id="arat_supported"/>
      <capability id="fsgsbase"/>
      <capability id="smep"/>
      <capability id="erms"/>
      <capability id="rdseed"/>
      <capability id="smap"/>
      <capability id="clflushopt"/>
      <capability id="sha"/>
      <capability id="ibrs_ibpb"/>
      <capability id="ia32_arch_capabilities"/>
      <capability id="ssbd"/>
      <capability id="lahf_sahf_64"/>
      <capability id="prefetchw"/>
      <capability id="syscall_sysret_64"/>
      <capability id="execute_disable"/>
      <capability id="gbyte_pages"/>
      <capability id="rdtscp_ia32_tsc_aux"/>
      <capability id="intel_64"/>
      <capability id="invariant_tsc"/>
      <capability id="fast_string"/>
      <capability id="vmx_pinbased_ctls_irq_exit"/>
      <capability id="ept"/>
      <capability id="apicv"/>
      <capability id="vmx_procbased_ctls_tsc_off"/>
      <capability id="vmx_procbased_ctls_tpr_shadow"/>
      <capability id="vmx_procbased_ctls_io_bitmap"/>
      <capability id="vmx_procbased_ctls_msr_bitmap"/>
      <capability id="vmx_procbased_ctls_hlt"/>
      <capability id="vmx_procbased_ctls_secondary"/>
      <capability id="vmx_exit_ctls_ack_irq"/>
      <capability id="vmx_exit_ctls_save_pat"/>
      <capability id="vmx_exit_ctls_load_pat"/>
      <capability id="vmx_exit_ctls_host_addr64"/>
      <capability id="vmx_entry_ctls_load_pat"/>
      <capability id="vmx_entry_ctls_ia32e_mode"/>
      <capability id="stores_lma_on_exit"/>
      <capability id="vmx_procbased_ctls2_vapic"/>
      <capability id="vmx_procbased_ctls2_ept"/>
      <capability id="vmx_procbased_ctls2_vpid"/>
      <capability id="vmx_procbased_ctls2_rdtscp"/>
      <capability id="vmx_procbased_ctls2_unrestrict"/>
      <capability id="invept"/>
      <capability id="invvpid"/>
      <capability id="ept_2mb_page"/>
      <capability id="vmx_ept_1gb_page"/>
      <attribute id="cpuid_level">0x15</attribute>
      <attribute id="physical_address_bits">40</attribute>
      <attribute id="linear_address_bits">48</attribute>
    </model>
    <die id="0x0">
      <core id="0x0">
        <thread id="0x0">
          <cpu_id>0</cpu_id>
          <apic_id>0x0</apic_id>
          <x2apic_id>0x0</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>0</freqdomain_cpus>
        </thread>
      </core>
      <core id="0x1">
        <thread id="0x1">
          <cpu_id>1</cpu_id>
          <apic_id>0x1</apic_id>
          <x2apic_id>0x1</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>1</freqdomain_cpus>
        </thread>
      </core>
      <core id="0x2">
        <thread id="0x2">
          <cpu_id>2</cpu_id>
          <apic_id>0x2</apic_id>
          <x2apic_id>0x2</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>2</freqdomain_cpus>
        </thread>
      </core>
      <core id="0x3">
        <thread id="0x3">
          <cpu_id>3</cpu_id>
          <apic_id>0x3</apic_id>
          <x2apic_id>0x3</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>3</freqdomain_cpus>
        </thread>
      </core>
      <core id="0x4">
        <thread id="0x4">
          <cpu_id>4</cpu_id>
          <apic_id>0x4</apic_id>
          <x2apic_id>0x4</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>4</freqdomain_cpus>
        </thread>
      </core>
      <core id="0x5">
        <thread id="0x5">
          <cpu_id>5</cpu_id>
          <apic_id>0x5</apic_id>
          <x2apic_id>0x5</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>5</freqdomain_cpus>
        </thread>
      </core>
      <core id="0x6">
        <thread id="0x6">
          <cpu_id>6</cpu_id>
          <apic_id>0x6</apic_id>
          <x2apic_id>0x6</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>6</freqdomain_cpus>
        </thread>
      </core>
      <core id="0x7">
        <thread id="0x7">
          <cpu_id>7</cpu_id>
          <apic_id>0x7</apic_id>
          <x2apic_id>0x7</x2apic_id>
          <family_id>0x6</family_id>
          <model_id>0x5f</model_id>
          <stepping_id>0x1</stepping_id>
          <core_type></core_type>
          <native_model_id></native_model_id>
          <freqdomain_cpus>7</freqdomain_cpus>
        </thread>
      </core>
    </die>
  </processors>
  <caches>
    <cache level="1" id="0x0" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
      </processors>
    </cache>
    <cache level="1" id="0x0" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
      </processors>
    </cache>
    <cache level="1" id="0x1" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x1</processor>
      </processors>
    </cache>
    <cache level="1" id="0x1" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x1</processor>
      </processors>
    </cache>
    <cache level="1" id="0x2" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x2</processor>
      </processors>
    </cache>
    <cache level="1" id="0x2" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x2</processor>
      </processors>
    </cache>
    <cache level="1" id="0x3" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x3</processor>
      </processors>
    </cache>
    <cache level="1" id="0x3" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x3</processor>
      </processors>
    </cache>
    <cache level="1" id="0x4" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4</processor>
      </processors>
    </cache>
    <cache level="1" id="0x4" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4</processor>
      </processors>
    </cache>
    <cache level="1" id="0x5" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x5</processor>
      </processors>
    </cache>
    <cache level="1" id="0x5" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x5</processor>
      </processors>
    </cache>
    <cache level="1" id="0x6" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x6</processor>
      </processors>
    </cache>
    <cache level="1" id="0x6" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x6</processor>
      </processors>
    </cache>
    <cache level="1" id="0x7" type="1">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x7</processor>
      </processors>
    </cache>
    <cache level="1" id="0x7" type="2">
      <cache_size>32768</cache_size>
      <line_size>64</line_size>
      <ways>8</ways>
      <sets>64</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x7</processor>
      </processors>
    </cache>
    <cache level="2" id="0x0" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
      </processors>
    </cache>
    <cache level="2" id="0x1" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x1</processor>
      </processors>
    </cache>
    <cache level="2" id="0x2" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x2</processor>
      </processors>
    </cache>
    <cache level="2" id="0x3" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x3</processor>
      </processors>
    </cache>
    <cache level="2" id="0x4" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x4</processor>
      </processors>
    </cache>
    <cache level="2" id="0x5" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x5</processor>
      </processors>
    </cache>
    <cache level="2" id="0x6" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x6</processor>
      </processors>
    </cache>
    <cache level="2" id="0x7" type="3">
      <cache_size>4194304</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>4096</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>1</write_back_invalidate>
      <cache_inclusiveness>0</cache_inclusiveness>
      <complex_cache_indexing>0</complex_cache_indexing>
      <processors>
        <processor>0x7</processor>
      </processors>
    </cache>
    <cache level="3" id="0x0" type="3">
      <cache_size>16777216</cache_size>
      <line_size>64</line_size>
      <ways>16</ways>
      <sets>16384</sets>
      <partitions>1</partitions>
      <self_initializing>1</self_initializing>
      <fully_associative>0</fully_associative>
      <write_back_invalidate>0</write_back_invalidate>
      <cache_inclusiveness>1</cache_inclusiveness>
      <complex_cache_indexing>1</complex_cache_indexing>
      <processors>
        <processor>0x0</processor>
        <processor>0x1</processor>
        <processor>0x2</processor>
        <processor>0x3</processor>
        <processor>0x4</processor>
        <processor>0x5</processor>
        <processor>0x6</processor>
        <processor>0x7</processor>
      </processors>
    </cache>
  </caches>
  <memory>
    <range start="0x0000000000000000" end="0x000000000009ffff" size="655360"/>
    <range start="0x0000000000100000" end="0x00000000007fffff" size="7340032"/>
    <range start="0x0000000000808000" end="0x000000000080afff" size="12288"/>
    <range start="0x000000000080c000" end="0x000000000080ffff" size="16384"/>
    <range start="0x0000000000900000" end="0x000000007eeb4fff" size="2119913472"/>
    <range start="0x000000007ef76000" end="0x000000007f8eefff" size="9932800"/>
    <range start="0x000000007fbff000" end="0x000000007ff1ffff" size="3280896"/>
    <range start="0x0000000100000000" end="0x000000027fffffff" size="6442450944"/>
  </memory>
  <ioapics>
    <ioapic id="0x0">
      <address>0xfec00000</address>
      <gsi_base>0x0</gsi_base>
      <gsi_number>24</gsi_number>
    </ioapic>
  </ioapics>
  <devices>
    <bus type="system">
      <acpi_object>\_SB_</acpi_object>
      <bus id="PNP0A08" type="pci" address="0x0" description="Host bridge: Intel Corporation 82G33/G31/P35/P31 Express DRAM Controller">
        <vendor>0x8086</vendor>
        <identifier>0x29c0</identifier>
        <subsystem_vendor>0x1af4</subsystem_vendor>
        <subsystem_identifier>0x1100</subsystem_identifier>
        <class>0x060000</class>
        <acpi_object>\_SB_.PCI0</acpi_object>
        <compatible_id>PNP0A03</compatible_id>
        <acpi_uid>0</acpi_uid>
        <resource id="res0" type="bus_number" min="0x0" max="0xff" len="0x100"/>
        <resource id="res2" type="io_port" min="0x0" max="0xcf7" len="0xcf8"/>
        <resource id="res1" type="io_port" min="0xcf8" max="0xcf8" len="0x8"/>
        <resource id="res3" type="io_port" min="0xd00" max="0xffff" len="0xf300"/>
        <resource id="res4" type="memory" min="0xa0000" max="0xbffff" len="0x20000"/>
        <resource id="res5" type="memory" min="0x80000000" max="0xafffffff" len="0x30000000"/>
        <resource id="res6" type="memory" min="0xc0000000" max="0xfebfffff" len="0x3ec00000"/>
        <resource id="res7" type="memory" min="0x800000000" max="0xfffffffff" len="0x800000000"/>
        <interrupt_pin_routing>
          <routing address="0xffff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0x1ffff">
            <mapping pin="INTA#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIE" index="0"/>
          </routing>
          <routing address="0x2ffff">
            <mapping pin="INTA#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIF" index="0"/>
          </routing>
          <routing address="0x3ffff">
            <mapping pin="INTA#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIG" index="0"/>
          </routing>
          <routing address="0x4ffff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0x5ffff">
            <mapping pin="INTA#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIE" index="0"/>
          </routing>
          <routing address="0x6ffff">
            <mapping pin="INTA#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIF" index="0"/>
          </routing>
          <routing address="0x7ffff">
            <mapping pin="INTA#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIG" index="0"/>
          </routing>
          <routing address="0x8ffff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0x9ffff">
            <mapping pin="INTA#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIE" index="0"/>
          </routing>
          <routing address="0xaffff">
            <mapping pin="INTA#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIF" index="0"/>
          </routing>
          <routing address="0xbffff">
            <mapping pin="INTA#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIG" index="0"/>
          </routing>
          <routing address="0xcffff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0xdffff">
            <mapping pin="INTA#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIE" index="0"/>
          </routing>
          <routing address="0xeffff">
            <mapping pin="INTA#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIF" index="0"/>
          </routing>
          <routing address="0xfffff">
            <mapping pin="INTA#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIG" index="0"/>
          </routing>
          <routing address="0x10ffff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0x11ffff">
            <mapping pin="INTA#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIE" index="0"/>
          </routing>
          <routing address="0x12ffff">
            <mapping pin="INTA#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIF" index="0"/>
          </routing>
          <routing address="0x13ffff">
            <mapping pin="INTA#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIG" index="0"/>
          </routing>
          <routing address="0x14ffff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0x15ffff">
            <mapping pin="INTA#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIE" index="0"/>
          </routing>
          <routing address="0x16ffff">
            <mapping pin="INTA#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIF" index="0"/>
          </routing>
          <routing address="0x17ffff">
            <mapping pin="INTA#" source="\_SB_.GSIH" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIG" index="0"/>
          </routing>
          <routing address="0x18ffff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0x19ffff">
            <mapping pin="INTA#" source="\_SB_.GSIA" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIB" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIC" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSID" index="0"/>
          </routing>
          <routing address="0x1affff">
            <mapping pin="INTA#" source="\_SB_.GSIA" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIB" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIC" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSID" index="0"/>
          </routing>
          <routing address="0x1bffff">
            <mapping pin="INTA#" source="\_SB_.GSIA" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIB" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIC" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSID" index="0"/>
          </routing>
          <routing address="0x1cffff">
            <mapping pin="INTA#" source="\_SB_.GSIA" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIB" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIC" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSID" index="0"/>
          </routing>
          <routing address="0x1dffff">
            <mapping pin="INTA#" source="\_SB_.GSIA" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIB" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIC" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSID" index="0"/>
          </routing>
          <routing address="0x1effff">
            <mapping pin="INTA#" source="\_SB_.GSIE" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIF" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIG" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSIH" index="0"/>
          </routing>
          <routing address="0x1fffff">
            <mapping pin="INTA#" source="\_SB_.GSIA" index="0"/>
            <mapping pin="INTB#" source="\_SB_.GSIB" index="0"/>
            <mapping pin="INTC#" source="\_SB_.GSIC" index="0"/>
            <mapping pin="INTD#" source="\_SB_.GSID" index="0"/>
          </routing>
        </interrupt_pin_routing>
        <device address="0x0">
          <acpi_object>\_SB_.PCI0.S00_</acpi_object>
          <aml_template>5b82165c2f035f53425f504349305330305f085f41445200</aml_template>
        </device>
        <device address="0x10000" id="0x1111" description="00:01.0 VGA compatible controller:">
          <vendor>0x1234</vendor>
          <identifier>0x1111</identifier>
          <subsystem_vendor>0x1af4</subsystem_vendor>
          <subsystem_identifier>0x1100</subsystem_identifier>
          <class>0x030000</class>
          <acpi_object>\_SB_.PCI0.S08_</acpi_object>
          <aml_template>5b821a5c2f035f53425f504349305330385f085f4144520c00000100</aml_template>
          <resource type="memory" min="0xc0000000" max="0xc0ffffff" len="0x1000000" id="bar0" width="32" prefetchable="1"/>
          <resource type="memory" min="0xc1082000" max="0xc1082fff" len="0x1000" id="bar2" width="32" prefetchable="0"/>
        </device>
        <device address="0x20000" id="0x1000" description="00:02.0 Ethernet controller: Red Hat, Inc. Virtio network device">
          <vendor>0x1af4</vendor>
          <identifier>0x1000</identifier>
          <subsystem_vendor>0x1af4</subsystem_vendor>
          <subsystem_identifier>0x0001</subsystem_identifier>
          <class>0x020000</class>
          <acpi_object>\_SB_.PCI0.S10_</acpi_object>
          <aml_template>5b821a5c2f035f53425f504349305331305f085f4144520c00000200</aml_template>
          <resource type="interrupt_pin" pin="INTA#" source="\_SB_.GSIG" index="0"/>
          <resource type="io_port" min="0x6060" max="0x607f" len="0x20" id="bar0"/>
          <resource type="memory" min="0xc1081000" max="0xc1081fff" len="0x1000" id="bar1" width="32" prefetchable="0"/>
          <resource type="memory" min="0x800000000" max="0x800003fff" len="0x4000" id="bar4" width="64" prefetchable="1"/>
          <capability id="MSI-X">
            <table_size>4</table_size>
            <table_bir>3</table_bir>
            <table_offset>0x8010000</table_offset>
            <pba_bir>0</pba_bir>
            <pba_offset>0x0</pba_offset>
          </capability>
          <capability id="Vendor-Specific"/>
          <capability id="Vendor-Specific"/>
          <capability id="Vendor-Specific"/>
          <capability id="Vendor-Specific"/>
          <capability id="Vendor-Specific"/>
        </device>
        <device address="0x30000" id="0x0010" description="00:03.0 Non-Volatile memory controller: Red Hat, Inc. QEMU NVM Express Controller">
          <vendor>0x1b36</vendor>
          <identifier>0x0010</identifier>
          <subsystem_vendor>0x1af4</subsystem_vendor>
          <subsystem_identifier>0x1100</subsystem_identifier>
          <class>0x010802</class>
          <acpi_object>\_SB_.PCI0.S18_</acpi_object>
          <aml_template>5b821a5c2f035f53425f504349305331385f085f4144520c00000300</aml_template>
          <resource type="interrupt_pin" pin="INTA#" source="\_SB_.GSIH" index="0"/>
          <resource type="memory" min="0x800008000" max="0x80000bfff" len="0x4000" id="bar0" width="64" prefetchable="0"/>
          <capability id="MSI-X">
            <table_size>65</table_size>
            <table_bir>1</table_bir>
            <table_offset>0x10000000</table_offset>
            <pba_bir>1</pba_bir>
            <pba_offset>0x0</pba_offset>
          </capability>
          <capability id="PCI Express"/>
        </device>
        <device address="0x40000" id="0x0010" description="00:04.0 Non-Volatile memory controller: Red Hat, Inc. QEMU NVM Express Controller">
          <vendor>0x1b36</vendor>
          <identifier>0x0010</identifier>
          <subsystem_vendor>0x1af4</subsystem_vendor>
          <subsystem_identifier>0x1100</subsystem_identifier>
          <class>0x010802</class>
          <acpi_object>\_SB_.PCI0.S20_</acpi_object>
          <aml_template>5b821a5c2f035f53425f504349305332305f085f4144520c00000400</aml_template>
          <resource type="interrupt_pin" pin="INTA#" source="\_SB_.GSIE" index="0"/>
          <resource type="memory" min="0x800004000" max="0x800007fff" len="0x4000" id="bar0" width="64" prefetchable="0"/>
          <capability id="MSI-X">
            <table_size>65</table_size>
            <table_bir>1</table_bir>
            <table_offset>0x10000000</table_offset>
            <pba_bir>1</pba_bir>
            <pba_offset>0x0</pba_offset>
          </capability>
          <capability id="PCI Express"/>
        </device>
        <device address="0x1f0000" id="0x2918" description="00:1f.0 ISA bridge: Intel Corporation 82801IB (ICH9) LPC Interface Controller">
          <vendor>0x8086</vendor>
          <identifier>0x2918</identifier>
          <subsystem_vendor>0x1af4</subsystem_vendor>
          <subsystem_identifier>0x1100</subsystem_identifier>
          <class>0x060100</class>
          <acpi_object>\_SB_.PCI0.ISA_</acpi_object>
          <aml_template>5b821a5c2f035f53425f504349304953415f085f4144520c00001f00</aml_template>
          <device id="PNP0501">
            <acpi_object>\_SB_.PCI0.ISA_.COM1</acpi_object>
            <acpi_uid>1</acpi_uid>
            <aml_template>5b8242045c2f045f53425f504349304953415f434f4d31085f5354410a0f085f4849440c41d00501085f55494401085f43525311100a0d4701f803f80300082210007900</aml_template>
            <status>
              <present>y</present>
              <enabled>y</enabled>
              <functioning>y</functioning>
            </status>
            <resource id="res0" type="io_port" min="0x3f8" max="0x3f8" len="0x8"/>
            <resource id="res1" type="irq" int="4"/>
          </device>
          <device id="PNP0303">
            <acpi_object>\_SB_.PCI0.ISA_.KBD_</acpi_object>
            <aml_template>5b8244045c2f045f53425f504349304953415f4b42445f085f5354410a0f085f4849440c41d00303085f43525311180a15470160006000010147016400640001012202007900</aml_template>
            <status>
              <present>y</present>
              <enabled>y</enabled>
              <functioning>y</functioning>
            </status>
            <resource id="res0" type="io_port" min="0x60" max="0x60" len="0x1"/>
            <resource id="res1" type="io_port" min="0x64" max="0x64" len="0x1"/>
            <resource id="res2" type="irq" int="1"/>
          </device>
          <device id="PNP0400">
            <acpi_object>\_SB_.PCI0.ISA_.LPT1</acpi_object>
            <acpi_uid>1</acpi_uid>
            <aml_template>5b8242045c2f045f53425f504349304953415f4c505431085f5354410a0f085f4849440c41d00400085f55494401085f43525311100a0d47017803780308082280007900</aml_template>
            <status>
              <present>y</present>
              <enabled>y</enabled>
              <functioning>y</functioning>
            </status>
            <resource id="res0" type="io_port" min="0x378" max="0x378" len="0x8"/>
            <resource id="res1" type="irq" int="7"/>
          </device>
          <device id="PNP0F13">
            <acpi_object>\_SB_.PCI0.ISA_.MOU_</acpi_object>
            <aml_template>5b82335c2f045f53425f504349304953415f4d4f555f085f5354410a0f085f4849440c41d00f13085f43525311080a052200107900</aml_template>
            <status>
              <present>y</present>
              <enabled>y</enabled>
              <functioning>y</functioning>
            </status>
            <resource id="res0" type="irq" int="12"/>
          </device>
          <device id="PNP0B00">
            <acpi_object>\_SB_.PCI0.ISA_.RTC_</acpi_object>
            <aml_template>5b82345c2f045f53425f504349304953415f5254435f085f4849440c41d00b00085f43525311100a0d47017000700001082200017900</aml_template>
            <resource id="res0" type="io_port" min="0x70" max="0x70" len="0x8"/>
            <resource id="res1" type="irq" int="8"/>
          </device>
        </device>
        <device address="0x1f0002" id="0x2922" description="00:1f.2 SATA controller: Intel Corporation 82801IR/IO/IH (ICH9R/DO/DH) 6 port SATA Controller [AHCI mode]">
          <vendor>0x8086</vendor>
          <identifier>0x2922</identifier>
          <subsystem_vendor>0x1af4</subsystem_vendor>
          <subsystem_identifier>0x1100</subsystem_identifier>
          <class>0x010601</class>
          <resource type="interrupt_pin" pin="INTA#" source="\_SB_.GSIA" index="0"/>
          <resource type="io_port" min="0x6040" max="0x605f" len="0x20" id="bar4"/>
          <resource type="memory" min="0xc1080000" max="0xc1080fff" len="0x1000" id="bar5" width="32" prefetchable="0"/>
          <capability id="MSI">
            <count>1</count>
            <capability id="64-bit address"/>
          </capability>
          <capability id="Reserved (0x12)"/>
        </device>
        <device address="0x1f0003" id="0x2930" description="00:1f.3 SMBus: Intel Corporation 82801I (ICH9 Family) SMBus Controller">
          <vendor>0x8086</vendor>
          <identifier>0x2930</identifier>
          <subsystem_vendor>0x1af4</subsystem_vendor>
          <subsystem_identifier>0x1100</subsystem_identifier>
          <class>0x0c0500</class>
          <acpi_object>\_SB_.PCI0.SMB0</acpi_object>
          <aml_template>5b821a5c2f035f53425f50434930534d4230085f4144520c03001f00</aml_template>
          <resource type="interrupt_pin" pin="INTA#" source="\_SB_.GSIA" index="0"/>
          <resource type="io_port" min="0x6000" max="0x603f" len="0x40" id="bar4"/>
        </device>
        <device id="QEMU0002">
          <acpi_object>\_SB_.PCI0.FWCF</acpi_object>
          <aml_template>5b82395c2f035f53425f5043493046574346085f5354410a0b085f4849440d51454d553030303200085f435253110d0a0a470110051005010c7900</aml_template>
          <status>
            <present>y</present>
            <enabled>y</enabled>
            <functioning>y</functioning>
          </status>
          <resource id="res0" type="io_port" min="0x510" max="0x510" len="0xc"/>
        </device>
        <device id="PNP0A06">
          <acpi_object>\_SB_.PCI0.GPE0</acpi_object>
          <acpi_uid>GPE0 resources</acpi_uid>
          <aml_template>5b824e045c2f035f53425f5043493047504530085f5354410a0b085f4849440d504e503041303600085f5549440d47504530207265736f757263657300085f435253110d0a0a47012006200601107900</aml_template>
          <status>
            <present>y</present>
            <enabled>y</enabled>
            <functioning>y</functioning>
          </status>
          <resource id="res0" type="io_port" min="0x620" max="0x620" len="0x10"/>
        </device>
        <device id="PNP0A06">
          <acpi_object>\_SB_.PCI0.PHPR</acpi_object>
          <acpi_uid>PCI Hotplug resources</acpi_uid>
          <aml_template>5b8245055c2f035f53425f5043493050485052085f5354410a0b085f4849440d504e503041303600085f5549440d50434920486f74706c7567207265736f757263657300085f435253110d0a0a4701c00cc00c01187900</aml_template>
          <status>
            <present>y</present>
            <enabled>y</enabled>
            <functioning>y</functioning>
          </status>
          <resource id="res0" type="io_port" min="0xcc0" max="0xcc0" len="0x18"/>
        </device>
        <device id="PNP0A06">
          <acpi_object>\_SB_.PCI0.PRES</acpi_object>
          <acpi_uid>CPU Hotplug resources</acpi_uid>
          <aml_template>5b824a045c2f035f53425f5043493050524553085f4849440c41d00a06085f5549440d43505520486f74706c7567207265736f757263657300085f435253110d0a0a4701d80cd80c010c7900</aml_template>
          <resource id="res0" type="io_port" min="0xcd8" max="0xcd8" len="0xc"/>
        </device>
      </bus>
      <device id="ACPI0010">
        <acpi_object>\_SB_.CPUS</acpi_object>
        <compatible_id>PNP0A05</compatible_id>
        <aml_template>5b822b5c2e5f53425f43505553085f5354410a0f085f4849440d414350493030313000085f4349440c41d00a05</aml_template>
        <status>
          <present>y</present>
          <enabled>y</enabled>
          <functioning>y</functioning>
        </status>
      </device>
      <device id="PNP0C01">
        <acpi_object>\_SB_.DRAC</acpi_object>
        <aml_template>5b823e5c2e5f53425f44524143085f4849440d504e503043303100085f435253111f0a1c871700000c0100000000000000b0ffffffbf00000000000000107900</aml_template>
        <resource id="res0" type="memory" min="0xb0000000" max="0xbfffffff" len="0x10000000"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSIA</acpi_object>
        <acpi_uid>16</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534941085f4849440c41d00c0f085f5549440a10085f435253110e0a0b8906000901100000007900</aml_template>
        <resource id="res0" type="irq" int="16"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSIB</acpi_object>
        <acpi_uid>17</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534942085f4849440c41d00c0f085f5549440a11085f435253110e0a0b8906000901110000007900</aml_template>
        <resource id="res0" type="irq" int="17"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSIC</acpi_object>
        <acpi_uid>18</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534943085f4849440c41d00c0f085f5549440a12085f435253110e0a0b8906000901120000007900</aml_template>
        <resource id="res0" type="irq" int="18"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSID</acpi_object>
        <acpi_uid>19</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534944085f4849440c41d00c0f085f5549440a13085f435253110e0a0b8906000901130000007900</aml_template>
        <resource id="res0" type="irq" int="19"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSIE</acpi_object>
        <acpi_uid>20</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534945085f4849440c41d00c0f085f5549440a14085f435253110e0a0b8906000901140000007900</aml_template>
        <resource id="res0" type="irq" int="20"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSIF</acpi_object>
        <acpi_uid>21</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534946085f4849440c41d00c0f085f5549440a15085f435253110e0a0b8906000901150000007900</aml_template>
        <resource id="res0" type="irq" int="21"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSIG</acpi_object>
        <acpi_uid>22</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534947085f4849440c41d00c0f085f5549440a16085f435253110e0a0b8906000901160000007900</aml_template>
        <resource id="res0" type="irq" int="22"/>
      </device>
      <device id="PNP0C0F">
        <acpi_object>\_SB_.GSIH</acpi_object>
        <acpi_uid>23</acpi_uid>
        <aml_template>5b82305c2e5f53425f47534948085f4849440c41d00c0f085f5549440a17085f435253110e0a0b8906000901170000007900</aml_template>
        <resource id="res0" type="irq" int="23"/>
      </device>
      <device id="PNP0103">
        <acpi_object>\_SB_.HPET</acpi_object>
        <acpi_uid>0</acpi_uid>
        <aml_template>5b824b085c2e5f53425f485045545b804850544d000c0000d0fe0b00045b81104850544d1356454e44205052445f2014365f535441007056454e4460705052445f617a600a1060a00c9193600093600bffffa400a00e9193610094610c00e1f505a400a40a0f085f4849440c41d00103085f55494400085f43525311110a0e860900000000d0fe000400007900</aml_template>
        <status>
          <present>y</present>
          <enabled>y</enabled>
          <functioning>y</functioning>
        </status>
        <resource id="res0" type="memory" min="0xfed00000" max="0xfed003ff" len="0x400"/>
      </device>
    </bus>
  </devices>
  <device-classes>
    <inputs>
      <input>
        <name>Power Button</name>
        <phys>LNXPWRBN/button/input0</phys>
      </input>
      <input>
        <name>AT Translated Set 2 keyboard</name>
        <phys>isa0060/serio0/input0</phys>
      </input>
      <input>
        <name>VirtualPS/2 VMware VMMouse</name>
        <phys>isa0060/serio1/input0</phys>
      </input>
      <input>
        <name>VirtualPS/2 VMware VMMouse</name>
        <phys>isa0060/serio1/input1</phys>
      </input>
      <input>
        <name>PC Speaker</name>
        <phys>isa0061/input0</phys>
      </input>
    </inputs>
    <ttys>
      <serial>
        <dev_path>/dev/ttyS0</dev_path>
        <type>4</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS1</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS2</dev_path>
        <type>0</type>
      </serial>
      <serial>
        <dev_path>/dev/ttyS3</dev_path>
        <type>0</type>
      </serial>
    </ttys>
  </device-classes>
</acrn-config>
