{:input (genetic.crossover/dumb-crossover 1357924304 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif") (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , wire1_29, \\wire2_:missing , wire3_44, \\wire4_21_32_36_45_:missing_38_30_42 , wire5_19, wire6_25, wire7_34, wire8_35, wire9_35, wire10_43, \\wire:missing_edge , \\wire46_:missing , \\wire47_:missing , wire49_98, \\wire74_85_77_92_104_50_100_:missing_87_80 , wire53_79, wire55_90, wire56_97, wire57_35, wire59_102\n, wire60_35);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire101_102;\n  output wire10_43;\n  wire wire10_43;\n  wire wire12_101;\n  wire wire12_20;\n  wire wire12_26;\n  wire wire12_27;\n  wire wire12_31;\n  wire wire12_34;\n  wire wire12_40;\n  wire wire12_41;\n  wire wire12_43;\n  wire wire12_75;\n  wire wire12_76;\n  wire wire12_86;\n  wire wire12_88;\n  wire wire12_89;\n  wire wire12_90;\n  wire wire12_91;\n  wire wire12_99;\n  wire \\wire12_:missing ;\n  wire wire13_18;\n  wire wire13_35;\n  wire wire14_22;\n  wire wire14_35;\n  wire wire15_26;\n  wire wire15_35;\n  wire wire16_27;\n  wire wire16_35;\n  wire \\wire16_:missing ;\n  wire wire17_28;\n  wire wire17_29;\n  wire wire18_19;\n  input wire1_29;\n  wire wire1_29;\n  wire wire22_23;\n  wire wire24_25;\n  wire \\wire28_:missing ;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire37_:missing ;\n  wire \\wire39_:missing ;\n  input wire3_44;\n  wire wire3_44;\n  wire \\wire40_:missing ;\n  input \\wire46_:missing ;\n  wire \\wire46_:missing ;\n  input \\wire47_:missing ;\n  wire \\wire47_:missing ;\n  input wire49_98;\n  wire wire49_98;\n  input \\wire4_21_32_36_45_:missing_38_30_42 ;\n  wire \\wire4_21_32_36_45_:missing_38_30_42 ;\n  output wire53_79;\n  wire wire53_79;\n  output wire55_90;\n  wire wire55_90;\n  output wire56_97;\n  wire wire56_97;\n  output wire57_35;\n  wire wire57_35;\n  output wire59_102;\n  wire wire59_102;\n  output wire5_19;\n  wire wire5_19;\n  output wire60_35;\n  wire wire60_35;\n  wire wire62_35;\n  wire wire62_74;\n  wire \\wire62_:missing ;\n  wire wire63_35;\n  wire \\wire63_:missing ;\n  wire wire64_35;\n  wire wire64_96;\n  wire wire65_35;\n  wire wire65_98;\n  wire \\wire65_:missing ;\n  wire wire66_105;\n  wire wire66_35;\n  wire \\wire66_:missing ;\n  wire wire67_35;\n  wire \\wire67_:missing ;\n  wire wire68_76;\n  wire wire68_77;\n  wire \\wire68_:missing ;\n  wire wire69_78;\n  wire wire69_80;\n  output wire6_25;\n  wire wire6_25;\n  wire wire70_84;\n  wire wire70_85;\n  wire wire71_35;\n  wire wire71_87;\n  wire wire72_35;\n  wire wire72_89;\n  wire \\wire72_:missing ;\n  wire wire73_93;\n  wire wire73_95;\n  input \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  wire \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  output wire7_34;\n  wire wire7_34;\n  wire wire82_83;\n  output wire8_35;\n  wire wire8_35;\n  wire wire93_94;\n  output wire9_35;\n  wire wire9_35;\n  wire \\wire:missing_100 ;\n  wire \\wire:missing_103 ;\n  wire \\wire:missing_104 ;\n  wire \\wire:missing_106 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_75 ;\n  wire \\wire:missing_81 ;\n  wire \\wire:missing_83 ;\n  wire \\wire:missing_91 ;\n  wire \\wire:missing_92 ;\n  wire \\wire:missing_94 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire13_18 = 4'h8 >> { wire13_35, \\wire:missing_edge  };\n  assign wire14_22 = 4'h8 >> { wire14_35, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire15_35, wire15_26 };\n  assign \\wire62_:missing  = 4'h8 >> { wire62_74, wire62_35 };\n  assign \\wire63_:missing  = 4'h8 >> { \\wire:missing_edge , wire63_35 };\n  assign wire64_96 = 4'h8 >> { wire64_35, wire64_35 };\n  assign \\wire65_:missing  = 4'h8 >> { wire65_35, wire65_98 };\n  assign \\wire66_:missing  = 4'h8 >> { wire66_35, wire66_105 };\n  assign \\wire67_:missing  = 4'h8 >> { \\wire:missing_edge , wire67_35 };\n  assign \\wire16_:missing  = 4'h8 >> { wire16_35, wire16_27 };\n  assign \\wire68_:missing  = 4'h8 >> { wire68_77, wire68_76 };\n  assign wire69_78 = 4'h8 >> { wire69_80, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire70_85, wire70_84 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire71_87, wire71_35 };\n  assign \\wire72_:missing  = 4'h8 >> { wire72_35, wire72_89 };\n  assign wire73_93 = 4'h8 >> { \\wire:missing_edge , wire73_95 };\n  assign wire17_28 = 4'h8 >> { \\wire:missing_edge , wire17_29 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire12_:missing  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_106  = \\wire:missing_edge ;\n  assign wire66_105 = \\wire:missing_edge ;\n  assign \\wire:missing_104  = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_103  = \\wire:missing_edge ;\n  assign wire59_102 = wire101_102;\n  assign wire101_102 = wire12_101;\n  assign \\wire:missing_100  = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_edge  = wire12_99;\n  assign wire65_98 = wire49_98;\n  assign wire56_97 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire64_96;\n  assign wire73_95 = \\wire:missing_edge ;\n  assign \\wire:missing_94  = wire93_94;\n  assign wire93_94 = wire73_93;\n  assign \\wire:missing_92  = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_91  = wire12_91;\n  assign wire55_90 = wire12_90;\n  assign wire72_89 = wire12_89;\n  assign \\wire:missing_edge  = wire12_88;\n  assign wire71_87 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_edge  = wire12_86;\n  assign wire70_85 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire70_84 = \\wire:missing_edge ;\n  assign \\wire:missing_83  = wire82_83;\n  assign wire82_83 = \\wire:missing_edge ;\n  assign \\wire:missing_81  = \\wire:missing_edge ;\n  assign wire69_80 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire53_79 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire69_78;\n  assign wire68_77 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire68_76 = wire12_76;\n  assign \\wire:missing_75  = wire12_75;\n  assign wire62_74 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_45  = \\wire4_21_32_36_45_:missing_38_30_42 ;\n  assign \\wire:missing_44  = wire3_44;\n  assign wire10_43 = wire12_43;\n  assign \\wire:missing_42  = \\wire4_21_32_36_45_:missing_38_30_42 ;\n  assign \\wire:missing_41  = wire12_41;\n  assign \\wire40_:missing  = wire12_40;\n  assign \\wire39_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_38  = \\wire4_21_32_36_45_:missing_38_30_42 ;\n  assign \\wire37_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_36  = \\wire4_21_32_36_45_:missing_38_30_42 ;\n  assign \\wire:missing_35  = \\wire:missing_edge ;\n  assign wire7_34 = wire12_34;\n  assign \\wire:missing_33  = \\wire:missing_edge ;\n  assign \\wire:missing_32  = \\wire4_21_32_36_45_:missing_38_30_42 ;\n  assign \\wire:missing_31  = wire12_31;\n  assign \\wire:missing_edge  = \\wire4_21_32_36_45_:missing_38_30_42 ;\n  assign wire17_29 = wire1_29;\n  assign \\wire28_:missing  = wire17_28;\n  assign wire16_27 = wire12_27;\n  assign wire15_26 = wire12_26;\n  assign wire6_25 = wire24_25;\n  assign wire24_25 = \\wire:missing_edge ;\n  assign \\wire:missing_23  = wire22_23;\n  assign wire22_23 = wire14_22;\n  assign \\wire:missing_21  = \\wire4_21_32_36_45_:missing_38_30_42 ;\n  assign \\wire:missing_edge  = wire12_20;\n  assign wire5_19 = wire18_19;\n  assign wire18_19 = wire13_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:3.1-222.10\" *)\nmodule postsynth(\\wire0_:missing , wire1_29, \\wire2_:missing , wire3_44, \\wire4_21_32_36_45_:missing_38_30_42 , wire5_19, wire6_25, wire7_34, wire8_35, wire9_35, wire10_43, \\wire:missing_edge , \\wire46_:missing , \\wire47_:missing , wire49_98, \\wire74_85_77_92_104_50_100_:missing_87_80 , wire53_79, wire55_90, wire56_97, wire57_35, wire59_102\n, wire60_35);\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:6.9-6.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:8.8-8.19\" *)\n  wire wire101_102;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:9.10-9.19\" *)\n  output wire10_43;\n  wire wire10_43;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:11.8-11.18\" *)\n  wire wire12_101;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:12.8-12.17\" *)\n  wire wire12_20;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:16.8-16.17\" *)\n  wire wire12_34;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:19.8-19.17\" *)\n  wire wire12_43;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:22.8-22.17\" *)\n  wire wire12_86;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:23.8-23.17\" *)\n  wire wire12_88;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:25.8-25.17\" *)\n  wire wire12_90;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:27.8-27.17\" *)\n  wire wire12_99;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:28.8-28.24\" *)\n  wire \\wire12_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:29.8-29.17\" *)\n  wire wire13_18;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:30.8-30.17\" *)\n  wire wire13_35;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:39.8-39.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire17_29;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:40.8-40.17\" *)\n  wire wire18_19;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:41.9-41.17\" *)\n  input wire1_29;\n  wire wire1_29;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:44.8-44.17\" *)\n  wire wire24_25;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:46.9-46.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:48.8-48.24\" *)\n  wire \\wire37_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:49.8-49.24\" *)\n  wire \\wire39_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:50.9-50.17\" *)\n  input wire3_44;\n  wire wire3_44;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:53.9-53.25\" *)\n  input \\wire46_:missing ;\n  wire \\wire46_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:55.9-55.25\" *)\n  input \\wire47_:missing ;\n  wire \\wire47_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:57.9-57.18\" *)\n  input wire49_98;\n  wire wire49_98;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:59.9-59.45\" *)\n  input \\wire4_21_32_36_45_:missing_38_30_42 ;\n  wire \\wire4_21_32_36_45_:missing_38_30_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:61.10-61.19\" *)\n  output wire53_79;\n  wire wire53_79;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:63.10-63.19\" *)\n  output wire55_90;\n  wire wire55_90;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:65.10-65.19\" *)\n  output wire56_97;\n  wire wire56_97;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:67.10-67.19\" *)\n  output wire57_35;\n  wire wire57_35;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:69.10-69.20\" *)\n  output wire59_102;\n  wire wire59_102;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:71.10-71.18\" *)\n  output wire5_19;\n  wire wire5_19;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:73.10-73.19\" *)\n  output wire60_35;\n  wire wire60_35;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:76.8-76.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire62_74;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:81.8-81.17\" *)\n  wire wire64_96;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:83.8-83.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire65_98;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:85.8-85.18\" *)\n  wire wire66_105;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:91.8-91.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire68_77;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:93.8-93.17\" *)\n  wire wire69_78;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:94.8-94.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire69_80;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:95.10-95.18\" *)\n  output wire6_25;\n  wire wire6_25;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:97.8-97.17\" *)\n  wire wire70_84;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:98.8-98.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire70_85;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:100.8-100.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire71_87;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:104.8-104.17\" *)\n  wire wire73_93;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:105.8-105.17\" *)\n  wire wire73_95;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:106.9-106.51\" *)\n  input \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  wire \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:108.10-108.18\" *)\n  output wire7_34;\n  wire wire7_34;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:110.8-110.17\" *)\n  wire wire82_83;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:111.10-111.18\" *)\n  output wire8_35;\n  wire wire8_35;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:113.8-113.17\" *)\n  wire wire93_94;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:114.10-114.18\" *)\n  output wire9_35;\n  wire wire9_35;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:116.8-116.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_100 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:117.8-117.25\" *)\n  wire \\wire:missing_103 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:118.8-118.25\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_104 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:119.8-119.25\" *)\n  wire \\wire:missing_106 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:120.8-120.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:123.8-123.24\" *)\n  wire \\wire:missing_32 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:124.8-124.24\" *)\n  wire \\wire:missing_33 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:125.8-125.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:126.8-126.24\" *)\n  wire \\wire:missing_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:127.8-127.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:129.8-129.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:130.8-130.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:131.8-131.24\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:133.8-133.24\" *)\n  wire \\wire:missing_81 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:134.8-134.24\" *)\n  wire \\wire:missing_83 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:136.8-136.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_92 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:137.8-137.24\" *)\n  wire \\wire:missing_94 ;\n  (* src = \"/tmp/fuzzmount745B5940/54CEAC3A.v:138.9-138.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire101_102 = 1'hx;\n  assign wire10_43 = 1'hx;\n  assign wire12_101 = 1'hx;\n  assign wire12_20 = 1'h1;\n  assign wire12_34 = 1'hx;\n  assign wire12_43 = 1'hx;\n  assign wire12_86 = 1'h1;\n  assign wire12_88 = 1'h1;\n  assign wire12_90 = 1'hx;\n  assign wire12_99 = 1'h1;\n  assign \\wire12_:missing  = 1'h0;\n  assign wire13_18 = 1'hx;\n  assign wire13_35 = 1'hx;\n  assign wire17_29 = wire1_29;\n  assign wire18_19 = 1'hx;\n  assign wire24_25 = 1'h1;\n  assign \\wire37_:missing  = 1'h1;\n  assign \\wire39_:missing  = 1'h1;\n  assign \\wire4_21_32_36_45_:missing_38_30_42  = 1'h1;\n  assign wire53_79 = 1'h1;\n  assign wire55_90 = 1'hx;\n  assign wire56_97 = 1'h1;\n  assign wire57_35 = 1'hx;\n  assign wire59_102 = 1'hx;\n  assign wire5_19 = 1'hx;\n  assign wire60_35 = 1'hx;\n  assign wire62_74 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire64_96 = 1'h1;\n  assign wire65_98 = wire49_98;\n  assign wire66_105 = 1'h1;\n  assign wire68_77 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire69_78 = 1'h1;\n  assign wire69_80 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire6_25 = 1'h1;\n  assign wire70_84 = 1'h1;\n  assign wire70_85 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire71_87 = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign wire73_93 = 1'h1;\n  assign wire73_95 = 1'h1;\n  assign wire7_34 = 1'hx;\n  assign wire82_83 = 1'h1;\n  assign wire8_35 = 1'hx;\n  assign wire93_94 = 1'h1;\n  assign wire9_35 = 1'hx;\n  assign \\wire:missing_100  = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_103  = 1'h1;\n  assign \\wire:missing_104  = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_106  = 1'h1;\n  assign \\wire:missing_21  = 1'h1;\n  assign \\wire:missing_32  = 1'h1;\n  assign \\wire:missing_33  = 1'h1;\n  assign \\wire:missing_35  = 1'h1;\n  assign \\wire:missing_36  = 1'h1;\n  assign \\wire:missing_38  = 1'h1;\n  assign \\wire:missing_42  = 1'h1;\n  assign \\wire:missing_44  = wire3_44;\n  assign \\wire:missing_45  = 1'h1;\n  assign \\wire:missing_81  = 1'h1;\n  assign \\wire:missing_83  = 1'h1;\n  assign \\wire:missing_92  = \\wire74_85_77_92_104_50_100_:missing_87_80 ;\n  assign \\wire:missing_94  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:48:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w/src/top.v'.\nSBY 23:48:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] Copy '/tmp/fuzzmount745B5940/54CEAC3A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w/src/54CEAC3A.v'.\nSBY 23:48:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] Copy '/tmp/fuzzmount745B5940/54CEAC3A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w/src/54CEAC3A.post.v'.\nSBY 23:48:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] engine_0: abc pdr\nSBY 23:48:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: /tmp/fuzzmount745B5940/top.v:46: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:153$127_Y [0] between cell $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:153$127.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:152$126_Y [0] between cell $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:152$126.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:151$125_Y [0] between cell $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:151$125.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:145$119_Y [0] between cell $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:145$119.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:142$116_Y [0] between cell $shr$/tmp/fuzzmount745B5940/54CEAC3A.v:142$116.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire9_35 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire8_35 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire7_34 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire60_35 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire59_102 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire57_35 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire55_90 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire10_43 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire presynth.\\wire13_35 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire top.\\y_post_7 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire top.\\y_pre_7 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 23:48:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 23:48:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] base: finished (returncode=0)\nSBY 23:48:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire9_35 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire8_35 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire7_34 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire60_35 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire59_102 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire57_35 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire55_90 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire10_43 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire presynth.\\wire13_35 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire top.\\y_post_7 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire top.\\y_pre_7 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 23:48:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] aig: finished (returncode=0)\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] engine_0: Warning: The network has no constraints.\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] engine_0: finished (returncode=0)\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] engine_0: Status returned by engine: FAIL\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w'.\nSBY 23:49:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp8quqat0w] DONE (FAIL, rc=2)\n", :err ""}}}