\begin{itemize}
\item {\bf ADC}		-- \textbf{A}nalogue to \textbf{D}igital \textbf{C}onverter
\item {\bf ALU}	    -- \textbf{A}rithmetic \textbf{L}ogic \textbf{U}nit
\item {\bf APD}	    -- \textbf{A}valanche \textbf{P}hoto-\textbf{D}iode
\item {\bf ARM}	    -- \textbf{A}dvanced \textbf{R}ISC \textbf{M}achine
\item {\bf ASIC}    -- \textbf{A}pplication-\textbf{S}pecific \textbf{I}ntegrated \textbf{C}ircuit
\item {\bf ATP}	    -- \textbf{A}cceptance \textbf{T}est-\textbf{P}rocedure
\item {\bf AXI}    	-- \textbf{A}dvanced e\textbf{X}tensible \textbf{I}nterface
\item {\bf BJT}	    -- \textbf{B}ipolar \textbf{J}unction \textbf{T}ransistor
\item {\bf BKA}	    -- \textbf{B}est \textbf{K}nown \textbf{A}lgorithm
\item {\bf BRAM}	-- \textbf{B}lock \textbf{R}andom \textbf{A}ccess \textbf{Memory}
\item {\bf CLK}	    -- \textbf{Cl}oc\textbf{k}
\item {\bf CMOS}	-- \textbf{C}omplementary \textbf{M}etal-\textbf{O}xide \textbf{S}emiconductor
\item {\bf COW}		-- \textbf{C}oherent \textbf{O}ne-\textbf{W}ay
\item {\bf CPU}	    -- \textbf{C}entral \textbf{P}rocessing \textbf{U}nit
\item {\bf CW}	    -- \textbf{C}ontinuous-\textbf{W}ave
\item {\bf DDR}		-- \textbf{D}ouble \textbf{D}ata \textbf{R}ate
\item {\bf DEM}	    -- \textbf{D}etector \textbf{E}fficiency \textbf{M}ismatch 
\item {\bf DFT}	    -- \textbf{D}iscrete \textbf{F}ourier \textbf{T}ransforms 
\item {\bf DRAM}	-- \textbf{D}istributed \textbf{R}andom \textbf{A}ccess \textbf{M}emory
\item {\bf FIFO}	-- \textbf{F}irst-\textbf{I}n \textbf{F}irst-\textbf{O}ut
\item {\bf FPGA}	-- \textbf{F}ield-\textbf{P}rogrammable \textbf{G}ate \textbf{A}rray
\item {\bf FQDS}    -- \textbf{F}lying \textbf{Q}ubit \textbf{D}etection \textbf{S}ubsystem
\item {\bf FSM}		-- \textbf{F}inite \textbf{S}tate \textbf{M}achine
\item {\bf GUI}		-- \textbf{G}raphical \textbf{U}ser \textbf{I}nterface
\item {\bf HDL}	    -- \textbf{H}ardware \textbf{D}escription \textbf{L}anguage
\item {\bf LDR}	    -- \textbf{L}ight \textbf{D}ependent \textbf{R}esistor
\item {\bf LED}	    -- \textbf{L}ight \textbf{E}mitting \textbf{D}iode
\item {\bf LQP}	    -- \textbf{L}ogic \textbf{Q}uantum \textbf{P}rocessor
\item {\bf LSB}	    -- \textbf{L}east \textbf{S}ignificant \textbf{B}it
\item {\bf LSQ}	    -- \textbf{L}east \textbf{S}ignificant \textbf{Q}ubit
\item {\bf LUT}	    -- \textbf{L}ookup \textbf{T}able
\item {\bf MSB}	    -- \textbf{M}ost \textbf{S}ignificant \textbf{B}it
\item {\bf NISQ}	-- \textbf{N}oisy \textbf{I}ntermediate-\textbf{S}cale \textbf{Q}uantum
\item {\bf PC}	    -- \textbf{P}ersonal \textbf{C}omputer
\item {\bf QKD}	    -- \textbf{Q}uantum \textbf{K}ey \textbf{D}istribution
\item {\bf QPG}     -- \textbf{Q}uantum \textbf{P}hase \textbf{G}ate
\item {\bf QSA}	    -- \textbf{Q}uantum \textbf{S}earch \textbf{A}lgorithm
\item {\bf RAM}	    -- \textbf{R}andom \textbf{A}ccess \textbf{M}emory
\item {\bf RISC}    -- \textbf{R}educed \textbf{I}nstruction \textbf{S}et \textbf{C}omputer
\item {\bf ROM}	    -- \textbf{R}ead-\textbf{O}nly \textbf{M}emory
\item {\bf RTL}	    -- \textbf{R}egister \textbf{T}ransfer \textbf{L}evel
\item {\bf SDRAM}	-- \textbf{S}ynchronous \textbf{D}ynamic \textbf{R}andom \textbf{A}ccess \textbf{M}emory
\item {\bf SMF}	    -- \textbf{S}ingle-\textbf{M}ode \textbf{F}ibre
\item {\bf SNR}	    -- \textbf{S}ignal to \textbf{N}oise \textbf{R}atio
\item {\bf SPD}	    -- \textbf{S}ingle-\textbf{P}hoton \textbf{D}etector
\item {\bf SPQIS}	-- \textbf{S}ingle-\textbf{P}hoton \textbf{Q}ubit \textbf{I}nitialisation \textbf{S}ubsystem 
\item {\bf ToA}	    -- \textbf{T}ime-of-\textbf{A}rrival
\item {\bf TREL}	-- \textbf{T}oshiba \textbf{R}esearch \textbf{E}urope \textbf{L}td
\item {\bf QAES}	-- \textbf{Q}uantum \textbf{A}lgorithm \textbf{E}mulation \textbf{S}ubsystem
\item {\bf QFT}	    -- \textbf{Q}uantum \textbf{F}ourier \textbf{T}ransform
\item {\bf QKD}	    -- \textbf{Q}uantum \textbf{K}ey \textbf{D}istribution
\item {\bf QPU}	    -- \textbf{Q}uantum \textbf{P}rocessing \textbf{U}nit
\item {\bf QSR}	    -- \textbf{Q}uantum \textbf{S}tate \textbf{R}egister
\item {\bf UIS}	    -- \textbf{U}ser \textbf{I}nterface \textbf{S}ubsystem
\item {\bf USB}	    -- \textbf{U}niversal \textbf{S}erial \textbf{B}us
\item {\bf VHDL}	-- \textbf{V}ery \textbf{H}igh-Speed Integrated Circuit \textbf{H}ardware \textbf{D}escription \textbf{L}anguage
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --
%\item {\bf }	    --

\end{itemize}