
VVC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004738  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  080047f0  080047f0  000057f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b00  08004b00  00006024  2**0
                  CONTENTS
  4 .ARM          00000000  08004b00  08004b00  00006024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b00  08004b00  00006024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b00  08004b00  00005b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b04  08004b04  00005b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08004b08  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000024  08004b2c  00006024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  08004b2c  00006160  2**0
                  ALLOC
 11 .persistent_log 00000000  08007800  08007800  00006024  2**0
                  CONTENTS
 12 .ARM.attributes 00000028  00000000  00000000  00006024  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009369  00000000  00000000  0000604c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d70  00000000  00000000  0000f3b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009b8  00000000  00000000  00011128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000758  00000000  00000000  00011ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001597e  00000000  00000000  00012238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bb8c  00000000  00000000  00027bb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086837  00000000  00000000  00033742  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b9f79  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002370  00000000  00000000  000b9fbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007c  00000000  00000000  000bc32c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000024 	.word	0x20000024
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080047d8 	.word	0x080047d8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000028 	.word	0x20000028
 80000fc:	080047d8 	.word	0x080047d8

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__udivsi3>:
 8000110:	2200      	movs	r2, #0
 8000112:	0843      	lsrs	r3, r0, #1
 8000114:	428b      	cmp	r3, r1
 8000116:	d374      	bcc.n	8000202 <__udivsi3+0xf2>
 8000118:	0903      	lsrs	r3, r0, #4
 800011a:	428b      	cmp	r3, r1
 800011c:	d35f      	bcc.n	80001de <__udivsi3+0xce>
 800011e:	0a03      	lsrs	r3, r0, #8
 8000120:	428b      	cmp	r3, r1
 8000122:	d344      	bcc.n	80001ae <__udivsi3+0x9e>
 8000124:	0b03      	lsrs	r3, r0, #12
 8000126:	428b      	cmp	r3, r1
 8000128:	d328      	bcc.n	800017c <__udivsi3+0x6c>
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d30d      	bcc.n	800014c <__udivsi3+0x3c>
 8000130:	22ff      	movs	r2, #255	@ 0xff
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	ba12      	rev	r2, r2
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d302      	bcc.n	8000142 <__udivsi3+0x32>
 800013c:	1212      	asrs	r2, r2, #8
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	d065      	beq.n	800020e <__udivsi3+0xfe>
 8000142:	0b03      	lsrs	r3, r0, #12
 8000144:	428b      	cmp	r3, r1
 8000146:	d319      	bcc.n	800017c <__udivsi3+0x6c>
 8000148:	e000      	b.n	800014c <__udivsi3+0x3c>
 800014a:	0a09      	lsrs	r1, r1, #8
 800014c:	0bc3      	lsrs	r3, r0, #15
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x46>
 8000152:	03cb      	lsls	r3, r1, #15
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b83      	lsrs	r3, r0, #14
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x52>
 800015e:	038b      	lsls	r3, r1, #14
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b43      	lsrs	r3, r0, #13
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x5e>
 800016a:	034b      	lsls	r3, r1, #13
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b03      	lsrs	r3, r0, #12
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x6a>
 8000176:	030b      	lsls	r3, r1, #12
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0ac3      	lsrs	r3, r0, #11
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x76>
 8000182:	02cb      	lsls	r3, r1, #11
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a83      	lsrs	r3, r0, #10
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x82>
 800018e:	028b      	lsls	r3, r1, #10
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a43      	lsrs	r3, r0, #9
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x8e>
 800019a:	024b      	lsls	r3, r1, #9
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a03      	lsrs	r3, r0, #8
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x9a>
 80001a6:	020b      	lsls	r3, r1, #8
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	d2cd      	bcs.n	800014a <__udivsi3+0x3a>
 80001ae:	09c3      	lsrs	r3, r0, #7
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xa8>
 80001b4:	01cb      	lsls	r3, r1, #7
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0983      	lsrs	r3, r0, #6
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xb4>
 80001c0:	018b      	lsls	r3, r1, #6
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0943      	lsrs	r3, r0, #5
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xc0>
 80001cc:	014b      	lsls	r3, r1, #5
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0903      	lsrs	r3, r0, #4
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xcc>
 80001d8:	010b      	lsls	r3, r1, #4
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	08c3      	lsrs	r3, r0, #3
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xd8>
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0883      	lsrs	r3, r0, #2
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xe4>
 80001f0:	008b      	lsls	r3, r1, #2
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0843      	lsrs	r3, r0, #1
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xf0>
 80001fc:	004b      	lsls	r3, r1, #1
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	d200      	bcs.n	8000208 <__udivsi3+0xf8>
 8000206:	4601      	mov	r1, r0
 8000208:	4152      	adcs	r2, r2
 800020a:	4610      	mov	r0, r2
 800020c:	4770      	bx	lr
 800020e:	e7ff      	b.n	8000210 <__udivsi3+0x100>
 8000210:	b501      	push	{r0, lr}
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f8f0 	bl	80003f8 <__aeabi_idiv0>
 8000218:	bd02      	pop	{r1, pc}
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <__aeabi_uidivmod>:
 800021c:	2900      	cmp	r1, #0
 800021e:	d0f7      	beq.n	8000210 <__udivsi3+0x100>
 8000220:	e776      	b.n	8000110 <__udivsi3>
 8000222:	4770      	bx	lr

08000224 <__divsi3>:
 8000224:	4603      	mov	r3, r0
 8000226:	430b      	orrs	r3, r1
 8000228:	d47f      	bmi.n	800032a <__divsi3+0x106>
 800022a:	2200      	movs	r2, #0
 800022c:	0843      	lsrs	r3, r0, #1
 800022e:	428b      	cmp	r3, r1
 8000230:	d374      	bcc.n	800031c <__divsi3+0xf8>
 8000232:	0903      	lsrs	r3, r0, #4
 8000234:	428b      	cmp	r3, r1
 8000236:	d35f      	bcc.n	80002f8 <__divsi3+0xd4>
 8000238:	0a03      	lsrs	r3, r0, #8
 800023a:	428b      	cmp	r3, r1
 800023c:	d344      	bcc.n	80002c8 <__divsi3+0xa4>
 800023e:	0b03      	lsrs	r3, r0, #12
 8000240:	428b      	cmp	r3, r1
 8000242:	d328      	bcc.n	8000296 <__divsi3+0x72>
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d30d      	bcc.n	8000266 <__divsi3+0x42>
 800024a:	22ff      	movs	r2, #255	@ 0xff
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	ba12      	rev	r2, r2
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d302      	bcc.n	800025c <__divsi3+0x38>
 8000256:	1212      	asrs	r2, r2, #8
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	d065      	beq.n	8000328 <__divsi3+0x104>
 800025c:	0b03      	lsrs	r3, r0, #12
 800025e:	428b      	cmp	r3, r1
 8000260:	d319      	bcc.n	8000296 <__divsi3+0x72>
 8000262:	e000      	b.n	8000266 <__divsi3+0x42>
 8000264:	0a09      	lsrs	r1, r1, #8
 8000266:	0bc3      	lsrs	r3, r0, #15
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x4c>
 800026c:	03cb      	lsls	r3, r1, #15
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b83      	lsrs	r3, r0, #14
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x58>
 8000278:	038b      	lsls	r3, r1, #14
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b43      	lsrs	r3, r0, #13
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x64>
 8000284:	034b      	lsls	r3, r1, #13
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b03      	lsrs	r3, r0, #12
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x70>
 8000290:	030b      	lsls	r3, r1, #12
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0ac3      	lsrs	r3, r0, #11
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x7c>
 800029c:	02cb      	lsls	r3, r1, #11
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a83      	lsrs	r3, r0, #10
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x88>
 80002a8:	028b      	lsls	r3, r1, #10
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a43      	lsrs	r3, r0, #9
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x94>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a03      	lsrs	r3, r0, #8
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0xa0>
 80002c0:	020b      	lsls	r3, r1, #8
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	d2cd      	bcs.n	8000264 <__divsi3+0x40>
 80002c8:	09c3      	lsrs	r3, r0, #7
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xae>
 80002ce:	01cb      	lsls	r3, r1, #7
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0983      	lsrs	r3, r0, #6
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xba>
 80002da:	018b      	lsls	r3, r1, #6
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0943      	lsrs	r3, r0, #5
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xc6>
 80002e6:	014b      	lsls	r3, r1, #5
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0903      	lsrs	r3, r0, #4
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xd2>
 80002f2:	010b      	lsls	r3, r1, #4
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	08c3      	lsrs	r3, r0, #3
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xde>
 80002fe:	00cb      	lsls	r3, r1, #3
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0883      	lsrs	r3, r0, #2
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xea>
 800030a:	008b      	lsls	r3, r1, #2
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0843      	lsrs	r3, r0, #1
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xf6>
 8000316:	004b      	lsls	r3, r1, #1
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	1a41      	subs	r1, r0, r1
 800031e:	d200      	bcs.n	8000322 <__divsi3+0xfe>
 8000320:	4601      	mov	r1, r0
 8000322:	4152      	adcs	r2, r2
 8000324:	4610      	mov	r0, r2
 8000326:	4770      	bx	lr
 8000328:	e05d      	b.n	80003e6 <__divsi3+0x1c2>
 800032a:	0fca      	lsrs	r2, r1, #31
 800032c:	d000      	beq.n	8000330 <__divsi3+0x10c>
 800032e:	4249      	negs	r1, r1
 8000330:	1003      	asrs	r3, r0, #32
 8000332:	d300      	bcc.n	8000336 <__divsi3+0x112>
 8000334:	4240      	negs	r0, r0
 8000336:	4053      	eors	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	469c      	mov	ip, r3
 800033c:	0903      	lsrs	r3, r0, #4
 800033e:	428b      	cmp	r3, r1
 8000340:	d32d      	bcc.n	800039e <__divsi3+0x17a>
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d312      	bcc.n	800036e <__divsi3+0x14a>
 8000348:	22fc      	movs	r2, #252	@ 0xfc
 800034a:	0189      	lsls	r1, r1, #6
 800034c:	ba12      	rev	r2, r2
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d30c      	bcc.n	800036e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d308      	bcc.n	800036e <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d304      	bcc.n	800036e <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	d03a      	beq.n	80003de <__divsi3+0x1ba>
 8000368:	1192      	asrs	r2, r2, #6
 800036a:	e000      	b.n	800036e <__divsi3+0x14a>
 800036c:	0989      	lsrs	r1, r1, #6
 800036e:	09c3      	lsrs	r3, r0, #7
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x154>
 8000374:	01cb      	lsls	r3, r1, #7
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0983      	lsrs	r3, r0, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x160>
 8000380:	018b      	lsls	r3, r1, #6
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0943      	lsrs	r3, r0, #5
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x16c>
 800038c:	014b      	lsls	r3, r1, #5
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0903      	lsrs	r3, r0, #4
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x178>
 8000398:	010b      	lsls	r3, r1, #4
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	08c3      	lsrs	r3, r0, #3
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x184>
 80003a4:	00cb      	lsls	r3, r1, #3
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0883      	lsrs	r3, r0, #2
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x190>
 80003b0:	008b      	lsls	r3, r1, #2
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	d2d9      	bcs.n	800036c <__divsi3+0x148>
 80003b8:	0843      	lsrs	r3, r0, #1
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d301      	bcc.n	80003c2 <__divsi3+0x19e>
 80003be:	004b      	lsls	r3, r1, #1
 80003c0:	1ac0      	subs	r0, r0, r3
 80003c2:	4152      	adcs	r2, r2
 80003c4:	1a41      	subs	r1, r0, r1
 80003c6:	d200      	bcs.n	80003ca <__divsi3+0x1a6>
 80003c8:	4601      	mov	r1, r0
 80003ca:	4663      	mov	r3, ip
 80003cc:	4152      	adcs	r2, r2
 80003ce:	105b      	asrs	r3, r3, #1
 80003d0:	4610      	mov	r0, r2
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x1b4>
 80003d4:	4240      	negs	r0, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d500      	bpl.n	80003dc <__divsi3+0x1b8>
 80003da:	4249      	negs	r1, r1
 80003dc:	4770      	bx	lr
 80003de:	4663      	mov	r3, ip
 80003e0:	105b      	asrs	r3, r3, #1
 80003e2:	d300      	bcc.n	80003e6 <__divsi3+0x1c2>
 80003e4:	4240      	negs	r0, r0
 80003e6:	b501      	push	{r0, lr}
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 f805 	bl	80003f8 <__aeabi_idiv0>
 80003ee:	bd02      	pop	{r1, pc}

080003f0 <__aeabi_idivmod>:
 80003f0:	2900      	cmp	r1, #0
 80003f2:	d0f8      	beq.n	80003e6 <__divsi3+0x1c2>
 80003f4:	e716      	b.n	8000224 <__divsi3>
 80003f6:	4770      	bx	lr

080003f8 <__aeabi_idiv0>:
 80003f8:	4770      	bx	lr
 80003fa:	46c0      	nop			@ (mov r8, r8)

080003fc <__aeabi_cfrcmple>:
 80003fc:	4684      	mov	ip, r0
 80003fe:	0008      	movs	r0, r1
 8000400:	4661      	mov	r1, ip
 8000402:	e7ff      	b.n	8000404 <__aeabi_cfcmpeq>

08000404 <__aeabi_cfcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f000 f9cb 	bl	80007a0 <__lesf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cfcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_fcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 f94b 	bl	80006b0 <__eqsf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_fcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 f9bd 	bl	80007a0 <__lesf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_fcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_fcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 f9b3 	bl	80007a0 <__lesf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_fcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_fcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 f959 	bl	8000700 <__gesf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_fcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)

0800045c <__aeabi_fcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 f94f 	bl	8000700 <__gesf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_fcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)

08000470 <__aeabi_fdiv>:
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	464f      	mov	r7, r9
 8000474:	4646      	mov	r6, r8
 8000476:	46d6      	mov	lr, sl
 8000478:	0244      	lsls	r4, r0, #9
 800047a:	b5c0      	push	{r6, r7, lr}
 800047c:	0047      	lsls	r7, r0, #1
 800047e:	1c0e      	adds	r6, r1, #0
 8000480:	0a64      	lsrs	r4, r4, #9
 8000482:	0e3f      	lsrs	r7, r7, #24
 8000484:	0fc5      	lsrs	r5, r0, #31
 8000486:	2f00      	cmp	r7, #0
 8000488:	d03c      	beq.n	8000504 <__aeabi_fdiv+0x94>
 800048a:	2fff      	cmp	r7, #255	@ 0xff
 800048c:	d042      	beq.n	8000514 <__aeabi_fdiv+0xa4>
 800048e:	2300      	movs	r3, #0
 8000490:	2280      	movs	r2, #128	@ 0x80
 8000492:	4699      	mov	r9, r3
 8000494:	469a      	mov	sl, r3
 8000496:	00e4      	lsls	r4, r4, #3
 8000498:	04d2      	lsls	r2, r2, #19
 800049a:	4314      	orrs	r4, r2
 800049c:	3f7f      	subs	r7, #127	@ 0x7f
 800049e:	0273      	lsls	r3, r6, #9
 80004a0:	0a5b      	lsrs	r3, r3, #9
 80004a2:	4698      	mov	r8, r3
 80004a4:	0073      	lsls	r3, r6, #1
 80004a6:	0e1b      	lsrs	r3, r3, #24
 80004a8:	0ff6      	lsrs	r6, r6, #31
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d01b      	beq.n	80004e6 <__aeabi_fdiv+0x76>
 80004ae:	2bff      	cmp	r3, #255	@ 0xff
 80004b0:	d013      	beq.n	80004da <__aeabi_fdiv+0x6a>
 80004b2:	4642      	mov	r2, r8
 80004b4:	2180      	movs	r1, #128	@ 0x80
 80004b6:	00d2      	lsls	r2, r2, #3
 80004b8:	04c9      	lsls	r1, r1, #19
 80004ba:	4311      	orrs	r1, r2
 80004bc:	4688      	mov	r8, r1
 80004be:	2000      	movs	r0, #0
 80004c0:	3b7f      	subs	r3, #127	@ 0x7f
 80004c2:	0029      	movs	r1, r5
 80004c4:	1aff      	subs	r7, r7, r3
 80004c6:	464b      	mov	r3, r9
 80004c8:	4071      	eors	r1, r6
 80004ca:	b2c9      	uxtb	r1, r1
 80004cc:	2b0f      	cmp	r3, #15
 80004ce:	d900      	bls.n	80004d2 <__aeabi_fdiv+0x62>
 80004d0:	e0b5      	b.n	800063e <__aeabi_fdiv+0x1ce>
 80004d2:	4a74      	ldr	r2, [pc, #464]	@ (80006a4 <__aeabi_fdiv+0x234>)
 80004d4:	009b      	lsls	r3, r3, #2
 80004d6:	58d3      	ldr	r3, [r2, r3]
 80004d8:	469f      	mov	pc, r3
 80004da:	4643      	mov	r3, r8
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d13f      	bne.n	8000560 <__aeabi_fdiv+0xf0>
 80004e0:	3fff      	subs	r7, #255	@ 0xff
 80004e2:	3302      	adds	r3, #2
 80004e4:	e003      	b.n	80004ee <__aeabi_fdiv+0x7e>
 80004e6:	4643      	mov	r3, r8
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d12d      	bne.n	8000548 <__aeabi_fdiv+0xd8>
 80004ec:	2301      	movs	r3, #1
 80004ee:	0029      	movs	r1, r5
 80004f0:	464a      	mov	r2, r9
 80004f2:	4071      	eors	r1, r6
 80004f4:	b2c9      	uxtb	r1, r1
 80004f6:	431a      	orrs	r2, r3
 80004f8:	2a0e      	cmp	r2, #14
 80004fa:	d838      	bhi.n	800056e <__aeabi_fdiv+0xfe>
 80004fc:	486a      	ldr	r0, [pc, #424]	@ (80006a8 <__aeabi_fdiv+0x238>)
 80004fe:	0092      	lsls	r2, r2, #2
 8000500:	5882      	ldr	r2, [r0, r2]
 8000502:	4697      	mov	pc, r2
 8000504:	2c00      	cmp	r4, #0
 8000506:	d113      	bne.n	8000530 <__aeabi_fdiv+0xc0>
 8000508:	2304      	movs	r3, #4
 800050a:	4699      	mov	r9, r3
 800050c:	3b03      	subs	r3, #3
 800050e:	2700      	movs	r7, #0
 8000510:	469a      	mov	sl, r3
 8000512:	e7c4      	b.n	800049e <__aeabi_fdiv+0x2e>
 8000514:	2c00      	cmp	r4, #0
 8000516:	d105      	bne.n	8000524 <__aeabi_fdiv+0xb4>
 8000518:	2308      	movs	r3, #8
 800051a:	4699      	mov	r9, r3
 800051c:	3b06      	subs	r3, #6
 800051e:	27ff      	movs	r7, #255	@ 0xff
 8000520:	469a      	mov	sl, r3
 8000522:	e7bc      	b.n	800049e <__aeabi_fdiv+0x2e>
 8000524:	230c      	movs	r3, #12
 8000526:	4699      	mov	r9, r3
 8000528:	3b09      	subs	r3, #9
 800052a:	27ff      	movs	r7, #255	@ 0xff
 800052c:	469a      	mov	sl, r3
 800052e:	e7b6      	b.n	800049e <__aeabi_fdiv+0x2e>
 8000530:	0020      	movs	r0, r4
 8000532:	f000 fd29 	bl	8000f88 <__clzsi2>
 8000536:	2776      	movs	r7, #118	@ 0x76
 8000538:	1f43      	subs	r3, r0, #5
 800053a:	409c      	lsls	r4, r3
 800053c:	2300      	movs	r3, #0
 800053e:	427f      	negs	r7, r7
 8000540:	4699      	mov	r9, r3
 8000542:	469a      	mov	sl, r3
 8000544:	1a3f      	subs	r7, r7, r0
 8000546:	e7aa      	b.n	800049e <__aeabi_fdiv+0x2e>
 8000548:	4640      	mov	r0, r8
 800054a:	f000 fd1d 	bl	8000f88 <__clzsi2>
 800054e:	4642      	mov	r2, r8
 8000550:	1f43      	subs	r3, r0, #5
 8000552:	409a      	lsls	r2, r3
 8000554:	2376      	movs	r3, #118	@ 0x76
 8000556:	425b      	negs	r3, r3
 8000558:	1a1b      	subs	r3, r3, r0
 800055a:	4690      	mov	r8, r2
 800055c:	2000      	movs	r0, #0
 800055e:	e7b0      	b.n	80004c2 <__aeabi_fdiv+0x52>
 8000560:	2303      	movs	r3, #3
 8000562:	464a      	mov	r2, r9
 8000564:	431a      	orrs	r2, r3
 8000566:	4691      	mov	r9, r2
 8000568:	2003      	movs	r0, #3
 800056a:	33fc      	adds	r3, #252	@ 0xfc
 800056c:	e7a9      	b.n	80004c2 <__aeabi_fdiv+0x52>
 800056e:	000d      	movs	r5, r1
 8000570:	20ff      	movs	r0, #255	@ 0xff
 8000572:	2200      	movs	r2, #0
 8000574:	05c0      	lsls	r0, r0, #23
 8000576:	07ed      	lsls	r5, r5, #31
 8000578:	4310      	orrs	r0, r2
 800057a:	4328      	orrs	r0, r5
 800057c:	bce0      	pop	{r5, r6, r7}
 800057e:	46ba      	mov	sl, r7
 8000580:	46b1      	mov	r9, r6
 8000582:	46a8      	mov	r8, r5
 8000584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000586:	000d      	movs	r5, r1
 8000588:	2000      	movs	r0, #0
 800058a:	2200      	movs	r2, #0
 800058c:	e7f2      	b.n	8000574 <__aeabi_fdiv+0x104>
 800058e:	4653      	mov	r3, sl
 8000590:	2b02      	cmp	r3, #2
 8000592:	d0ed      	beq.n	8000570 <__aeabi_fdiv+0x100>
 8000594:	2b03      	cmp	r3, #3
 8000596:	d033      	beq.n	8000600 <__aeabi_fdiv+0x190>
 8000598:	46a0      	mov	r8, r4
 800059a:	2b01      	cmp	r3, #1
 800059c:	d105      	bne.n	80005aa <__aeabi_fdiv+0x13a>
 800059e:	2000      	movs	r0, #0
 80005a0:	2200      	movs	r2, #0
 80005a2:	e7e7      	b.n	8000574 <__aeabi_fdiv+0x104>
 80005a4:	0035      	movs	r5, r6
 80005a6:	2803      	cmp	r0, #3
 80005a8:	d07a      	beq.n	80006a0 <__aeabi_fdiv+0x230>
 80005aa:	003b      	movs	r3, r7
 80005ac:	337f      	adds	r3, #127	@ 0x7f
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dd2d      	ble.n	800060e <__aeabi_fdiv+0x19e>
 80005b2:	4642      	mov	r2, r8
 80005b4:	0752      	lsls	r2, r2, #29
 80005b6:	d007      	beq.n	80005c8 <__aeabi_fdiv+0x158>
 80005b8:	220f      	movs	r2, #15
 80005ba:	4641      	mov	r1, r8
 80005bc:	400a      	ands	r2, r1
 80005be:	2a04      	cmp	r2, #4
 80005c0:	d002      	beq.n	80005c8 <__aeabi_fdiv+0x158>
 80005c2:	2204      	movs	r2, #4
 80005c4:	4694      	mov	ip, r2
 80005c6:	44e0      	add	r8, ip
 80005c8:	4642      	mov	r2, r8
 80005ca:	0112      	lsls	r2, r2, #4
 80005cc:	d505      	bpl.n	80005da <__aeabi_fdiv+0x16a>
 80005ce:	4642      	mov	r2, r8
 80005d0:	4b36      	ldr	r3, [pc, #216]	@ (80006ac <__aeabi_fdiv+0x23c>)
 80005d2:	401a      	ands	r2, r3
 80005d4:	003b      	movs	r3, r7
 80005d6:	4690      	mov	r8, r2
 80005d8:	3380      	adds	r3, #128	@ 0x80
 80005da:	2bfe      	cmp	r3, #254	@ 0xfe
 80005dc:	dcc8      	bgt.n	8000570 <__aeabi_fdiv+0x100>
 80005de:	4642      	mov	r2, r8
 80005e0:	0192      	lsls	r2, r2, #6
 80005e2:	0a52      	lsrs	r2, r2, #9
 80005e4:	b2d8      	uxtb	r0, r3
 80005e6:	e7c5      	b.n	8000574 <__aeabi_fdiv+0x104>
 80005e8:	2280      	movs	r2, #128	@ 0x80
 80005ea:	2500      	movs	r5, #0
 80005ec:	20ff      	movs	r0, #255	@ 0xff
 80005ee:	03d2      	lsls	r2, r2, #15
 80005f0:	e7c0      	b.n	8000574 <__aeabi_fdiv+0x104>
 80005f2:	2280      	movs	r2, #128	@ 0x80
 80005f4:	03d2      	lsls	r2, r2, #15
 80005f6:	4214      	tst	r4, r2
 80005f8:	d002      	beq.n	8000600 <__aeabi_fdiv+0x190>
 80005fa:	4643      	mov	r3, r8
 80005fc:	4213      	tst	r3, r2
 80005fe:	d049      	beq.n	8000694 <__aeabi_fdiv+0x224>
 8000600:	2280      	movs	r2, #128	@ 0x80
 8000602:	03d2      	lsls	r2, r2, #15
 8000604:	4322      	orrs	r2, r4
 8000606:	0252      	lsls	r2, r2, #9
 8000608:	20ff      	movs	r0, #255	@ 0xff
 800060a:	0a52      	lsrs	r2, r2, #9
 800060c:	e7b2      	b.n	8000574 <__aeabi_fdiv+0x104>
 800060e:	2201      	movs	r2, #1
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	2b1b      	cmp	r3, #27
 8000614:	dcc3      	bgt.n	800059e <__aeabi_fdiv+0x12e>
 8000616:	4642      	mov	r2, r8
 8000618:	40da      	lsrs	r2, r3
 800061a:	4643      	mov	r3, r8
 800061c:	379e      	adds	r7, #158	@ 0x9e
 800061e:	40bb      	lsls	r3, r7
 8000620:	1e59      	subs	r1, r3, #1
 8000622:	418b      	sbcs	r3, r1
 8000624:	431a      	orrs	r2, r3
 8000626:	0753      	lsls	r3, r2, #29
 8000628:	d004      	beq.n	8000634 <__aeabi_fdiv+0x1c4>
 800062a:	230f      	movs	r3, #15
 800062c:	4013      	ands	r3, r2
 800062e:	2b04      	cmp	r3, #4
 8000630:	d000      	beq.n	8000634 <__aeabi_fdiv+0x1c4>
 8000632:	3204      	adds	r2, #4
 8000634:	0153      	lsls	r3, r2, #5
 8000636:	d529      	bpl.n	800068c <__aeabi_fdiv+0x21c>
 8000638:	2001      	movs	r0, #1
 800063a:	2200      	movs	r2, #0
 800063c:	e79a      	b.n	8000574 <__aeabi_fdiv+0x104>
 800063e:	4642      	mov	r2, r8
 8000640:	0163      	lsls	r3, r4, #5
 8000642:	0155      	lsls	r5, r2, #5
 8000644:	42ab      	cmp	r3, r5
 8000646:	d215      	bcs.n	8000674 <__aeabi_fdiv+0x204>
 8000648:	201b      	movs	r0, #27
 800064a:	2200      	movs	r2, #0
 800064c:	3f01      	subs	r7, #1
 800064e:	2601      	movs	r6, #1
 8000650:	001c      	movs	r4, r3
 8000652:	0052      	lsls	r2, r2, #1
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	2c00      	cmp	r4, #0
 8000658:	db01      	blt.n	800065e <__aeabi_fdiv+0x1ee>
 800065a:	429d      	cmp	r5, r3
 800065c:	d801      	bhi.n	8000662 <__aeabi_fdiv+0x1f2>
 800065e:	1b5b      	subs	r3, r3, r5
 8000660:	4332      	orrs	r2, r6
 8000662:	3801      	subs	r0, #1
 8000664:	2800      	cmp	r0, #0
 8000666:	d1f3      	bne.n	8000650 <__aeabi_fdiv+0x1e0>
 8000668:	1e58      	subs	r0, r3, #1
 800066a:	4183      	sbcs	r3, r0
 800066c:	4313      	orrs	r3, r2
 800066e:	4698      	mov	r8, r3
 8000670:	000d      	movs	r5, r1
 8000672:	e79a      	b.n	80005aa <__aeabi_fdiv+0x13a>
 8000674:	201a      	movs	r0, #26
 8000676:	2201      	movs	r2, #1
 8000678:	1b5b      	subs	r3, r3, r5
 800067a:	e7e8      	b.n	800064e <__aeabi_fdiv+0x1de>
 800067c:	3b02      	subs	r3, #2
 800067e:	425a      	negs	r2, r3
 8000680:	4153      	adcs	r3, r2
 8000682:	425b      	negs	r3, r3
 8000684:	0035      	movs	r5, r6
 8000686:	2200      	movs	r2, #0
 8000688:	b2d8      	uxtb	r0, r3
 800068a:	e773      	b.n	8000574 <__aeabi_fdiv+0x104>
 800068c:	0192      	lsls	r2, r2, #6
 800068e:	2000      	movs	r0, #0
 8000690:	0a52      	lsrs	r2, r2, #9
 8000692:	e76f      	b.n	8000574 <__aeabi_fdiv+0x104>
 8000694:	431a      	orrs	r2, r3
 8000696:	0252      	lsls	r2, r2, #9
 8000698:	0035      	movs	r5, r6
 800069a:	20ff      	movs	r0, #255	@ 0xff
 800069c:	0a52      	lsrs	r2, r2, #9
 800069e:	e769      	b.n	8000574 <__aeabi_fdiv+0x104>
 80006a0:	4644      	mov	r4, r8
 80006a2:	e7ad      	b.n	8000600 <__aeabi_fdiv+0x190>
 80006a4:	08004800 	.word	0x08004800
 80006a8:	08004840 	.word	0x08004840
 80006ac:	f7ffffff 	.word	0xf7ffffff

080006b0 <__eqsf2>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	0042      	lsls	r2, r0, #1
 80006b4:	024e      	lsls	r6, r1, #9
 80006b6:	004c      	lsls	r4, r1, #1
 80006b8:	0245      	lsls	r5, r0, #9
 80006ba:	0a6d      	lsrs	r5, r5, #9
 80006bc:	0e12      	lsrs	r2, r2, #24
 80006be:	0fc3      	lsrs	r3, r0, #31
 80006c0:	0a76      	lsrs	r6, r6, #9
 80006c2:	0e24      	lsrs	r4, r4, #24
 80006c4:	0fc9      	lsrs	r1, r1, #31
 80006c6:	2aff      	cmp	r2, #255	@ 0xff
 80006c8:	d010      	beq.n	80006ec <__eqsf2+0x3c>
 80006ca:	2cff      	cmp	r4, #255	@ 0xff
 80006cc:	d00c      	beq.n	80006e8 <__eqsf2+0x38>
 80006ce:	2001      	movs	r0, #1
 80006d0:	42a2      	cmp	r2, r4
 80006d2:	d10a      	bne.n	80006ea <__eqsf2+0x3a>
 80006d4:	42b5      	cmp	r5, r6
 80006d6:	d108      	bne.n	80006ea <__eqsf2+0x3a>
 80006d8:	428b      	cmp	r3, r1
 80006da:	d00f      	beq.n	80006fc <__eqsf2+0x4c>
 80006dc:	2a00      	cmp	r2, #0
 80006de:	d104      	bne.n	80006ea <__eqsf2+0x3a>
 80006e0:	0028      	movs	r0, r5
 80006e2:	1e43      	subs	r3, r0, #1
 80006e4:	4198      	sbcs	r0, r3
 80006e6:	e000      	b.n	80006ea <__eqsf2+0x3a>
 80006e8:	2001      	movs	r0, #1
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	2001      	movs	r0, #1
 80006ee:	2cff      	cmp	r4, #255	@ 0xff
 80006f0:	d1fb      	bne.n	80006ea <__eqsf2+0x3a>
 80006f2:	4335      	orrs	r5, r6
 80006f4:	d1f9      	bne.n	80006ea <__eqsf2+0x3a>
 80006f6:	404b      	eors	r3, r1
 80006f8:	0018      	movs	r0, r3
 80006fa:	e7f6      	b.n	80006ea <__eqsf2+0x3a>
 80006fc:	2000      	movs	r0, #0
 80006fe:	e7f4      	b.n	80006ea <__eqsf2+0x3a>

08000700 <__gesf2>:
 8000700:	b530      	push	{r4, r5, lr}
 8000702:	0042      	lsls	r2, r0, #1
 8000704:	0244      	lsls	r4, r0, #9
 8000706:	024d      	lsls	r5, r1, #9
 8000708:	0fc3      	lsrs	r3, r0, #31
 800070a:	0048      	lsls	r0, r1, #1
 800070c:	0a64      	lsrs	r4, r4, #9
 800070e:	0e12      	lsrs	r2, r2, #24
 8000710:	0a6d      	lsrs	r5, r5, #9
 8000712:	0e00      	lsrs	r0, r0, #24
 8000714:	0fc9      	lsrs	r1, r1, #31
 8000716:	2aff      	cmp	r2, #255	@ 0xff
 8000718:	d019      	beq.n	800074e <__gesf2+0x4e>
 800071a:	28ff      	cmp	r0, #255	@ 0xff
 800071c:	d00b      	beq.n	8000736 <__gesf2+0x36>
 800071e:	2a00      	cmp	r2, #0
 8000720:	d11e      	bne.n	8000760 <__gesf2+0x60>
 8000722:	2800      	cmp	r0, #0
 8000724:	d10b      	bne.n	800073e <__gesf2+0x3e>
 8000726:	2d00      	cmp	r5, #0
 8000728:	d027      	beq.n	800077a <__gesf2+0x7a>
 800072a:	2c00      	cmp	r4, #0
 800072c:	d134      	bne.n	8000798 <__gesf2+0x98>
 800072e:	2900      	cmp	r1, #0
 8000730:	d02f      	beq.n	8000792 <__gesf2+0x92>
 8000732:	0008      	movs	r0, r1
 8000734:	bd30      	pop	{r4, r5, pc}
 8000736:	2d00      	cmp	r5, #0
 8000738:	d128      	bne.n	800078c <__gesf2+0x8c>
 800073a:	2a00      	cmp	r2, #0
 800073c:	d101      	bne.n	8000742 <__gesf2+0x42>
 800073e:	2c00      	cmp	r4, #0
 8000740:	d0f5      	beq.n	800072e <__gesf2+0x2e>
 8000742:	428b      	cmp	r3, r1
 8000744:	d107      	bne.n	8000756 <__gesf2+0x56>
 8000746:	2b00      	cmp	r3, #0
 8000748:	d023      	beq.n	8000792 <__gesf2+0x92>
 800074a:	0018      	movs	r0, r3
 800074c:	e7f2      	b.n	8000734 <__gesf2+0x34>
 800074e:	2c00      	cmp	r4, #0
 8000750:	d11c      	bne.n	800078c <__gesf2+0x8c>
 8000752:	28ff      	cmp	r0, #255	@ 0xff
 8000754:	d014      	beq.n	8000780 <__gesf2+0x80>
 8000756:	1e58      	subs	r0, r3, #1
 8000758:	2302      	movs	r3, #2
 800075a:	4018      	ands	r0, r3
 800075c:	3801      	subs	r0, #1
 800075e:	e7e9      	b.n	8000734 <__gesf2+0x34>
 8000760:	2800      	cmp	r0, #0
 8000762:	d0f8      	beq.n	8000756 <__gesf2+0x56>
 8000764:	428b      	cmp	r3, r1
 8000766:	d1f6      	bne.n	8000756 <__gesf2+0x56>
 8000768:	4282      	cmp	r2, r0
 800076a:	dcf4      	bgt.n	8000756 <__gesf2+0x56>
 800076c:	dbeb      	blt.n	8000746 <__gesf2+0x46>
 800076e:	42ac      	cmp	r4, r5
 8000770:	d8f1      	bhi.n	8000756 <__gesf2+0x56>
 8000772:	2000      	movs	r0, #0
 8000774:	42ac      	cmp	r4, r5
 8000776:	d2dd      	bcs.n	8000734 <__gesf2+0x34>
 8000778:	e7e5      	b.n	8000746 <__gesf2+0x46>
 800077a:	2c00      	cmp	r4, #0
 800077c:	d0da      	beq.n	8000734 <__gesf2+0x34>
 800077e:	e7ea      	b.n	8000756 <__gesf2+0x56>
 8000780:	2d00      	cmp	r5, #0
 8000782:	d103      	bne.n	800078c <__gesf2+0x8c>
 8000784:	428b      	cmp	r3, r1
 8000786:	d1e6      	bne.n	8000756 <__gesf2+0x56>
 8000788:	2000      	movs	r0, #0
 800078a:	e7d3      	b.n	8000734 <__gesf2+0x34>
 800078c:	2002      	movs	r0, #2
 800078e:	4240      	negs	r0, r0
 8000790:	e7d0      	b.n	8000734 <__gesf2+0x34>
 8000792:	2001      	movs	r0, #1
 8000794:	4240      	negs	r0, r0
 8000796:	e7cd      	b.n	8000734 <__gesf2+0x34>
 8000798:	428b      	cmp	r3, r1
 800079a:	d0e8      	beq.n	800076e <__gesf2+0x6e>
 800079c:	e7db      	b.n	8000756 <__gesf2+0x56>
 800079e:	46c0      	nop			@ (mov r8, r8)

080007a0 <__lesf2>:
 80007a0:	b530      	push	{r4, r5, lr}
 80007a2:	0042      	lsls	r2, r0, #1
 80007a4:	0244      	lsls	r4, r0, #9
 80007a6:	024d      	lsls	r5, r1, #9
 80007a8:	0fc3      	lsrs	r3, r0, #31
 80007aa:	0048      	lsls	r0, r1, #1
 80007ac:	0a64      	lsrs	r4, r4, #9
 80007ae:	0e12      	lsrs	r2, r2, #24
 80007b0:	0a6d      	lsrs	r5, r5, #9
 80007b2:	0e00      	lsrs	r0, r0, #24
 80007b4:	0fc9      	lsrs	r1, r1, #31
 80007b6:	2aff      	cmp	r2, #255	@ 0xff
 80007b8:	d01a      	beq.n	80007f0 <__lesf2+0x50>
 80007ba:	28ff      	cmp	r0, #255	@ 0xff
 80007bc:	d00e      	beq.n	80007dc <__lesf2+0x3c>
 80007be:	2a00      	cmp	r2, #0
 80007c0:	d11e      	bne.n	8000800 <__lesf2+0x60>
 80007c2:	2800      	cmp	r0, #0
 80007c4:	d10e      	bne.n	80007e4 <__lesf2+0x44>
 80007c6:	2d00      	cmp	r5, #0
 80007c8:	d02a      	beq.n	8000820 <__lesf2+0x80>
 80007ca:	2c00      	cmp	r4, #0
 80007cc:	d00c      	beq.n	80007e8 <__lesf2+0x48>
 80007ce:	428b      	cmp	r3, r1
 80007d0:	d01d      	beq.n	800080e <__lesf2+0x6e>
 80007d2:	1e58      	subs	r0, r3, #1
 80007d4:	2302      	movs	r3, #2
 80007d6:	4018      	ands	r0, r3
 80007d8:	3801      	subs	r0, #1
 80007da:	e010      	b.n	80007fe <__lesf2+0x5e>
 80007dc:	2d00      	cmp	r5, #0
 80007de:	d10d      	bne.n	80007fc <__lesf2+0x5c>
 80007e0:	2a00      	cmp	r2, #0
 80007e2:	d120      	bne.n	8000826 <__lesf2+0x86>
 80007e4:	2c00      	cmp	r4, #0
 80007e6:	d11e      	bne.n	8000826 <__lesf2+0x86>
 80007e8:	2900      	cmp	r1, #0
 80007ea:	d023      	beq.n	8000834 <__lesf2+0x94>
 80007ec:	0008      	movs	r0, r1
 80007ee:	e006      	b.n	80007fe <__lesf2+0x5e>
 80007f0:	2c00      	cmp	r4, #0
 80007f2:	d103      	bne.n	80007fc <__lesf2+0x5c>
 80007f4:	28ff      	cmp	r0, #255	@ 0xff
 80007f6:	d1ec      	bne.n	80007d2 <__lesf2+0x32>
 80007f8:	2d00      	cmp	r5, #0
 80007fa:	d017      	beq.n	800082c <__lesf2+0x8c>
 80007fc:	2002      	movs	r0, #2
 80007fe:	bd30      	pop	{r4, r5, pc}
 8000800:	2800      	cmp	r0, #0
 8000802:	d0e6      	beq.n	80007d2 <__lesf2+0x32>
 8000804:	428b      	cmp	r3, r1
 8000806:	d1e4      	bne.n	80007d2 <__lesf2+0x32>
 8000808:	4282      	cmp	r2, r0
 800080a:	dce2      	bgt.n	80007d2 <__lesf2+0x32>
 800080c:	db04      	blt.n	8000818 <__lesf2+0x78>
 800080e:	42ac      	cmp	r4, r5
 8000810:	d8df      	bhi.n	80007d2 <__lesf2+0x32>
 8000812:	2000      	movs	r0, #0
 8000814:	42ac      	cmp	r4, r5
 8000816:	d2f2      	bcs.n	80007fe <__lesf2+0x5e>
 8000818:	2b00      	cmp	r3, #0
 800081a:	d00b      	beq.n	8000834 <__lesf2+0x94>
 800081c:	0018      	movs	r0, r3
 800081e:	e7ee      	b.n	80007fe <__lesf2+0x5e>
 8000820:	2c00      	cmp	r4, #0
 8000822:	d0ec      	beq.n	80007fe <__lesf2+0x5e>
 8000824:	e7d5      	b.n	80007d2 <__lesf2+0x32>
 8000826:	428b      	cmp	r3, r1
 8000828:	d1d3      	bne.n	80007d2 <__lesf2+0x32>
 800082a:	e7f5      	b.n	8000818 <__lesf2+0x78>
 800082c:	2000      	movs	r0, #0
 800082e:	428b      	cmp	r3, r1
 8000830:	d0e5      	beq.n	80007fe <__lesf2+0x5e>
 8000832:	e7ce      	b.n	80007d2 <__lesf2+0x32>
 8000834:	2001      	movs	r0, #1
 8000836:	4240      	negs	r0, r0
 8000838:	e7e1      	b.n	80007fe <__lesf2+0x5e>
 800083a:	46c0      	nop			@ (mov r8, r8)

0800083c <__aeabi_fmul>:
 800083c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800083e:	464f      	mov	r7, r9
 8000840:	4646      	mov	r6, r8
 8000842:	46d6      	mov	lr, sl
 8000844:	0243      	lsls	r3, r0, #9
 8000846:	0a5b      	lsrs	r3, r3, #9
 8000848:	0045      	lsls	r5, r0, #1
 800084a:	b5c0      	push	{r6, r7, lr}
 800084c:	4699      	mov	r9, r3
 800084e:	1c0f      	adds	r7, r1, #0
 8000850:	0e2d      	lsrs	r5, r5, #24
 8000852:	0fc6      	lsrs	r6, r0, #31
 8000854:	2d00      	cmp	r5, #0
 8000856:	d100      	bne.n	800085a <__aeabi_fmul+0x1e>
 8000858:	e088      	b.n	800096c <__aeabi_fmul+0x130>
 800085a:	2dff      	cmp	r5, #255	@ 0xff
 800085c:	d100      	bne.n	8000860 <__aeabi_fmul+0x24>
 800085e:	e08d      	b.n	800097c <__aeabi_fmul+0x140>
 8000860:	2280      	movs	r2, #128	@ 0x80
 8000862:	00db      	lsls	r3, r3, #3
 8000864:	04d2      	lsls	r2, r2, #19
 8000866:	431a      	orrs	r2, r3
 8000868:	2300      	movs	r3, #0
 800086a:	4691      	mov	r9, r2
 800086c:	4698      	mov	r8, r3
 800086e:	469a      	mov	sl, r3
 8000870:	3d7f      	subs	r5, #127	@ 0x7f
 8000872:	027c      	lsls	r4, r7, #9
 8000874:	007b      	lsls	r3, r7, #1
 8000876:	0a64      	lsrs	r4, r4, #9
 8000878:	0e1b      	lsrs	r3, r3, #24
 800087a:	0fff      	lsrs	r7, r7, #31
 800087c:	2b00      	cmp	r3, #0
 800087e:	d068      	beq.n	8000952 <__aeabi_fmul+0x116>
 8000880:	2bff      	cmp	r3, #255	@ 0xff
 8000882:	d021      	beq.n	80008c8 <__aeabi_fmul+0x8c>
 8000884:	2280      	movs	r2, #128	@ 0x80
 8000886:	00e4      	lsls	r4, r4, #3
 8000888:	04d2      	lsls	r2, r2, #19
 800088a:	4314      	orrs	r4, r2
 800088c:	4642      	mov	r2, r8
 800088e:	3b7f      	subs	r3, #127	@ 0x7f
 8000890:	195b      	adds	r3, r3, r5
 8000892:	2100      	movs	r1, #0
 8000894:	1c5d      	adds	r5, r3, #1
 8000896:	2a0a      	cmp	r2, #10
 8000898:	dc2e      	bgt.n	80008f8 <__aeabi_fmul+0xbc>
 800089a:	407e      	eors	r6, r7
 800089c:	4642      	mov	r2, r8
 800089e:	2a02      	cmp	r2, #2
 80008a0:	dc23      	bgt.n	80008ea <__aeabi_fmul+0xae>
 80008a2:	3a01      	subs	r2, #1
 80008a4:	2a01      	cmp	r2, #1
 80008a6:	d900      	bls.n	80008aa <__aeabi_fmul+0x6e>
 80008a8:	e0bd      	b.n	8000a26 <__aeabi_fmul+0x1ea>
 80008aa:	2902      	cmp	r1, #2
 80008ac:	d06e      	beq.n	800098c <__aeabi_fmul+0x150>
 80008ae:	2901      	cmp	r1, #1
 80008b0:	d12c      	bne.n	800090c <__aeabi_fmul+0xd0>
 80008b2:	2000      	movs	r0, #0
 80008b4:	2200      	movs	r2, #0
 80008b6:	05c0      	lsls	r0, r0, #23
 80008b8:	07f6      	lsls	r6, r6, #31
 80008ba:	4310      	orrs	r0, r2
 80008bc:	4330      	orrs	r0, r6
 80008be:	bce0      	pop	{r5, r6, r7}
 80008c0:	46ba      	mov	sl, r7
 80008c2:	46b1      	mov	r9, r6
 80008c4:	46a8      	mov	r8, r5
 80008c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008c8:	002b      	movs	r3, r5
 80008ca:	33ff      	adds	r3, #255	@ 0xff
 80008cc:	2c00      	cmp	r4, #0
 80008ce:	d065      	beq.n	800099c <__aeabi_fmul+0x160>
 80008d0:	2203      	movs	r2, #3
 80008d2:	4641      	mov	r1, r8
 80008d4:	4311      	orrs	r1, r2
 80008d6:	0032      	movs	r2, r6
 80008d8:	3501      	adds	r5, #1
 80008da:	4688      	mov	r8, r1
 80008dc:	407a      	eors	r2, r7
 80008de:	35ff      	adds	r5, #255	@ 0xff
 80008e0:	290a      	cmp	r1, #10
 80008e2:	dd00      	ble.n	80008e6 <__aeabi_fmul+0xaa>
 80008e4:	e0d8      	b.n	8000a98 <__aeabi_fmul+0x25c>
 80008e6:	0016      	movs	r6, r2
 80008e8:	2103      	movs	r1, #3
 80008ea:	4640      	mov	r0, r8
 80008ec:	2201      	movs	r2, #1
 80008ee:	4082      	lsls	r2, r0
 80008f0:	20a6      	movs	r0, #166	@ 0xa6
 80008f2:	00c0      	lsls	r0, r0, #3
 80008f4:	4202      	tst	r2, r0
 80008f6:	d020      	beq.n	800093a <__aeabi_fmul+0xfe>
 80008f8:	4653      	mov	r3, sl
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d046      	beq.n	800098c <__aeabi_fmul+0x150>
 80008fe:	2b03      	cmp	r3, #3
 8000900:	d100      	bne.n	8000904 <__aeabi_fmul+0xc8>
 8000902:	e0bb      	b.n	8000a7c <__aeabi_fmul+0x240>
 8000904:	4651      	mov	r1, sl
 8000906:	464c      	mov	r4, r9
 8000908:	2901      	cmp	r1, #1
 800090a:	d0d2      	beq.n	80008b2 <__aeabi_fmul+0x76>
 800090c:	002b      	movs	r3, r5
 800090e:	337f      	adds	r3, #127	@ 0x7f
 8000910:	2b00      	cmp	r3, #0
 8000912:	dd70      	ble.n	80009f6 <__aeabi_fmul+0x1ba>
 8000914:	0762      	lsls	r2, r4, #29
 8000916:	d004      	beq.n	8000922 <__aeabi_fmul+0xe6>
 8000918:	220f      	movs	r2, #15
 800091a:	4022      	ands	r2, r4
 800091c:	2a04      	cmp	r2, #4
 800091e:	d000      	beq.n	8000922 <__aeabi_fmul+0xe6>
 8000920:	3404      	adds	r4, #4
 8000922:	0122      	lsls	r2, r4, #4
 8000924:	d503      	bpl.n	800092e <__aeabi_fmul+0xf2>
 8000926:	4b63      	ldr	r3, [pc, #396]	@ (8000ab4 <__aeabi_fmul+0x278>)
 8000928:	401c      	ands	r4, r3
 800092a:	002b      	movs	r3, r5
 800092c:	3380      	adds	r3, #128	@ 0x80
 800092e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000930:	dc2c      	bgt.n	800098c <__aeabi_fmul+0x150>
 8000932:	01a2      	lsls	r2, r4, #6
 8000934:	0a52      	lsrs	r2, r2, #9
 8000936:	b2d8      	uxtb	r0, r3
 8000938:	e7bd      	b.n	80008b6 <__aeabi_fmul+0x7a>
 800093a:	2090      	movs	r0, #144	@ 0x90
 800093c:	0080      	lsls	r0, r0, #2
 800093e:	4202      	tst	r2, r0
 8000940:	d127      	bne.n	8000992 <__aeabi_fmul+0x156>
 8000942:	38b9      	subs	r0, #185	@ 0xb9
 8000944:	38ff      	subs	r0, #255	@ 0xff
 8000946:	4210      	tst	r0, r2
 8000948:	d06d      	beq.n	8000a26 <__aeabi_fmul+0x1ea>
 800094a:	003e      	movs	r6, r7
 800094c:	46a1      	mov	r9, r4
 800094e:	468a      	mov	sl, r1
 8000950:	e7d2      	b.n	80008f8 <__aeabi_fmul+0xbc>
 8000952:	2c00      	cmp	r4, #0
 8000954:	d141      	bne.n	80009da <__aeabi_fmul+0x19e>
 8000956:	2301      	movs	r3, #1
 8000958:	4642      	mov	r2, r8
 800095a:	431a      	orrs	r2, r3
 800095c:	4690      	mov	r8, r2
 800095e:	002b      	movs	r3, r5
 8000960:	4642      	mov	r2, r8
 8000962:	2101      	movs	r1, #1
 8000964:	1c5d      	adds	r5, r3, #1
 8000966:	2a0a      	cmp	r2, #10
 8000968:	dd97      	ble.n	800089a <__aeabi_fmul+0x5e>
 800096a:	e7c5      	b.n	80008f8 <__aeabi_fmul+0xbc>
 800096c:	2b00      	cmp	r3, #0
 800096e:	d126      	bne.n	80009be <__aeabi_fmul+0x182>
 8000970:	2304      	movs	r3, #4
 8000972:	4698      	mov	r8, r3
 8000974:	3b03      	subs	r3, #3
 8000976:	2500      	movs	r5, #0
 8000978:	469a      	mov	sl, r3
 800097a:	e77a      	b.n	8000872 <__aeabi_fmul+0x36>
 800097c:	2b00      	cmp	r3, #0
 800097e:	d118      	bne.n	80009b2 <__aeabi_fmul+0x176>
 8000980:	2308      	movs	r3, #8
 8000982:	4698      	mov	r8, r3
 8000984:	3b06      	subs	r3, #6
 8000986:	25ff      	movs	r5, #255	@ 0xff
 8000988:	469a      	mov	sl, r3
 800098a:	e772      	b.n	8000872 <__aeabi_fmul+0x36>
 800098c:	20ff      	movs	r0, #255	@ 0xff
 800098e:	2200      	movs	r2, #0
 8000990:	e791      	b.n	80008b6 <__aeabi_fmul+0x7a>
 8000992:	2280      	movs	r2, #128	@ 0x80
 8000994:	2600      	movs	r6, #0
 8000996:	20ff      	movs	r0, #255	@ 0xff
 8000998:	03d2      	lsls	r2, r2, #15
 800099a:	e78c      	b.n	80008b6 <__aeabi_fmul+0x7a>
 800099c:	4641      	mov	r1, r8
 800099e:	2202      	movs	r2, #2
 80009a0:	3501      	adds	r5, #1
 80009a2:	4311      	orrs	r1, r2
 80009a4:	4688      	mov	r8, r1
 80009a6:	35ff      	adds	r5, #255	@ 0xff
 80009a8:	290a      	cmp	r1, #10
 80009aa:	dca5      	bgt.n	80008f8 <__aeabi_fmul+0xbc>
 80009ac:	2102      	movs	r1, #2
 80009ae:	407e      	eors	r6, r7
 80009b0:	e774      	b.n	800089c <__aeabi_fmul+0x60>
 80009b2:	230c      	movs	r3, #12
 80009b4:	4698      	mov	r8, r3
 80009b6:	3b09      	subs	r3, #9
 80009b8:	25ff      	movs	r5, #255	@ 0xff
 80009ba:	469a      	mov	sl, r3
 80009bc:	e759      	b.n	8000872 <__aeabi_fmul+0x36>
 80009be:	0018      	movs	r0, r3
 80009c0:	f000 fae2 	bl	8000f88 <__clzsi2>
 80009c4:	464a      	mov	r2, r9
 80009c6:	1f43      	subs	r3, r0, #5
 80009c8:	2576      	movs	r5, #118	@ 0x76
 80009ca:	409a      	lsls	r2, r3
 80009cc:	2300      	movs	r3, #0
 80009ce:	426d      	negs	r5, r5
 80009d0:	4691      	mov	r9, r2
 80009d2:	4698      	mov	r8, r3
 80009d4:	469a      	mov	sl, r3
 80009d6:	1a2d      	subs	r5, r5, r0
 80009d8:	e74b      	b.n	8000872 <__aeabi_fmul+0x36>
 80009da:	0020      	movs	r0, r4
 80009dc:	f000 fad4 	bl	8000f88 <__clzsi2>
 80009e0:	4642      	mov	r2, r8
 80009e2:	1f43      	subs	r3, r0, #5
 80009e4:	409c      	lsls	r4, r3
 80009e6:	1a2b      	subs	r3, r5, r0
 80009e8:	3b76      	subs	r3, #118	@ 0x76
 80009ea:	2100      	movs	r1, #0
 80009ec:	1c5d      	adds	r5, r3, #1
 80009ee:	2a0a      	cmp	r2, #10
 80009f0:	dc00      	bgt.n	80009f4 <__aeabi_fmul+0x1b8>
 80009f2:	e752      	b.n	800089a <__aeabi_fmul+0x5e>
 80009f4:	e780      	b.n	80008f8 <__aeabi_fmul+0xbc>
 80009f6:	2201      	movs	r2, #1
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	2b1b      	cmp	r3, #27
 80009fc:	dd00      	ble.n	8000a00 <__aeabi_fmul+0x1c4>
 80009fe:	e758      	b.n	80008b2 <__aeabi_fmul+0x76>
 8000a00:	359e      	adds	r5, #158	@ 0x9e
 8000a02:	0022      	movs	r2, r4
 8000a04:	40ac      	lsls	r4, r5
 8000a06:	40da      	lsrs	r2, r3
 8000a08:	1e63      	subs	r3, r4, #1
 8000a0a:	419c      	sbcs	r4, r3
 8000a0c:	4322      	orrs	r2, r4
 8000a0e:	0753      	lsls	r3, r2, #29
 8000a10:	d004      	beq.n	8000a1c <__aeabi_fmul+0x1e0>
 8000a12:	230f      	movs	r3, #15
 8000a14:	4013      	ands	r3, r2
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d000      	beq.n	8000a1c <__aeabi_fmul+0x1e0>
 8000a1a:	3204      	adds	r2, #4
 8000a1c:	0153      	lsls	r3, r2, #5
 8000a1e:	d537      	bpl.n	8000a90 <__aeabi_fmul+0x254>
 8000a20:	2001      	movs	r0, #1
 8000a22:	2200      	movs	r2, #0
 8000a24:	e747      	b.n	80008b6 <__aeabi_fmul+0x7a>
 8000a26:	0c21      	lsrs	r1, r4, #16
 8000a28:	464a      	mov	r2, r9
 8000a2a:	0424      	lsls	r4, r4, #16
 8000a2c:	0c24      	lsrs	r4, r4, #16
 8000a2e:	0027      	movs	r7, r4
 8000a30:	0c10      	lsrs	r0, r2, #16
 8000a32:	0412      	lsls	r2, r2, #16
 8000a34:	0c12      	lsrs	r2, r2, #16
 8000a36:	4344      	muls	r4, r0
 8000a38:	4357      	muls	r7, r2
 8000a3a:	4348      	muls	r0, r1
 8000a3c:	4351      	muls	r1, r2
 8000a3e:	0c3a      	lsrs	r2, r7, #16
 8000a40:	1909      	adds	r1, r1, r4
 8000a42:	1852      	adds	r2, r2, r1
 8000a44:	4294      	cmp	r4, r2
 8000a46:	d903      	bls.n	8000a50 <__aeabi_fmul+0x214>
 8000a48:	2180      	movs	r1, #128	@ 0x80
 8000a4a:	0249      	lsls	r1, r1, #9
 8000a4c:	468c      	mov	ip, r1
 8000a4e:	4460      	add	r0, ip
 8000a50:	043f      	lsls	r7, r7, #16
 8000a52:	0411      	lsls	r1, r2, #16
 8000a54:	0c3f      	lsrs	r7, r7, #16
 8000a56:	19c9      	adds	r1, r1, r7
 8000a58:	018c      	lsls	r4, r1, #6
 8000a5a:	1e67      	subs	r7, r4, #1
 8000a5c:	41bc      	sbcs	r4, r7
 8000a5e:	0c12      	lsrs	r2, r2, #16
 8000a60:	0e89      	lsrs	r1, r1, #26
 8000a62:	1812      	adds	r2, r2, r0
 8000a64:	430c      	orrs	r4, r1
 8000a66:	0192      	lsls	r2, r2, #6
 8000a68:	4314      	orrs	r4, r2
 8000a6a:	0112      	lsls	r2, r2, #4
 8000a6c:	d50e      	bpl.n	8000a8c <__aeabi_fmul+0x250>
 8000a6e:	2301      	movs	r3, #1
 8000a70:	0862      	lsrs	r2, r4, #1
 8000a72:	401c      	ands	r4, r3
 8000a74:	4314      	orrs	r4, r2
 8000a76:	e749      	b.n	800090c <__aeabi_fmul+0xd0>
 8000a78:	003e      	movs	r6, r7
 8000a7a:	46a1      	mov	r9, r4
 8000a7c:	2280      	movs	r2, #128	@ 0x80
 8000a7e:	464b      	mov	r3, r9
 8000a80:	03d2      	lsls	r2, r2, #15
 8000a82:	431a      	orrs	r2, r3
 8000a84:	0252      	lsls	r2, r2, #9
 8000a86:	20ff      	movs	r0, #255	@ 0xff
 8000a88:	0a52      	lsrs	r2, r2, #9
 8000a8a:	e714      	b.n	80008b6 <__aeabi_fmul+0x7a>
 8000a8c:	001d      	movs	r5, r3
 8000a8e:	e73d      	b.n	800090c <__aeabi_fmul+0xd0>
 8000a90:	0192      	lsls	r2, r2, #6
 8000a92:	2000      	movs	r0, #0
 8000a94:	0a52      	lsrs	r2, r2, #9
 8000a96:	e70e      	b.n	80008b6 <__aeabi_fmul+0x7a>
 8000a98:	290f      	cmp	r1, #15
 8000a9a:	d1ed      	bne.n	8000a78 <__aeabi_fmul+0x23c>
 8000a9c:	2280      	movs	r2, #128	@ 0x80
 8000a9e:	464b      	mov	r3, r9
 8000aa0:	03d2      	lsls	r2, r2, #15
 8000aa2:	4213      	tst	r3, r2
 8000aa4:	d0ea      	beq.n	8000a7c <__aeabi_fmul+0x240>
 8000aa6:	4214      	tst	r4, r2
 8000aa8:	d1e8      	bne.n	8000a7c <__aeabi_fmul+0x240>
 8000aaa:	003e      	movs	r6, r7
 8000aac:	20ff      	movs	r0, #255	@ 0xff
 8000aae:	4322      	orrs	r2, r4
 8000ab0:	e701      	b.n	80008b6 <__aeabi_fmul+0x7a>
 8000ab2:	46c0      	nop			@ (mov r8, r8)
 8000ab4:	f7ffffff 	.word	0xf7ffffff

08000ab8 <__aeabi_fsub>:
 8000ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aba:	4647      	mov	r7, r8
 8000abc:	46ce      	mov	lr, r9
 8000abe:	024e      	lsls	r6, r1, #9
 8000ac0:	0243      	lsls	r3, r0, #9
 8000ac2:	0045      	lsls	r5, r0, #1
 8000ac4:	0a72      	lsrs	r2, r6, #9
 8000ac6:	0fc4      	lsrs	r4, r0, #31
 8000ac8:	0048      	lsls	r0, r1, #1
 8000aca:	b580      	push	{r7, lr}
 8000acc:	4694      	mov	ip, r2
 8000ace:	0a5f      	lsrs	r7, r3, #9
 8000ad0:	0e2d      	lsrs	r5, r5, #24
 8000ad2:	099b      	lsrs	r3, r3, #6
 8000ad4:	0e00      	lsrs	r0, r0, #24
 8000ad6:	0fc9      	lsrs	r1, r1, #31
 8000ad8:	09b6      	lsrs	r6, r6, #6
 8000ada:	28ff      	cmp	r0, #255	@ 0xff
 8000adc:	d024      	beq.n	8000b28 <__aeabi_fsub+0x70>
 8000ade:	2201      	movs	r2, #1
 8000ae0:	4051      	eors	r1, r2
 8000ae2:	1a2a      	subs	r2, r5, r0
 8000ae4:	428c      	cmp	r4, r1
 8000ae6:	d00f      	beq.n	8000b08 <__aeabi_fsub+0x50>
 8000ae8:	2a00      	cmp	r2, #0
 8000aea:	dc00      	bgt.n	8000aee <__aeabi_fsub+0x36>
 8000aec:	e16a      	b.n	8000dc4 <__aeabi_fsub+0x30c>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	d135      	bne.n	8000b5e <__aeabi_fsub+0xa6>
 8000af2:	2e00      	cmp	r6, #0
 8000af4:	d100      	bne.n	8000af8 <__aeabi_fsub+0x40>
 8000af6:	e0a2      	b.n	8000c3e <__aeabi_fsub+0x186>
 8000af8:	1e51      	subs	r1, r2, #1
 8000afa:	2a01      	cmp	r2, #1
 8000afc:	d100      	bne.n	8000b00 <__aeabi_fsub+0x48>
 8000afe:	e124      	b.n	8000d4a <__aeabi_fsub+0x292>
 8000b00:	2aff      	cmp	r2, #255	@ 0xff
 8000b02:	d021      	beq.n	8000b48 <__aeabi_fsub+0x90>
 8000b04:	000a      	movs	r2, r1
 8000b06:	e02f      	b.n	8000b68 <__aeabi_fsub+0xb0>
 8000b08:	2a00      	cmp	r2, #0
 8000b0a:	dc00      	bgt.n	8000b0e <__aeabi_fsub+0x56>
 8000b0c:	e167      	b.n	8000dde <__aeabi_fsub+0x326>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	d05e      	beq.n	8000bd0 <__aeabi_fsub+0x118>
 8000b12:	2dff      	cmp	r5, #255	@ 0xff
 8000b14:	d018      	beq.n	8000b48 <__aeabi_fsub+0x90>
 8000b16:	2180      	movs	r1, #128	@ 0x80
 8000b18:	04c9      	lsls	r1, r1, #19
 8000b1a:	430e      	orrs	r6, r1
 8000b1c:	2a1b      	cmp	r2, #27
 8000b1e:	dc00      	bgt.n	8000b22 <__aeabi_fsub+0x6a>
 8000b20:	e076      	b.n	8000c10 <__aeabi_fsub+0x158>
 8000b22:	002a      	movs	r2, r5
 8000b24:	3301      	adds	r3, #1
 8000b26:	e032      	b.n	8000b8e <__aeabi_fsub+0xd6>
 8000b28:	002a      	movs	r2, r5
 8000b2a:	3aff      	subs	r2, #255	@ 0xff
 8000b2c:	4691      	mov	r9, r2
 8000b2e:	2e00      	cmp	r6, #0
 8000b30:	d042      	beq.n	8000bb8 <__aeabi_fsub+0x100>
 8000b32:	428c      	cmp	r4, r1
 8000b34:	d055      	beq.n	8000be2 <__aeabi_fsub+0x12a>
 8000b36:	464a      	mov	r2, r9
 8000b38:	2a00      	cmp	r2, #0
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_fsub+0x86>
 8000b3c:	e09c      	b.n	8000c78 <__aeabi_fsub+0x1c0>
 8000b3e:	2d00      	cmp	r5, #0
 8000b40:	d100      	bne.n	8000b44 <__aeabi_fsub+0x8c>
 8000b42:	e077      	b.n	8000c34 <__aeabi_fsub+0x17c>
 8000b44:	000c      	movs	r4, r1
 8000b46:	0033      	movs	r3, r6
 8000b48:	08db      	lsrs	r3, r3, #3
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_fsub+0x98>
 8000b4e:	e06e      	b.n	8000c2e <__aeabi_fsub+0x176>
 8000b50:	2280      	movs	r2, #128	@ 0x80
 8000b52:	03d2      	lsls	r2, r2, #15
 8000b54:	4313      	orrs	r3, r2
 8000b56:	025b      	lsls	r3, r3, #9
 8000b58:	20ff      	movs	r0, #255	@ 0xff
 8000b5a:	0a5b      	lsrs	r3, r3, #9
 8000b5c:	e024      	b.n	8000ba8 <__aeabi_fsub+0xf0>
 8000b5e:	2dff      	cmp	r5, #255	@ 0xff
 8000b60:	d0f2      	beq.n	8000b48 <__aeabi_fsub+0x90>
 8000b62:	2180      	movs	r1, #128	@ 0x80
 8000b64:	04c9      	lsls	r1, r1, #19
 8000b66:	430e      	orrs	r6, r1
 8000b68:	2101      	movs	r1, #1
 8000b6a:	2a1b      	cmp	r2, #27
 8000b6c:	dc08      	bgt.n	8000b80 <__aeabi_fsub+0xc8>
 8000b6e:	0031      	movs	r1, r6
 8000b70:	2020      	movs	r0, #32
 8000b72:	40d1      	lsrs	r1, r2
 8000b74:	1a82      	subs	r2, r0, r2
 8000b76:	4096      	lsls	r6, r2
 8000b78:	0032      	movs	r2, r6
 8000b7a:	1e50      	subs	r0, r2, #1
 8000b7c:	4182      	sbcs	r2, r0
 8000b7e:	4311      	orrs	r1, r2
 8000b80:	1a5b      	subs	r3, r3, r1
 8000b82:	015a      	lsls	r2, r3, #5
 8000b84:	d460      	bmi.n	8000c48 <__aeabi_fsub+0x190>
 8000b86:	2107      	movs	r1, #7
 8000b88:	002a      	movs	r2, r5
 8000b8a:	4019      	ands	r1, r3
 8000b8c:	d057      	beq.n	8000c3e <__aeabi_fsub+0x186>
 8000b8e:	210f      	movs	r1, #15
 8000b90:	4019      	ands	r1, r3
 8000b92:	2904      	cmp	r1, #4
 8000b94:	d000      	beq.n	8000b98 <__aeabi_fsub+0xe0>
 8000b96:	3304      	adds	r3, #4
 8000b98:	0159      	lsls	r1, r3, #5
 8000b9a:	d550      	bpl.n	8000c3e <__aeabi_fsub+0x186>
 8000b9c:	1c50      	adds	r0, r2, #1
 8000b9e:	2afe      	cmp	r2, #254	@ 0xfe
 8000ba0:	d045      	beq.n	8000c2e <__aeabi_fsub+0x176>
 8000ba2:	019b      	lsls	r3, r3, #6
 8000ba4:	b2c0      	uxtb	r0, r0
 8000ba6:	0a5b      	lsrs	r3, r3, #9
 8000ba8:	05c0      	lsls	r0, r0, #23
 8000baa:	4318      	orrs	r0, r3
 8000bac:	07e4      	lsls	r4, r4, #31
 8000bae:	4320      	orrs	r0, r4
 8000bb0:	bcc0      	pop	{r6, r7}
 8000bb2:	46b9      	mov	r9, r7
 8000bb4:	46b0      	mov	r8, r6
 8000bb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bb8:	2201      	movs	r2, #1
 8000bba:	4051      	eors	r1, r2
 8000bbc:	428c      	cmp	r4, r1
 8000bbe:	d1ba      	bne.n	8000b36 <__aeabi_fsub+0x7e>
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	2a00      	cmp	r2, #0
 8000bc4:	d010      	beq.n	8000be8 <__aeabi_fsub+0x130>
 8000bc6:	2d00      	cmp	r5, #0
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_fsub+0x114>
 8000bca:	e098      	b.n	8000cfe <__aeabi_fsub+0x246>
 8000bcc:	2300      	movs	r3, #0
 8000bce:	e7bb      	b.n	8000b48 <__aeabi_fsub+0x90>
 8000bd0:	2e00      	cmp	r6, #0
 8000bd2:	d034      	beq.n	8000c3e <__aeabi_fsub+0x186>
 8000bd4:	1e51      	subs	r1, r2, #1
 8000bd6:	2a01      	cmp	r2, #1
 8000bd8:	d06e      	beq.n	8000cb8 <__aeabi_fsub+0x200>
 8000bda:	2aff      	cmp	r2, #255	@ 0xff
 8000bdc:	d0b4      	beq.n	8000b48 <__aeabi_fsub+0x90>
 8000bde:	000a      	movs	r2, r1
 8000be0:	e79c      	b.n	8000b1c <__aeabi_fsub+0x64>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d000      	beq.n	8000be8 <__aeabi_fsub+0x130>
 8000be6:	e088      	b.n	8000cfa <__aeabi_fsub+0x242>
 8000be8:	20fe      	movs	r0, #254	@ 0xfe
 8000bea:	1c6a      	adds	r2, r5, #1
 8000bec:	4210      	tst	r0, r2
 8000bee:	d000      	beq.n	8000bf2 <__aeabi_fsub+0x13a>
 8000bf0:	e092      	b.n	8000d18 <__aeabi_fsub+0x260>
 8000bf2:	2d00      	cmp	r5, #0
 8000bf4:	d000      	beq.n	8000bf8 <__aeabi_fsub+0x140>
 8000bf6:	e0a4      	b.n	8000d42 <__aeabi_fsub+0x28a>
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_fsub+0x146>
 8000bfc:	e0cb      	b.n	8000d96 <__aeabi_fsub+0x2de>
 8000bfe:	2e00      	cmp	r6, #0
 8000c00:	d000      	beq.n	8000c04 <__aeabi_fsub+0x14c>
 8000c02:	e0ca      	b.n	8000d9a <__aeabi_fsub+0x2e2>
 8000c04:	2200      	movs	r2, #0
 8000c06:	08db      	lsrs	r3, r3, #3
 8000c08:	025b      	lsls	r3, r3, #9
 8000c0a:	0a5b      	lsrs	r3, r3, #9
 8000c0c:	b2d0      	uxtb	r0, r2
 8000c0e:	e7cb      	b.n	8000ba8 <__aeabi_fsub+0xf0>
 8000c10:	0031      	movs	r1, r6
 8000c12:	2020      	movs	r0, #32
 8000c14:	40d1      	lsrs	r1, r2
 8000c16:	1a82      	subs	r2, r0, r2
 8000c18:	4096      	lsls	r6, r2
 8000c1a:	0032      	movs	r2, r6
 8000c1c:	1e50      	subs	r0, r2, #1
 8000c1e:	4182      	sbcs	r2, r0
 8000c20:	430a      	orrs	r2, r1
 8000c22:	189b      	adds	r3, r3, r2
 8000c24:	015a      	lsls	r2, r3, #5
 8000c26:	d5ae      	bpl.n	8000b86 <__aeabi_fsub+0xce>
 8000c28:	1c6a      	adds	r2, r5, #1
 8000c2a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000c2c:	d14a      	bne.n	8000cc4 <__aeabi_fsub+0x20c>
 8000c2e:	20ff      	movs	r0, #255	@ 0xff
 8000c30:	2300      	movs	r3, #0
 8000c32:	e7b9      	b.n	8000ba8 <__aeabi_fsub+0xf0>
 8000c34:	22ff      	movs	r2, #255	@ 0xff
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d14b      	bne.n	8000cd2 <__aeabi_fsub+0x21a>
 8000c3a:	000c      	movs	r4, r1
 8000c3c:	0033      	movs	r3, r6
 8000c3e:	08db      	lsrs	r3, r3, #3
 8000c40:	2aff      	cmp	r2, #255	@ 0xff
 8000c42:	d100      	bne.n	8000c46 <__aeabi_fsub+0x18e>
 8000c44:	e781      	b.n	8000b4a <__aeabi_fsub+0x92>
 8000c46:	e7df      	b.n	8000c08 <__aeabi_fsub+0x150>
 8000c48:	019f      	lsls	r7, r3, #6
 8000c4a:	09bf      	lsrs	r7, r7, #6
 8000c4c:	0038      	movs	r0, r7
 8000c4e:	f000 f99b 	bl	8000f88 <__clzsi2>
 8000c52:	3805      	subs	r0, #5
 8000c54:	4087      	lsls	r7, r0
 8000c56:	4285      	cmp	r5, r0
 8000c58:	dc21      	bgt.n	8000c9e <__aeabi_fsub+0x1e6>
 8000c5a:	003b      	movs	r3, r7
 8000c5c:	2120      	movs	r1, #32
 8000c5e:	1b42      	subs	r2, r0, r5
 8000c60:	3201      	adds	r2, #1
 8000c62:	40d3      	lsrs	r3, r2
 8000c64:	1a8a      	subs	r2, r1, r2
 8000c66:	4097      	lsls	r7, r2
 8000c68:	1e7a      	subs	r2, r7, #1
 8000c6a:	4197      	sbcs	r7, r2
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	433b      	orrs	r3, r7
 8000c70:	0759      	lsls	r1, r3, #29
 8000c72:	d000      	beq.n	8000c76 <__aeabi_fsub+0x1be>
 8000c74:	e78b      	b.n	8000b8e <__aeabi_fsub+0xd6>
 8000c76:	e78f      	b.n	8000b98 <__aeabi_fsub+0xe0>
 8000c78:	20fe      	movs	r0, #254	@ 0xfe
 8000c7a:	1c6a      	adds	r2, r5, #1
 8000c7c:	4210      	tst	r0, r2
 8000c7e:	d112      	bne.n	8000ca6 <__aeabi_fsub+0x1ee>
 8000c80:	2d00      	cmp	r5, #0
 8000c82:	d152      	bne.n	8000d2a <__aeabi_fsub+0x272>
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d07c      	beq.n	8000d82 <__aeabi_fsub+0x2ca>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d0bb      	beq.n	8000c04 <__aeabi_fsub+0x14c>
 8000c8c:	1b9a      	subs	r2, r3, r6
 8000c8e:	0150      	lsls	r0, r2, #5
 8000c90:	d400      	bmi.n	8000c94 <__aeabi_fsub+0x1dc>
 8000c92:	e08b      	b.n	8000dac <__aeabi_fsub+0x2f4>
 8000c94:	2401      	movs	r4, #1
 8000c96:	2200      	movs	r2, #0
 8000c98:	1af3      	subs	r3, r6, r3
 8000c9a:	400c      	ands	r4, r1
 8000c9c:	e7e8      	b.n	8000c70 <__aeabi_fsub+0x1b8>
 8000c9e:	4b56      	ldr	r3, [pc, #344]	@ (8000df8 <__aeabi_fsub+0x340>)
 8000ca0:	1a2a      	subs	r2, r5, r0
 8000ca2:	403b      	ands	r3, r7
 8000ca4:	e7e4      	b.n	8000c70 <__aeabi_fsub+0x1b8>
 8000ca6:	1b9f      	subs	r7, r3, r6
 8000ca8:	017a      	lsls	r2, r7, #5
 8000caa:	d446      	bmi.n	8000d3a <__aeabi_fsub+0x282>
 8000cac:	2f00      	cmp	r7, #0
 8000cae:	d1cd      	bne.n	8000c4c <__aeabi_fsub+0x194>
 8000cb0:	2400      	movs	r4, #0
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e777      	b.n	8000ba8 <__aeabi_fsub+0xf0>
 8000cb8:	199b      	adds	r3, r3, r6
 8000cba:	2501      	movs	r5, #1
 8000cbc:	3201      	adds	r2, #1
 8000cbe:	0159      	lsls	r1, r3, #5
 8000cc0:	d400      	bmi.n	8000cc4 <__aeabi_fsub+0x20c>
 8000cc2:	e760      	b.n	8000b86 <__aeabi_fsub+0xce>
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	484d      	ldr	r0, [pc, #308]	@ (8000dfc <__aeabi_fsub+0x344>)
 8000cc8:	4019      	ands	r1, r3
 8000cca:	085b      	lsrs	r3, r3, #1
 8000ccc:	4003      	ands	r3, r0
 8000cce:	430b      	orrs	r3, r1
 8000cd0:	e7ce      	b.n	8000c70 <__aeabi_fsub+0x1b8>
 8000cd2:	1e57      	subs	r7, r2, #1
 8000cd4:	2a01      	cmp	r2, #1
 8000cd6:	d05a      	beq.n	8000d8e <__aeabi_fsub+0x2d6>
 8000cd8:	000c      	movs	r4, r1
 8000cda:	2aff      	cmp	r2, #255	@ 0xff
 8000cdc:	d033      	beq.n	8000d46 <__aeabi_fsub+0x28e>
 8000cde:	2201      	movs	r2, #1
 8000ce0:	2f1b      	cmp	r7, #27
 8000ce2:	dc07      	bgt.n	8000cf4 <__aeabi_fsub+0x23c>
 8000ce4:	2120      	movs	r1, #32
 8000ce6:	1bc9      	subs	r1, r1, r7
 8000ce8:	001a      	movs	r2, r3
 8000cea:	408b      	lsls	r3, r1
 8000cec:	40fa      	lsrs	r2, r7
 8000cee:	1e59      	subs	r1, r3, #1
 8000cf0:	418b      	sbcs	r3, r1
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	0005      	movs	r5, r0
 8000cf6:	1ab3      	subs	r3, r6, r2
 8000cf8:	e743      	b.n	8000b82 <__aeabi_fsub+0xca>
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d123      	bne.n	8000d46 <__aeabi_fsub+0x28e>
 8000cfe:	22ff      	movs	r2, #255	@ 0xff
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d09b      	beq.n	8000c3c <__aeabi_fsub+0x184>
 8000d04:	1e51      	subs	r1, r2, #1
 8000d06:	2a01      	cmp	r2, #1
 8000d08:	d0d6      	beq.n	8000cb8 <__aeabi_fsub+0x200>
 8000d0a:	2aff      	cmp	r2, #255	@ 0xff
 8000d0c:	d01b      	beq.n	8000d46 <__aeabi_fsub+0x28e>
 8000d0e:	291b      	cmp	r1, #27
 8000d10:	dd2c      	ble.n	8000d6c <__aeabi_fsub+0x2b4>
 8000d12:	0002      	movs	r2, r0
 8000d14:	1c73      	adds	r3, r6, #1
 8000d16:	e73a      	b.n	8000b8e <__aeabi_fsub+0xd6>
 8000d18:	2aff      	cmp	r2, #255	@ 0xff
 8000d1a:	d088      	beq.n	8000c2e <__aeabi_fsub+0x176>
 8000d1c:	199b      	adds	r3, r3, r6
 8000d1e:	085b      	lsrs	r3, r3, #1
 8000d20:	0759      	lsls	r1, r3, #29
 8000d22:	d000      	beq.n	8000d26 <__aeabi_fsub+0x26e>
 8000d24:	e733      	b.n	8000b8e <__aeabi_fsub+0xd6>
 8000d26:	08db      	lsrs	r3, r3, #3
 8000d28:	e76e      	b.n	8000c08 <__aeabi_fsub+0x150>
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d110      	bne.n	8000d50 <__aeabi_fsub+0x298>
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	d043      	beq.n	8000dba <__aeabi_fsub+0x302>
 8000d32:	2401      	movs	r4, #1
 8000d34:	0033      	movs	r3, r6
 8000d36:	400c      	ands	r4, r1
 8000d38:	e706      	b.n	8000b48 <__aeabi_fsub+0x90>
 8000d3a:	2401      	movs	r4, #1
 8000d3c:	1af7      	subs	r7, r6, r3
 8000d3e:	400c      	ands	r4, r1
 8000d40:	e784      	b.n	8000c4c <__aeabi_fsub+0x194>
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d104      	bne.n	8000d50 <__aeabi_fsub+0x298>
 8000d46:	0033      	movs	r3, r6
 8000d48:	e6fe      	b.n	8000b48 <__aeabi_fsub+0x90>
 8000d4a:	2501      	movs	r5, #1
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	e718      	b.n	8000b82 <__aeabi_fsub+0xca>
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d100      	bne.n	8000d56 <__aeabi_fsub+0x29e>
 8000d54:	e6f8      	b.n	8000b48 <__aeabi_fsub+0x90>
 8000d56:	2280      	movs	r2, #128	@ 0x80
 8000d58:	03d2      	lsls	r2, r2, #15
 8000d5a:	4297      	cmp	r7, r2
 8000d5c:	d304      	bcc.n	8000d68 <__aeabi_fsub+0x2b0>
 8000d5e:	4594      	cmp	ip, r2
 8000d60:	d202      	bcs.n	8000d68 <__aeabi_fsub+0x2b0>
 8000d62:	2401      	movs	r4, #1
 8000d64:	0033      	movs	r3, r6
 8000d66:	400c      	ands	r4, r1
 8000d68:	08db      	lsrs	r3, r3, #3
 8000d6a:	e6f1      	b.n	8000b50 <__aeabi_fsub+0x98>
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	2520      	movs	r5, #32
 8000d70:	40ca      	lsrs	r2, r1
 8000d72:	1a69      	subs	r1, r5, r1
 8000d74:	408b      	lsls	r3, r1
 8000d76:	1e59      	subs	r1, r3, #1
 8000d78:	418b      	sbcs	r3, r1
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	0005      	movs	r5, r0
 8000d7e:	199b      	adds	r3, r3, r6
 8000d80:	e750      	b.n	8000c24 <__aeabi_fsub+0x16c>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d094      	beq.n	8000cb0 <__aeabi_fsub+0x1f8>
 8000d86:	2401      	movs	r4, #1
 8000d88:	0033      	movs	r3, r6
 8000d8a:	400c      	ands	r4, r1
 8000d8c:	e73a      	b.n	8000c04 <__aeabi_fsub+0x14c>
 8000d8e:	000c      	movs	r4, r1
 8000d90:	2501      	movs	r5, #1
 8000d92:	1af3      	subs	r3, r6, r3
 8000d94:	e6f5      	b.n	8000b82 <__aeabi_fsub+0xca>
 8000d96:	0033      	movs	r3, r6
 8000d98:	e734      	b.n	8000c04 <__aeabi_fsub+0x14c>
 8000d9a:	199b      	adds	r3, r3, r6
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	0159      	lsls	r1, r3, #5
 8000da0:	d5c1      	bpl.n	8000d26 <__aeabi_fsub+0x26e>
 8000da2:	4a15      	ldr	r2, [pc, #84]	@ (8000df8 <__aeabi_fsub+0x340>)
 8000da4:	4013      	ands	r3, r2
 8000da6:	08db      	lsrs	r3, r3, #3
 8000da8:	2201      	movs	r2, #1
 8000daa:	e72d      	b.n	8000c08 <__aeabi_fsub+0x150>
 8000dac:	2a00      	cmp	r2, #0
 8000dae:	d100      	bne.n	8000db2 <__aeabi_fsub+0x2fa>
 8000db0:	e77e      	b.n	8000cb0 <__aeabi_fsub+0x1f8>
 8000db2:	0013      	movs	r3, r2
 8000db4:	2200      	movs	r2, #0
 8000db6:	08db      	lsrs	r3, r3, #3
 8000db8:	e726      	b.n	8000c08 <__aeabi_fsub+0x150>
 8000dba:	2380      	movs	r3, #128	@ 0x80
 8000dbc:	2400      	movs	r4, #0
 8000dbe:	20ff      	movs	r0, #255	@ 0xff
 8000dc0:	03db      	lsls	r3, r3, #15
 8000dc2:	e6f1      	b.n	8000ba8 <__aeabi_fsub+0xf0>
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	d100      	bne.n	8000dca <__aeabi_fsub+0x312>
 8000dc8:	e756      	b.n	8000c78 <__aeabi_fsub+0x1c0>
 8000dca:	1b47      	subs	r7, r0, r5
 8000dcc:	003a      	movs	r2, r7
 8000dce:	2d00      	cmp	r5, #0
 8000dd0:	d100      	bne.n	8000dd4 <__aeabi_fsub+0x31c>
 8000dd2:	e730      	b.n	8000c36 <__aeabi_fsub+0x17e>
 8000dd4:	2280      	movs	r2, #128	@ 0x80
 8000dd6:	04d2      	lsls	r2, r2, #19
 8000dd8:	000c      	movs	r4, r1
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	e77f      	b.n	8000cde <__aeabi_fsub+0x226>
 8000dde:	2a00      	cmp	r2, #0
 8000de0:	d100      	bne.n	8000de4 <__aeabi_fsub+0x32c>
 8000de2:	e701      	b.n	8000be8 <__aeabi_fsub+0x130>
 8000de4:	1b41      	subs	r1, r0, r5
 8000de6:	2d00      	cmp	r5, #0
 8000de8:	d101      	bne.n	8000dee <__aeabi_fsub+0x336>
 8000dea:	000a      	movs	r2, r1
 8000dec:	e788      	b.n	8000d00 <__aeabi_fsub+0x248>
 8000dee:	2280      	movs	r2, #128	@ 0x80
 8000df0:	04d2      	lsls	r2, r2, #19
 8000df2:	4313      	orrs	r3, r2
 8000df4:	e78b      	b.n	8000d0e <__aeabi_fsub+0x256>
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	fbffffff 	.word	0xfbffffff
 8000dfc:	7dffffff 	.word	0x7dffffff

08000e00 <__aeabi_fcmpun>:
 8000e00:	0243      	lsls	r3, r0, #9
 8000e02:	024a      	lsls	r2, r1, #9
 8000e04:	0040      	lsls	r0, r0, #1
 8000e06:	0049      	lsls	r1, r1, #1
 8000e08:	0a5b      	lsrs	r3, r3, #9
 8000e0a:	0a52      	lsrs	r2, r2, #9
 8000e0c:	0e09      	lsrs	r1, r1, #24
 8000e0e:	0e00      	lsrs	r0, r0, #24
 8000e10:	28ff      	cmp	r0, #255	@ 0xff
 8000e12:	d006      	beq.n	8000e22 <__aeabi_fcmpun+0x22>
 8000e14:	2000      	movs	r0, #0
 8000e16:	29ff      	cmp	r1, #255	@ 0xff
 8000e18:	d102      	bne.n	8000e20 <__aeabi_fcmpun+0x20>
 8000e1a:	1e53      	subs	r3, r2, #1
 8000e1c:	419a      	sbcs	r2, r3
 8000e1e:	0010      	movs	r0, r2
 8000e20:	4770      	bx	lr
 8000e22:	38fe      	subs	r0, #254	@ 0xfe
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1fb      	bne.n	8000e20 <__aeabi_fcmpun+0x20>
 8000e28:	e7f4      	b.n	8000e14 <__aeabi_fcmpun+0x14>
 8000e2a:	46c0      	nop			@ (mov r8, r8)

08000e2c <__aeabi_f2iz>:
 8000e2c:	0241      	lsls	r1, r0, #9
 8000e2e:	0042      	lsls	r2, r0, #1
 8000e30:	0fc3      	lsrs	r3, r0, #31
 8000e32:	0a49      	lsrs	r1, r1, #9
 8000e34:	2000      	movs	r0, #0
 8000e36:	0e12      	lsrs	r2, r2, #24
 8000e38:	2a7e      	cmp	r2, #126	@ 0x7e
 8000e3a:	dd03      	ble.n	8000e44 <__aeabi_f2iz+0x18>
 8000e3c:	2a9d      	cmp	r2, #157	@ 0x9d
 8000e3e:	dd02      	ble.n	8000e46 <__aeabi_f2iz+0x1a>
 8000e40:	4a09      	ldr	r2, [pc, #36]	@ (8000e68 <__aeabi_f2iz+0x3c>)
 8000e42:	1898      	adds	r0, r3, r2
 8000e44:	4770      	bx	lr
 8000e46:	2080      	movs	r0, #128	@ 0x80
 8000e48:	0400      	lsls	r0, r0, #16
 8000e4a:	4301      	orrs	r1, r0
 8000e4c:	2a95      	cmp	r2, #149	@ 0x95
 8000e4e:	dc07      	bgt.n	8000e60 <__aeabi_f2iz+0x34>
 8000e50:	2096      	movs	r0, #150	@ 0x96
 8000e52:	1a82      	subs	r2, r0, r2
 8000e54:	40d1      	lsrs	r1, r2
 8000e56:	4248      	negs	r0, r1
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d1f3      	bne.n	8000e44 <__aeabi_f2iz+0x18>
 8000e5c:	0008      	movs	r0, r1
 8000e5e:	e7f1      	b.n	8000e44 <__aeabi_f2iz+0x18>
 8000e60:	3a96      	subs	r2, #150	@ 0x96
 8000e62:	4091      	lsls	r1, r2
 8000e64:	e7f7      	b.n	8000e56 <__aeabi_f2iz+0x2a>
 8000e66:	46c0      	nop			@ (mov r8, r8)
 8000e68:	7fffffff 	.word	0x7fffffff

08000e6c <__aeabi_i2f>:
 8000e6c:	b570      	push	{r4, r5, r6, lr}
 8000e6e:	2800      	cmp	r0, #0
 8000e70:	d013      	beq.n	8000e9a <__aeabi_i2f+0x2e>
 8000e72:	17c3      	asrs	r3, r0, #31
 8000e74:	18c5      	adds	r5, r0, r3
 8000e76:	405d      	eors	r5, r3
 8000e78:	0fc4      	lsrs	r4, r0, #31
 8000e7a:	0028      	movs	r0, r5
 8000e7c:	f000 f884 	bl	8000f88 <__clzsi2>
 8000e80:	239e      	movs	r3, #158	@ 0x9e
 8000e82:	0001      	movs	r1, r0
 8000e84:	1a1b      	subs	r3, r3, r0
 8000e86:	2b96      	cmp	r3, #150	@ 0x96
 8000e88:	dc0f      	bgt.n	8000eaa <__aeabi_i2f+0x3e>
 8000e8a:	2808      	cmp	r0, #8
 8000e8c:	d034      	beq.n	8000ef8 <__aeabi_i2f+0x8c>
 8000e8e:	3908      	subs	r1, #8
 8000e90:	408d      	lsls	r5, r1
 8000e92:	026d      	lsls	r5, r5, #9
 8000e94:	0a6d      	lsrs	r5, r5, #9
 8000e96:	b2d8      	uxtb	r0, r3
 8000e98:	e002      	b.n	8000ea0 <__aeabi_i2f+0x34>
 8000e9a:	2400      	movs	r4, #0
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	2500      	movs	r5, #0
 8000ea0:	05c0      	lsls	r0, r0, #23
 8000ea2:	4328      	orrs	r0, r5
 8000ea4:	07e4      	lsls	r4, r4, #31
 8000ea6:	4320      	orrs	r0, r4
 8000ea8:	bd70      	pop	{r4, r5, r6, pc}
 8000eaa:	2b99      	cmp	r3, #153	@ 0x99
 8000eac:	dc16      	bgt.n	8000edc <__aeabi_i2f+0x70>
 8000eae:	1f42      	subs	r2, r0, #5
 8000eb0:	2805      	cmp	r0, #5
 8000eb2:	d000      	beq.n	8000eb6 <__aeabi_i2f+0x4a>
 8000eb4:	4095      	lsls	r5, r2
 8000eb6:	002a      	movs	r2, r5
 8000eb8:	4811      	ldr	r0, [pc, #68]	@ (8000f00 <__aeabi_i2f+0x94>)
 8000eba:	4002      	ands	r2, r0
 8000ebc:	076e      	lsls	r6, r5, #29
 8000ebe:	d009      	beq.n	8000ed4 <__aeabi_i2f+0x68>
 8000ec0:	260f      	movs	r6, #15
 8000ec2:	4035      	ands	r5, r6
 8000ec4:	2d04      	cmp	r5, #4
 8000ec6:	d005      	beq.n	8000ed4 <__aeabi_i2f+0x68>
 8000ec8:	3204      	adds	r2, #4
 8000eca:	0155      	lsls	r5, r2, #5
 8000ecc:	d502      	bpl.n	8000ed4 <__aeabi_i2f+0x68>
 8000ece:	239f      	movs	r3, #159	@ 0x9f
 8000ed0:	4002      	ands	r2, r0
 8000ed2:	1a5b      	subs	r3, r3, r1
 8000ed4:	0192      	lsls	r2, r2, #6
 8000ed6:	0a55      	lsrs	r5, r2, #9
 8000ed8:	b2d8      	uxtb	r0, r3
 8000eda:	e7e1      	b.n	8000ea0 <__aeabi_i2f+0x34>
 8000edc:	2205      	movs	r2, #5
 8000ede:	1a12      	subs	r2, r2, r0
 8000ee0:	0028      	movs	r0, r5
 8000ee2:	40d0      	lsrs	r0, r2
 8000ee4:	0002      	movs	r2, r0
 8000ee6:	0008      	movs	r0, r1
 8000ee8:	301b      	adds	r0, #27
 8000eea:	4085      	lsls	r5, r0
 8000eec:	0028      	movs	r0, r5
 8000eee:	1e45      	subs	r5, r0, #1
 8000ef0:	41a8      	sbcs	r0, r5
 8000ef2:	4302      	orrs	r2, r0
 8000ef4:	0015      	movs	r5, r2
 8000ef6:	e7de      	b.n	8000eb6 <__aeabi_i2f+0x4a>
 8000ef8:	026d      	lsls	r5, r5, #9
 8000efa:	2096      	movs	r0, #150	@ 0x96
 8000efc:	0a6d      	lsrs	r5, r5, #9
 8000efe:	e7cf      	b.n	8000ea0 <__aeabi_i2f+0x34>
 8000f00:	fbffffff 	.word	0xfbffffff

08000f04 <__aeabi_ui2f>:
 8000f04:	b570      	push	{r4, r5, r6, lr}
 8000f06:	1e04      	subs	r4, r0, #0
 8000f08:	d00e      	beq.n	8000f28 <__aeabi_ui2f+0x24>
 8000f0a:	f000 f83d 	bl	8000f88 <__clzsi2>
 8000f0e:	239e      	movs	r3, #158	@ 0x9e
 8000f10:	0001      	movs	r1, r0
 8000f12:	1a1b      	subs	r3, r3, r0
 8000f14:	2b96      	cmp	r3, #150	@ 0x96
 8000f16:	dc0c      	bgt.n	8000f32 <__aeabi_ui2f+0x2e>
 8000f18:	2808      	cmp	r0, #8
 8000f1a:	d02f      	beq.n	8000f7c <__aeabi_ui2f+0x78>
 8000f1c:	3908      	subs	r1, #8
 8000f1e:	408c      	lsls	r4, r1
 8000f20:	0264      	lsls	r4, r4, #9
 8000f22:	0a64      	lsrs	r4, r4, #9
 8000f24:	b2d8      	uxtb	r0, r3
 8000f26:	e001      	b.n	8000f2c <__aeabi_ui2f+0x28>
 8000f28:	2000      	movs	r0, #0
 8000f2a:	2400      	movs	r4, #0
 8000f2c:	05c0      	lsls	r0, r0, #23
 8000f2e:	4320      	orrs	r0, r4
 8000f30:	bd70      	pop	{r4, r5, r6, pc}
 8000f32:	2b99      	cmp	r3, #153	@ 0x99
 8000f34:	dc16      	bgt.n	8000f64 <__aeabi_ui2f+0x60>
 8000f36:	1f42      	subs	r2, r0, #5
 8000f38:	2805      	cmp	r0, #5
 8000f3a:	d000      	beq.n	8000f3e <__aeabi_ui2f+0x3a>
 8000f3c:	4094      	lsls	r4, r2
 8000f3e:	0022      	movs	r2, r4
 8000f40:	4810      	ldr	r0, [pc, #64]	@ (8000f84 <__aeabi_ui2f+0x80>)
 8000f42:	4002      	ands	r2, r0
 8000f44:	0765      	lsls	r5, r4, #29
 8000f46:	d009      	beq.n	8000f5c <__aeabi_ui2f+0x58>
 8000f48:	250f      	movs	r5, #15
 8000f4a:	402c      	ands	r4, r5
 8000f4c:	2c04      	cmp	r4, #4
 8000f4e:	d005      	beq.n	8000f5c <__aeabi_ui2f+0x58>
 8000f50:	3204      	adds	r2, #4
 8000f52:	0154      	lsls	r4, r2, #5
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_ui2f+0x58>
 8000f56:	239f      	movs	r3, #159	@ 0x9f
 8000f58:	4002      	ands	r2, r0
 8000f5a:	1a5b      	subs	r3, r3, r1
 8000f5c:	0192      	lsls	r2, r2, #6
 8000f5e:	0a54      	lsrs	r4, r2, #9
 8000f60:	b2d8      	uxtb	r0, r3
 8000f62:	e7e3      	b.n	8000f2c <__aeabi_ui2f+0x28>
 8000f64:	0002      	movs	r2, r0
 8000f66:	0020      	movs	r0, r4
 8000f68:	321b      	adds	r2, #27
 8000f6a:	4090      	lsls	r0, r2
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	1e50      	subs	r0, r2, #1
 8000f70:	4182      	sbcs	r2, r0
 8000f72:	2005      	movs	r0, #5
 8000f74:	1a40      	subs	r0, r0, r1
 8000f76:	40c4      	lsrs	r4, r0
 8000f78:	4314      	orrs	r4, r2
 8000f7a:	e7e0      	b.n	8000f3e <__aeabi_ui2f+0x3a>
 8000f7c:	0264      	lsls	r4, r4, #9
 8000f7e:	2096      	movs	r0, #150	@ 0x96
 8000f80:	0a64      	lsrs	r4, r4, #9
 8000f82:	e7d3      	b.n	8000f2c <__aeabi_ui2f+0x28>
 8000f84:	fbffffff 	.word	0xfbffffff

08000f88 <__clzsi2>:
 8000f88:	211c      	movs	r1, #28
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	041b      	lsls	r3, r3, #16
 8000f8e:	4298      	cmp	r0, r3
 8000f90:	d301      	bcc.n	8000f96 <__clzsi2+0xe>
 8000f92:	0c00      	lsrs	r0, r0, #16
 8000f94:	3910      	subs	r1, #16
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	4298      	cmp	r0, r3
 8000f9a:	d301      	bcc.n	8000fa0 <__clzsi2+0x18>
 8000f9c:	0a00      	lsrs	r0, r0, #8
 8000f9e:	3908      	subs	r1, #8
 8000fa0:	091b      	lsrs	r3, r3, #4
 8000fa2:	4298      	cmp	r0, r3
 8000fa4:	d301      	bcc.n	8000faa <__clzsi2+0x22>
 8000fa6:	0900      	lsrs	r0, r0, #4
 8000fa8:	3904      	subs	r1, #4
 8000faa:	a202      	add	r2, pc, #8	@ (adr r2, 8000fb4 <__clzsi2+0x2c>)
 8000fac:	5c10      	ldrb	r0, [r2, r0]
 8000fae:	1840      	adds	r0, r0, r1
 8000fb0:	4770      	bx	lr
 8000fb2:	46c0      	nop			@ (mov r8, r8)
 8000fb4:	02020304 	.word	0x02020304
 8000fb8:	01010101 	.word	0x01010101
	...

08000fc4 <reset_screen>:
 * @note While the pin is "LOW" no write functions will be accepted
 *
 * @retval None
 */
void reset_screen()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_RST_GPIO_Port, _RST_Pin, GPIO_PIN_RESET);
 8000fc8:	23a0      	movs	r3, #160	@ 0xa0
 8000fca:	05db      	lsls	r3, r3, #23
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2102      	movs	r1, #2
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f002 fb45 	bl	8003660 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fd6:	2064      	movs	r0, #100	@ 0x64
 8000fd8:	f001 f8c8 	bl	800216c <HAL_Delay>
	HAL_GPIO_WritePin(_RST_GPIO_Port, _RST_Pin, GPIO_PIN_SET);
 8000fdc:	23a0      	movs	r3, #160	@ 0xa0
 8000fde:	05db      	lsls	r3, r3, #23
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2102      	movs	r1, #2
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f002 fb3b 	bl	8003660 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fea:	2064      	movs	r0, #100	@ 0x64
 8000fec:	f001 f8be 	bl	800216c <HAL_Delay>
}
 8000ff0:	46c0      	nop			@ (mov r8, r8)
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <init_screen>:
 *
 * @retval NHD_LCD status
 */

NHD_LCDstatus_t init_screen()
{
 8000ff6:	b590      	push	{r4, r7, lr}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
	NHD_LCDstatus_t err_code = NHD_SPI_OK;
 8000ffc:	1dfb      	adds	r3, r7, #7
 8000ffe:	2200      	movs	r2, #0
 8001000:	701a      	strb	r2, [r3, #0]
	if ((err_code = cmd_write(SET_COLSD_LF)) != NHD_SPI_OK) //Set SEG (column) direction - left to right
 8001002:	1dfc      	adds	r4, r7, #7
 8001004:	20a0      	movs	r0, #160	@ 0xa0
 8001006:	f000 f903 	bl	8001210 <cmd_write>
 800100a:	0003      	movs	r3, r0
 800100c:	7023      	strb	r3, [r4, #0]
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d002      	beq.n	800101c <init_screen+0x26>
	{
		return err_code;
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	e069      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(TURN_OFF)) != NHD_SPI_OK) //Turn the display off
 800101c:	1dfc      	adds	r4, r7, #7
 800101e:	20ae      	movs	r0, #174	@ 0xae
 8001020:	f000 f8f6 	bl	8001210 <cmd_write>
 8001024:	0003      	movs	r3, r0
 8001026:	7023      	strb	r3, [r4, #0]
 8001028:	1dfb      	adds	r3, r7, #7
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d002      	beq.n	8001036 <init_screen+0x40>
	{
		return err_code;
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	e05c      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(SET_ROWD_TP)) != NHD_SPI_OK) //Set COM (row) direction - top to bottom
 8001036:	1dfc      	adds	r4, r7, #7
 8001038:	20c8      	movs	r0, #200	@ 0xc8
 800103a:	f000 f8e9 	bl	8001210 <cmd_write>
 800103e:	0003      	movs	r3, r0
 8001040:	7023      	strb	r3, [r4, #0]
 8001042:	1dfb      	adds	r3, r7, #7
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d002      	beq.n	8001050 <init_screen+0x5a>
	{
		return err_code;
 800104a:	1dfb      	adds	r3, r7, #7
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	e04f      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(SET_LCD_BIAS)) != NHD_SPI_OK) //Set LCD bias
 8001050:	1dfc      	adds	r4, r7, #7
 8001052:	20a2      	movs	r0, #162	@ 0xa2
 8001054:	f000 f8dc 	bl	8001210 <cmd_write>
 8001058:	0003      	movs	r3, r0
 800105a:	7023      	strb	r3, [r4, #0]
 800105c:	1dfb      	adds	r3, r7, #7
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d002      	beq.n	800106a <init_screen+0x74>
	{
		return err_code;
 8001064:	1dfb      	adds	r3, r7, #7
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	e042      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(SET_PWR_CTRL)) != NHD_SPI_OK) //Power Control Set - Boost, Regulator and Follower are all on
 800106a:	1dfc      	adds	r4, r7, #7
 800106c:	202f      	movs	r0, #47	@ 0x2f
 800106e:	f000 f8cf 	bl	8001210 <cmd_write>
 8001072:	0003      	movs	r3, r0
 8001074:	7023      	strb	r3, [r4, #0]
 8001076:	1dfb      	adds	r3, r7, #7
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d002      	beq.n	8001084 <init_screen+0x8e>
	{
		return err_code;
 800107e:	1dfb      	adds	r3, r7, #7
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	e035      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(SET_RES_RTO)) != NHD_SPI_OK) //Set Resistor Ratio - 0x001 -> 3.5
 8001084:	1dfc      	adds	r4, r7, #7
 8001086:	2021      	movs	r0, #33	@ 0x21
 8001088:	f000 f8c2 	bl	8001210 <cmd_write>
 800108c:	0003      	movs	r3, r0
 800108e:	7023      	strb	r3, [r4, #0]
 8001090:	1dfb      	adds	r3, r7, #7
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d002      	beq.n	800109e <init_screen+0xa8>
	{
		return err_code;
 8001098:	1dfb      	adds	r3, r7, #7
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	e028      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(SET_EVM_CMD)) != NHD_SPI_OK) //Electronic Volume Command (set contrast) Double Byte: 1 of 2
 800109e:	1dfc      	adds	r4, r7, #7
 80010a0:	2081      	movs	r0, #129	@ 0x81
 80010a2:	f000 f8b5 	bl	8001210 <cmd_write>
 80010a6:	0003      	movs	r3, r0
 80010a8:	7023      	strb	r3, [r4, #0]
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d002      	beq.n	80010b8 <init_screen+0xc2>
	{
		return err_code;
 80010b2:	1dfb      	adds	r3, r7, #7
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	e01b      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(SET_EVM_VAL)) != NHD_SPI_OK) //Electronic Volume value (contrast value) Double Byte: 2 of 2
 80010b8:	1dfc      	adds	r4, r7, #7
 80010ba:	2020      	movs	r0, #32
 80010bc:	f000 f8a8 	bl	8001210 <cmd_write>
 80010c0:	0003      	movs	r3, r0
 80010c2:	7023      	strb	r3, [r4, #0]
 80010c4:	1dfb      	adds	r3, r7, #7
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d002      	beq.n	80010d2 <init_screen+0xdc>
	{
		return err_code;
 80010cc:	1dfb      	adds	r3, r7, #7
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	e00e      	b.n	80010f0 <init_screen+0xfa>
	}
	if ((err_code = cmd_write(TURN_ON)) != NHD_SPI_OK) //Display ON
 80010d2:	1dfc      	adds	r4, r7, #7
 80010d4:	20af      	movs	r0, #175	@ 0xaf
 80010d6:	f000 f89b 	bl	8001210 <cmd_write>
 80010da:	0003      	movs	r3, r0
 80010dc:	7023      	strb	r3, [r4, #0]
 80010de:	1dfb      	adds	r3, r7, #7
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d002      	beq.n	80010ec <init_screen+0xf6>
	{
		return err_code;
 80010e6:	1dfb      	adds	r3, r7, #7
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	e001      	b.n	80010f0 <init_screen+0xfa>
	}

	return err_code; //NHD_SPI_OK
 80010ec:	1dfb      	adds	r3, r7, #7
 80010ee:	781b      	ldrb	r3, [r3, #0]
}
 80010f0:	0018      	movs	r0, r3
 80010f2:	46bd      	mov	sp, r7
 80010f4:	b003      	add	sp, #12
 80010f6:	bd90      	pop	{r4, r7, pc}

080010f8 <clear_screen>:
 *
 * @retval NHD_LCD status
 */

NHD_LCDstatus_t clear_screen()
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
	NHD_LCDstatus_t err_code = NHD_SPI_OK;
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
	if ((err_code = cmd_write(TURN_OFF)) != NHD_SPI_OK)
 8001104:	1d3c      	adds	r4, r7, #4
 8001106:	20ae      	movs	r0, #174	@ 0xae
 8001108:	f000 f882 	bl	8001210 <cmd_write>
 800110c:	0003      	movs	r3, r0
 800110e:	7023      	strb	r3, [r4, #0]
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d002      	beq.n	800111e <clear_screen+0x26>
	{
		return err_code;
 8001118:	1d3b      	adds	r3, r7, #4
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	e074      	b.n	8001208 <clear_screen+0x110>
	}
	if ((err_code = cmd_write(SET_SRT_ROW)) != NHD_SPI_OK)
 800111e:	1d3c      	adds	r4, r7, #4
 8001120:	2040      	movs	r0, #64	@ 0x40
 8001122:	f000 f875 	bl	8001210 <cmd_write>
 8001126:	0003      	movs	r3, r0
 8001128:	7023      	strb	r3, [r4, #0]
 800112a:	1d3b      	adds	r3, r7, #4
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d002      	beq.n	8001138 <clear_screen+0x40>
	{
		return err_code;
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	e067      	b.n	8001208 <clear_screen+0x110>
	}

	uint8_t page = SET_PG_ADDR;
 8001138:	1dfb      	adds	r3, r7, #7
 800113a:	22b0      	movs	r2, #176	@ 0xb0
 800113c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUM_CHAR_ROWS; i++)
 800113e:	1dbb      	adds	r3, r7, #6
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	e04d      	b.n	80011e2 <clear_screen+0xea>
	{
		if ((err_code = cmd_write(page)) != NHD_SPI_OK)	// send page address
 8001146:	1d3c      	adds	r4, r7, #4
 8001148:	1dfb      	adds	r3, r7, #7
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	0018      	movs	r0, r3
 800114e:	f000 f85f 	bl	8001210 <cmd_write>
 8001152:	0003      	movs	r3, r0
 8001154:	7023      	strb	r3, [r4, #0]
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d002      	beq.n	8001164 <clear_screen+0x6c>
		{
			return err_code;
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	e051      	b.n	8001208 <clear_screen+0x110>
		}
		//	Following two lines set the column address to leftmost column
		if ((err_code = cmd_write(SET_COL_ADRU)) != NHD_SPI_OK)
 8001164:	1d3c      	adds	r4, r7, #4
 8001166:	2010      	movs	r0, #16
 8001168:	f000 f852 	bl	8001210 <cmd_write>
 800116c:	0003      	movs	r3, r0
 800116e:	7023      	strb	r3, [r4, #0]
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d002      	beq.n	800117e <clear_screen+0x86>
		{
			return err_code;
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	e044      	b.n	8001208 <clear_screen+0x110>
		}
		if ((err_code = cmd_write(SET_COL_ADRL)) != NHD_SPI_OK)
 800117e:	1d3c      	adds	r4, r7, #4
 8001180:	2000      	movs	r0, #0
 8001182:	f000 f845 	bl	8001210 <cmd_write>
 8001186:	0003      	movs	r3, r0
 8001188:	7023      	strb	r3, [r4, #0]
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d002      	beq.n	8001198 <clear_screen+0xa0>
		{
			return err_code;
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	e037      	b.n	8001208 <clear_screen+0x110>
		}

		for (uint8_t j = 0; j < NUM_COLS; j++)
 8001198:	1d7b      	adds	r3, r7, #5
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
 800119e:	e011      	b.n	80011c4 <clear_screen+0xcc>
		{
			if ((err_code = data_write(CLR_PGE_BYTE)) != NHD_SPI_OK)
 80011a0:	1d3c      	adds	r4, r7, #4
 80011a2:	2000      	movs	r0, #0
 80011a4:	f000 f876 	bl	8001294 <data_write>
 80011a8:	0003      	movs	r3, r0
 80011aa:	7023      	strb	r3, [r4, #0]
 80011ac:	1d3b      	adds	r3, r7, #4
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <clear_screen+0xc2>
			{
				return err_code;
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	e026      	b.n	8001208 <clear_screen+0x110>
		for (uint8_t j = 0; j < NUM_COLS; j++)
 80011ba:	1d7b      	adds	r3, r7, #5
 80011bc:	781a      	ldrb	r2, [r3, #0]
 80011be:	1d7b      	adds	r3, r7, #5
 80011c0:	3201      	adds	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
 80011c4:	1d7b      	adds	r3, r7, #5
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	dae8      	bge.n	80011a0 <clear_screen+0xa8>
			}
		}
		page++;//After 128 columns, go to the next page
 80011ce:	1dfb      	adds	r3, r7, #7
 80011d0:	781a      	ldrb	r2, [r3, #0]
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	3201      	adds	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUM_CHAR_ROWS; i++)
 80011d8:	1dbb      	adds	r3, r7, #6
 80011da:	781a      	ldrb	r2, [r3, #0]
 80011dc:	1dbb      	adds	r3, r7, #6
 80011de:	3201      	adds	r2, #1
 80011e0:	701a      	strb	r2, [r3, #0]
 80011e2:	1dbb      	adds	r3, r7, #6
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	d9ad      	bls.n	8001146 <clear_screen+0x4e>
	}
	if ((err_code = cmd_write(TURN_ON)) != NHD_SPI_OK)//Turn the display back on
 80011ea:	1d3c      	adds	r4, r7, #4
 80011ec:	20af      	movs	r0, #175	@ 0xaf
 80011ee:	f000 f80f 	bl	8001210 <cmd_write>
 80011f2:	0003      	movs	r3, r0
 80011f4:	7023      	strb	r3, [r4, #0]
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d002      	beq.n	8001204 <clear_screen+0x10c>
	{
		return err_code;
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	e001      	b.n	8001208 <clear_screen+0x110>
	}

	return err_code;
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	781b      	ldrb	r3, [r3, #0]
}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	b003      	add	sp, #12
 800120e:	bd90      	pop	{r4, r7, pc}

08001210 <cmd_write>:
 * @param c: instruction for LCD module
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t cmd_write(uint8_t c)
{
 8001210:	b5b0      	push	{r4, r5, r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	0002      	movs	r2, r0
 8001218:	1dfb      	adds	r3, r7, #7
 800121a:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef err_code;

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_RESET);	//Select LCD Screen
 800121c:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <cmd_write+0x7c>)
 800121e:	2200      	movs	r2, #0
 8001220:	2108      	movs	r1, #8
 8001222:	0018      	movs	r0, r3
 8001224:	f002 fa1c 	bl	8003660 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A0_GPIO_Port, A0_Pin, GPIO_PIN_RESET);	//Set message type to command
 8001228:	23a0      	movs	r3, #160	@ 0xa0
 800122a:	05db      	lsls	r3, r3, #23
 800122c:	2200      	movs	r2, #0
 800122e:	2104      	movs	r1, #4
 8001230:	0018      	movs	r0, r3
 8001232:	f002 fa15 	bl	8003660 <HAL_GPIO_WritePin>

	err_code = HAL_SPI_Transmit(&SPI_HANDLE, &c, 1, 100); 		// transmit command
 8001236:	250f      	movs	r5, #15
 8001238:	197c      	adds	r4, r7, r5
 800123a:	1df9      	adds	r1, r7, #7
 800123c:	4814      	ldr	r0, [pc, #80]	@ (8001290 <cmd_write+0x80>)
 800123e:	2364      	movs	r3, #100	@ 0x64
 8001240:	2201      	movs	r2, #1
 8001242:	f002 ffbd 	bl	80041c0 <HAL_SPI_Transmit>
 8001246:	0003      	movs	r3, r0
 8001248:	7023      	strb	r3, [r4, #0]

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_SET);	//De-select LCD Screen
 800124a:	4b10      	ldr	r3, [pc, #64]	@ (800128c <cmd_write+0x7c>)
 800124c:	2201      	movs	r2, #1
 800124e:	2108      	movs	r1, #8
 8001250:	0018      	movs	r0, r3
 8001252:	f002 fa05 	bl	8003660 <HAL_GPIO_WritePin>

	if (err_code != HAL_OK) //transmit data
 8001256:	197b      	adds	r3, r7, r5
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d010      	beq.n	8001280 <cmd_write+0x70>
	{
		switch (err_code)
 800125e:	197b      	adds	r3, r7, r5
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b03      	cmp	r3, #3
 8001264:	d008      	beq.n	8001278 <cmd_write+0x68>
 8001266:	dc09      	bgt.n	800127c <cmd_write+0x6c>
 8001268:	2b01      	cmp	r3, #1
 800126a:	d003      	beq.n	8001274 <cmd_write+0x64>
 800126c:	2b02      	cmp	r3, #2
 800126e:	d105      	bne.n	800127c <cmd_write+0x6c>
		{
		case HAL_BUSY:
			return NHD_SPI_BUSY;
 8001270:	2301      	movs	r3, #1
 8001272:	e006      	b.n	8001282 <cmd_write+0x72>
		case HAL_ERROR:
			return NHD_SPI_PARAM_ERROR;
 8001274:	2302      	movs	r3, #2
 8001276:	e004      	b.n	8001282 <cmd_write+0x72>
		case HAL_TIMEOUT:
			return NHD_SPI_TIMEOUT;
 8001278:	2303      	movs	r3, #3
 800127a:	e002      	b.n	8001282 <cmd_write+0x72>
		default:
			return NHD_SPI_PARAM_ERROR;
 800127c:	2302      	movs	r3, #2
 800127e:	e000      	b.n	8001282 <cmd_write+0x72>
		}
	}
	return NHD_SPI_OK;
 8001280:	2300      	movs	r3, #0

}
 8001282:	0018      	movs	r0, r3
 8001284:	46bd      	mov	sp, r7
 8001286:	b004      	add	sp, #16
 8001288:	bdb0      	pop	{r4, r5, r7, pc}
 800128a:	46c0      	nop			@ (mov r8, r8)
 800128c:	50000400 	.word	0x50000400
 8001290:	200000a8 	.word	0x200000a8

08001294 <data_write>:
 * @param c: One fifth of character data to be sent to DDRAM of LCD module
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t data_write(uint8_t d)
{
 8001294:	b5b0      	push	{r4, r5, r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	0002      	movs	r2, r0
 800129c:	1dfb      	adds	r3, r7, #7
 800129e:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef err_code;

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_RESET);	//Select LCD Screen
 80012a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <data_write+0x7c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	2108      	movs	r1, #8
 80012a6:	0018      	movs	r0, r3
 80012a8:	f002 f9da 	bl	8003660 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A0_GPIO_Port, A0_Pin, GPIO_PIN_SET);		//Set message type to data
 80012ac:	23a0      	movs	r3, #160	@ 0xa0
 80012ae:	05db      	lsls	r3, r3, #23
 80012b0:	2201      	movs	r2, #1
 80012b2:	2104      	movs	r1, #4
 80012b4:	0018      	movs	r0, r3
 80012b6:	f002 f9d3 	bl	8003660 <HAL_GPIO_WritePin>

	err_code = HAL_SPI_Transmit(&SPI_HANDLE, &d, 1, 100); 		// transmit data
 80012ba:	250f      	movs	r5, #15
 80012bc:	197c      	adds	r4, r7, r5
 80012be:	1df9      	adds	r1, r7, #7
 80012c0:	4814      	ldr	r0, [pc, #80]	@ (8001314 <data_write+0x80>)
 80012c2:	2364      	movs	r3, #100	@ 0x64
 80012c4:	2201      	movs	r2, #1
 80012c6:	f002 ff7b 	bl	80041c0 <HAL_SPI_Transmit>
 80012ca:	0003      	movs	r3, r0
 80012cc:	7023      	strb	r3, [r4, #0]

	HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_SET);	//De-select LCD Screen
 80012ce:	4b10      	ldr	r3, [pc, #64]	@ (8001310 <data_write+0x7c>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	2108      	movs	r1, #8
 80012d4:	0018      	movs	r0, r3
 80012d6:	f002 f9c3 	bl	8003660 <HAL_GPIO_WritePin>

	if (err_code != HAL_OK) //transmit data
 80012da:	197b      	adds	r3, r7, r5
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d010      	beq.n	8001304 <data_write+0x70>
	{
		switch (err_code)
 80012e2:	197b      	adds	r3, r7, r5
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b03      	cmp	r3, #3
 80012e8:	d008      	beq.n	80012fc <data_write+0x68>
 80012ea:	dc09      	bgt.n	8001300 <data_write+0x6c>
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d003      	beq.n	80012f8 <data_write+0x64>
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d105      	bne.n	8001300 <data_write+0x6c>
		{
		case HAL_BUSY:
			return NHD_SPI_BUSY;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e006      	b.n	8001306 <data_write+0x72>
		case HAL_ERROR:
			return NHD_SPI_PARAM_ERROR;
 80012f8:	2302      	movs	r3, #2
 80012fa:	e004      	b.n	8001306 <data_write+0x72>
		case HAL_TIMEOUT:
			return NHD_SPI_TIMEOUT;
 80012fc:	2303      	movs	r3, #3
 80012fe:	e002      	b.n	8001306 <data_write+0x72>
		default:
			return NHD_SPI_PARAM_ERROR;
 8001300:	2302      	movs	r3, #2
 8001302:	e000      	b.n	8001306 <data_write+0x72>
		}
	}
	return NHD_SPI_OK;
 8001304:	2300      	movs	r3, #0
}
 8001306:	0018      	movs	r0, r3
 8001308:	46bd      	mov	sp, r7
 800130a:	b004      	add	sp, #16
 800130c:	bdb0      	pop	{r4, r5, r7, pc}
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	50000400 	.word	0x50000400
 8001314:	200000a8 	.word	0x200000a8

08001318 <print_data>:
 * @param row_index: page to print text on; 0, 1, 2, 3 from top to bottom
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t print_data(const char * text, uint8_t row_index)
{
 8001318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	000a      	movs	r2, r1
 8001322:	1cfb      	adds	r3, r7, #3
 8001324:	701a      	strb	r2, [r3, #0]
	NHD_LCDstatus_t err_code = NHD_SPI_OK;
 8001326:	210d      	movs	r1, #13
 8001328:	187b      	adds	r3, r7, r1
 800132a:	2200      	movs	r2, #0
 800132c:	701a      	strb	r2, [r3, #0]

	if ((err_code = cmd_write(SET_PG_ADDR + row_index)) != NHD_SPI_OK) // send page address
 800132e:	1cfb      	adds	r3, r7, #3
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	3b50      	subs	r3, #80	@ 0x50
 8001334:	b2db      	uxtb	r3, r3
 8001336:	000d      	movs	r5, r1
 8001338:	187c      	adds	r4, r7, r1
 800133a:	0018      	movs	r0, r3
 800133c:	f7ff ff68 	bl	8001210 <cmd_write>
 8001340:	0003      	movs	r3, r0
 8001342:	7023      	strb	r3, [r4, #0]
 8001344:	197b      	adds	r3, r7, r5
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <print_data+0x3a>
	{
		return err_code;
 800134c:	197b      	adds	r3, r7, r5
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	e082      	b.n	8001458 <print_data+0x140>
	}
	//	Following two lines set the column address to leftmost column
	if ((err_code = cmd_write(SET_COL_ADRU)) != NHD_SPI_OK)
 8001352:	250d      	movs	r5, #13
 8001354:	197c      	adds	r4, r7, r5
 8001356:	2010      	movs	r0, #16
 8001358:	f7ff ff5a 	bl	8001210 <cmd_write>
 800135c:	0003      	movs	r3, r0
 800135e:	7023      	strb	r3, [r4, #0]
 8001360:	002a      	movs	r2, r5
 8001362:	18bb      	adds	r3, r7, r2
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d002      	beq.n	8001370 <print_data+0x58>
	{
		return err_code;
 800136a:	18bb      	adds	r3, r7, r2
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	e073      	b.n	8001458 <print_data+0x140>
	}
	if ((err_code = cmd_write(SET_COL_ADRL)) != NHD_SPI_OK)
 8001370:	250d      	movs	r5, #13
 8001372:	197c      	adds	r4, r7, r5
 8001374:	2000      	movs	r0, #0
 8001376:	f7ff ff4b 	bl	8001210 <cmd_write>
 800137a:	0003      	movs	r3, r0
 800137c:	7023      	strb	r3, [r4, #0]
 800137e:	002a      	movs	r2, r5
 8001380:	18bb      	adds	r3, r7, r2
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <print_data+0x76>
	{
		return err_code;
 8001388:	18bb      	adds	r3, r7, r2
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	e064      	b.n	8001458 <print_data+0x140>
	}

	for (uint8_t i = 0; text[i] != '\0'; i++)
 800138e:	230f      	movs	r3, #15
 8001390:	18fb      	adds	r3, r7, r3
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
 8001396:	e042      	b.n	800141e <print_data+0x106>
	{
		uint8_t c = (uint8_t)text[i] - 32;
 8001398:	230f      	movs	r3, #15
 800139a:	18fb      	adds	r3, r7, r3
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	18d3      	adds	r3, r2, r3
 80013a2:	781a      	ldrb	r2, [r3, #0]
 80013a4:	230c      	movs	r3, #12
 80013a6:	18fb      	adds	r3, r7, r3
 80013a8:	3a20      	subs	r2, #32
 80013aa:	701a      	strb	r2, [r3, #0]
		uint8_t val = 0;
 80013ac:	230b      	movs	r3, #11
 80013ae:	18fb      	adds	r3, r7, r3
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]

		for (uint8_t j = 0; j < NUM_BYTES_PER_CHAR; j++)
 80013b4:	230e      	movs	r3, #14
 80013b6:	18fb      	adds	r3, r7, r3
 80013b8:	2200      	movs	r2, #0
 80013ba:	701a      	strb	r2, [r3, #0]
 80013bc:	e024      	b.n	8001408 <print_data+0xf0>
		{
			val = Ascii_1[c][j];
 80013be:	230c      	movs	r3, #12
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	781a      	ldrb	r2, [r3, #0]
 80013c4:	230e      	movs	r3, #14
 80013c6:	18fb      	adds	r3, r7, r3
 80013c8:	7818      	ldrb	r0, [r3, #0]
 80013ca:	260b      	movs	r6, #11
 80013cc:	19b9      	adds	r1, r7, r6
 80013ce:	4c24      	ldr	r4, [pc, #144]	@ (8001460 <print_data+0x148>)
 80013d0:	0013      	movs	r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	189b      	adds	r3, r3, r2
 80013d6:	18e3      	adds	r3, r4, r3
 80013d8:	5c1b      	ldrb	r3, [r3, r0]
 80013da:	700b      	strb	r3, [r1, #0]
			if ((err_code = data_write(val)) != NHD_SPI_OK)
 80013dc:	250d      	movs	r5, #13
 80013de:	197c      	adds	r4, r7, r5
 80013e0:	19bb      	adds	r3, r7, r6
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	0018      	movs	r0, r3
 80013e6:	f7ff ff55 	bl	8001294 <data_write>
 80013ea:	0003      	movs	r3, r0
 80013ec:	7023      	strb	r3, [r4, #0]
 80013ee:	197b      	adds	r3, r7, r5
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d002      	beq.n	80013fc <print_data+0xe4>
			{
				return err_code;
 80013f6:	197b      	adds	r3, r7, r5
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	e02d      	b.n	8001458 <print_data+0x140>
		for (uint8_t j = 0; j < NUM_BYTES_PER_CHAR; j++)
 80013fc:	210e      	movs	r1, #14
 80013fe:	187b      	adds	r3, r7, r1
 8001400:	781a      	ldrb	r2, [r3, #0]
 8001402:	187b      	adds	r3, r7, r1
 8001404:	3201      	adds	r2, #1
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	230e      	movs	r3, #14
 800140a:	18fb      	adds	r3, r7, r3
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b04      	cmp	r3, #4
 8001410:	d9d5      	bls.n	80013be <print_data+0xa6>
	for (uint8_t i = 0; text[i] != '\0'; i++)
 8001412:	210f      	movs	r1, #15
 8001414:	187b      	adds	r3, r7, r1
 8001416:	781a      	ldrb	r2, [r3, #0]
 8001418:	187b      	adds	r3, r7, r1
 800141a:	3201      	adds	r2, #1
 800141c:	701a      	strb	r2, [r3, #0]
 800141e:	230f      	movs	r3, #15
 8001420:	18fb      	adds	r3, r7, r3
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	687a      	ldr	r2, [r7, #4]
 8001426:	18d3      	adds	r3, r2, r3
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1b4      	bne.n	8001398 <print_data+0x80>
			}
		}
	}

	if ((err_code = erase_trails(text, row_index)) != NHD_SPI_OK)
 800142e:	250d      	movs	r5, #13
 8001430:	197c      	adds	r4, r7, r5
 8001432:	1cfb      	adds	r3, r7, #3
 8001434:	781a      	ldrb	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	0011      	movs	r1, r2
 800143a:	0018      	movs	r0, r3
 800143c:	f000 f812 	bl	8001464 <erase_trails>
 8001440:	0003      	movs	r3, r0
 8001442:	7023      	strb	r3, [r4, #0]
 8001444:	197b      	adds	r3, r7, r5
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d002      	beq.n	8001452 <print_data+0x13a>
	{
		return err_code;
 800144c:	197b      	adds	r3, r7, r5
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	e002      	b.n	8001458 <print_data+0x140>
	}

	return err_code;
 8001452:	230d      	movs	r3, #13
 8001454:	18fb      	adds	r3, r7, r3
 8001456:	781b      	ldrb	r3, [r3, #0]
}
 8001458:	0018      	movs	r0, r3
 800145a:	46bd      	mov	sp, r7
 800145c:	b005      	add	sp, #20
 800145e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001460:	0800487c 	.word	0x0800487c

08001464 <erase_trails>:
 * @param row_index: page that the text is displayed on; 0, 1, 2, 3 from top to bottom
 *
 * @retval NHD_LCD status
 */
NHD_LCDstatus_t erase_trails(const char * text, uint8_t row_index)
{
 8001464:	b5b0      	push	{r4, r5, r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	000a      	movs	r2, r1
 800146e:	1cfb      	adds	r3, r7, #3
 8001470:	701a      	strb	r2, [r3, #0]
	NHD_LCDstatus_t err_code = NHD_SPI_OK;
 8001472:	2117      	movs	r1, #23
 8001474:	187b      	adds	r3, r7, r1
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
	if ((err_code = cmd_write(SET_PG_ADDR + row_index)) != NHD_SPI_OK) // send page address
 800147a:	1cfb      	adds	r3, r7, #3
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	3b50      	subs	r3, #80	@ 0x50
 8001480:	b2db      	uxtb	r3, r3
 8001482:	000d      	movs	r5, r1
 8001484:	187c      	adds	r4, r7, r1
 8001486:	0018      	movs	r0, r3
 8001488:	f7ff fec2 	bl	8001210 <cmd_write>
 800148c:	0003      	movs	r3, r0
 800148e:	7023      	strb	r3, [r4, #0]
 8001490:	197b      	adds	r3, r7, r5
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d002      	beq.n	800149e <erase_trails+0x3a>
	{
		return err_code;
 8001498:	197b      	adds	r3, r7, r5
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	e052      	b.n	8001544 <erase_trails+0xe0>
	}

	//Get length of the current text
	size_t len = strlen(text);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	0018      	movs	r0, r3
 80014a2:	f7fe fe2d 	bl	8000100 <strlen>
 80014a6:	0003      	movs	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
	if (last_len[row_index] > len) // There are characters in that were not overwritten and need to be cleared
 80014aa:	1cfb      	adds	r3, r7, #3
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	4a27      	ldr	r2, [pc, #156]	@ (800154c <erase_trails+0xe8>)
 80014b0:	5cd3      	ldrb	r3, [r2, r3]
 80014b2:	001a      	movs	r2, r3
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d23b      	bcs.n	8001532 <erase_trails+0xce>
	{
		uint8_t trails = last_len[row_index] - len;
 80014ba:	1cfb      	adds	r3, r7, #3
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	4a23      	ldr	r2, [pc, #140]	@ (800154c <erase_trails+0xe8>)
 80014c0:	5cd1      	ldrb	r1, [r2, r3]
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	230f      	movs	r3, #15
 80014c8:	18fb      	adds	r3, r7, r3
 80014ca:	1a8a      	subs	r2, r1, r2
 80014cc:	701a      	strb	r2, [r3, #0]

		for (uint8_t i = 0; i < trails; i++)
 80014ce:	2316      	movs	r3, #22
 80014d0:	18fb      	adds	r3, r7, r3
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]
 80014d6:	e024      	b.n	8001522 <erase_trails+0xbe>
		{
			for (uint8_t j = 0; j < NUM_BYTES_PER_CHAR; j++)
 80014d8:	2315      	movs	r3, #21
 80014da:	18fb      	adds	r3, r7, r3
 80014dc:	2200      	movs	r2, #0
 80014de:	701a      	strb	r2, [r3, #0]
 80014e0:	e014      	b.n	800150c <erase_trails+0xa8>
			{
				if ((err_code = data_write(CLR_PGE_BYTE)) != NHD_SPI_OK)
 80014e2:	2517      	movs	r5, #23
 80014e4:	197c      	adds	r4, r7, r5
 80014e6:	2000      	movs	r0, #0
 80014e8:	f7ff fed4 	bl	8001294 <data_write>
 80014ec:	0003      	movs	r3, r0
 80014ee:	7023      	strb	r3, [r4, #0]
 80014f0:	002a      	movs	r2, r5
 80014f2:	18bb      	adds	r3, r7, r2
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d002      	beq.n	8001500 <erase_trails+0x9c>
				{
					return err_code;
 80014fa:	18bb      	adds	r3, r7, r2
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	e021      	b.n	8001544 <erase_trails+0xe0>
			for (uint8_t j = 0; j < NUM_BYTES_PER_CHAR; j++)
 8001500:	2115      	movs	r1, #21
 8001502:	187b      	adds	r3, r7, r1
 8001504:	781a      	ldrb	r2, [r3, #0]
 8001506:	187b      	adds	r3, r7, r1
 8001508:	3201      	adds	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
 800150c:	2315      	movs	r3, #21
 800150e:	18fb      	adds	r3, r7, r3
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b04      	cmp	r3, #4
 8001514:	d9e5      	bls.n	80014e2 <erase_trails+0x7e>
		for (uint8_t i = 0; i < trails; i++)
 8001516:	2116      	movs	r1, #22
 8001518:	187b      	adds	r3, r7, r1
 800151a:	781a      	ldrb	r2, [r3, #0]
 800151c:	187b      	adds	r3, r7, r1
 800151e:	3201      	adds	r2, #1
 8001520:	701a      	strb	r2, [r3, #0]
 8001522:	2316      	movs	r3, #22
 8001524:	18fa      	adds	r2, r7, r3
 8001526:	230f      	movs	r3, #15
 8001528:	18fb      	adds	r3, r7, r3
 800152a:	7812      	ldrb	r2, [r2, #0]
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	429a      	cmp	r2, r3
 8001530:	d3d2      	bcc.n	80014d8 <erase_trails+0x74>
				}
			}
		}
	}
	last_len[row_index] = len;
 8001532:	1cfb      	adds	r3, r7, #3
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	b2d1      	uxtb	r1, r2
 800153a:	4a04      	ldr	r2, [pc, #16]	@ (800154c <erase_trails+0xe8>)
 800153c:	54d1      	strb	r1, [r2, r3]

	return err_code;
 800153e:	2317      	movs	r3, #23
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	781b      	ldrb	r3, [r3, #0]
}
 8001544:	0018      	movs	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	b006      	add	sp, #24
 800154a:	bdb0      	pop	{r4, r5, r7, pc}
 800154c:	20000040 	.word	0x20000040

08001550 <reverse>:
 * @param len: length of the character array
 *
 * @retval None
 */
void reverse(char * str, uint8_t len)
{
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	000a      	movs	r2, r1
 800155a:	1cfb      	adds	r3, r7, #3
 800155c:	701a      	strb	r2, [r3, #0]
  uint8_t i = 0, j = len - 1, temp;
 800155e:	230f      	movs	r3, #15
 8001560:	18fb      	adds	r3, r7, r3
 8001562:	2200      	movs	r2, #0
 8001564:	701a      	strb	r2, [r3, #0]
 8001566:	230e      	movs	r3, #14
 8001568:	18fb      	adds	r3, r7, r3
 800156a:	1cfa      	adds	r2, r7, #3
 800156c:	7812      	ldrb	r2, [r2, #0]
 800156e:	3a01      	subs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
  while (i < j)
 8001572:	e025      	b.n	80015c0 <reverse+0x70>
  {
    temp = str[i];
 8001574:	200f      	movs	r0, #15
 8001576:	183b      	adds	r3, r7, r0
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	18d2      	adds	r2, r2, r3
 800157e:	250d      	movs	r5, #13
 8001580:	197b      	adds	r3, r7, r5
 8001582:	7812      	ldrb	r2, [r2, #0]
 8001584:	701a      	strb	r2, [r3, #0]
    str[i] = str[j];
 8001586:	240e      	movs	r4, #14
 8001588:	193b      	adds	r3, r7, r4
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	18d2      	adds	r2, r2, r3
 8001590:	183b      	adds	r3, r7, r0
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	6879      	ldr	r1, [r7, #4]
 8001596:	18cb      	adds	r3, r1, r3
 8001598:	7812      	ldrb	r2, [r2, #0]
 800159a:	701a      	strb	r2, [r3, #0]
    str[j] = temp;
 800159c:	0021      	movs	r1, r4
 800159e:	187b      	adds	r3, r7, r1
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	18d3      	adds	r3, r2, r3
 80015a6:	197a      	adds	r2, r7, r5
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	701a      	strb	r2, [r3, #0]
    i++;
 80015ac:	183b      	adds	r3, r7, r0
 80015ae:	781a      	ldrb	r2, [r3, #0]
 80015b0:	183b      	adds	r3, r7, r0
 80015b2:	3201      	adds	r2, #1
 80015b4:	701a      	strb	r2, [r3, #0]
    j--;
 80015b6:	187b      	adds	r3, r7, r1
 80015b8:	781a      	ldrb	r2, [r3, #0]
 80015ba:	187b      	adds	r3, r7, r1
 80015bc:	3a01      	subs	r2, #1
 80015be:	701a      	strb	r2, [r3, #0]
  while (i < j)
 80015c0:	230f      	movs	r3, #15
 80015c2:	18fa      	adds	r2, r7, r3
 80015c4:	230e      	movs	r3, #14
 80015c6:	18fb      	adds	r3, r7, r3
 80015c8:	7812      	ldrb	r2, [r2, #0]
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d3d1      	bcc.n	8001574 <reverse+0x24>
  }
}
 80015d0:	46c0      	nop			@ (mov r8, r8)
 80015d2:	46c0      	nop			@ (mov r8, r8)
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b004      	add	sp, #16
 80015d8:	bdb0      	pop	{r4, r5, r7, pc}

080015da <int_to_str>:
 * @param d: number of digits to place after the decimal
 *
 * @retval The number of characters in the string
 */
int32_t int_to_str(int32_t x, char str[], uint8_t d)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b086      	sub	sp, #24
 80015de:	af00      	add	r7, sp, #0
 80015e0:	60f8      	str	r0, [r7, #12]
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	1dfb      	adds	r3, r7, #7
 80015e6:	701a      	strb	r2, [r3, #0]
	int32_t i = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
    while (x)
 80015ec:	e016      	b.n	800161c <int_to_str+0x42>
    {
      str[i++] = (x % 10) + '0';
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	210a      	movs	r1, #10
 80015f2:	0018      	movs	r0, r3
 80015f4:	f7fe fefc 	bl	80003f0 <__aeabi_idivmod>
 80015f8:	000b      	movs	r3, r1
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	1c59      	adds	r1, r3, #1
 8001600:	6179      	str	r1, [r7, #20]
 8001602:	0019      	movs	r1, r3
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	185b      	adds	r3, r3, r1
 8001608:	3230      	adds	r2, #48	@ 0x30
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	701a      	strb	r2, [r3, #0]
      x = x / 10;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	210a      	movs	r1, #10
 8001612:	0018      	movs	r0, r3
 8001614:	f7fe fe06 	bl	8000224 <__divsi3>
 8001618:	0003      	movs	r3, r0
 800161a:	60fb      	str	r3, [r7, #12]
    while (x)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1e5      	bne.n	80015ee <int_to_str+0x14>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8001622:	e007      	b.n	8001634 <int_to_str+0x5a>
      str[i++] = '0';
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	1c5a      	adds	r2, r3, #1
 8001628:	617a      	str	r2, [r7, #20]
 800162a:	001a      	movs	r2, r3
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	189b      	adds	r3, r3, r2
 8001630:	2230      	movs	r2, #48	@ 0x30
 8001632:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8001634:	1dfb      	adds	r3, r7, #7
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	429a      	cmp	r2, r3
 800163c:	dbf2      	blt.n	8001624 <int_to_str+0x4a>

    reverse(str, i);
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	b2da      	uxtb	r2, r3
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	0011      	movs	r1, r2
 8001646:	0018      	movs	r0, r3
 8001648:	f7ff ff82 	bl	8001550 <reverse>
    str[i] = '\0';
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	18d3      	adds	r3, r2, r3
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]
    return i;
 8001656:	697b      	ldr	r3, [r7, #20]
}
 8001658:	0018      	movs	r0, r3
 800165a:	46bd      	mov	sp, r7
 800165c:	b006      	add	sp, #24
 800165e:	bd80      	pop	{r7, pc}

08001660 <ftoa>:
 *
 * @retval None
 *
 */
void ftoa(float n, char * res, uint8_t afterpoint)
{
 8001660:	b5b0      	push	{r4, r5, r7, lr}
 8001662:	b08a      	sub	sp, #40	@ 0x28
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	1dfb      	adds	r3, r7, #7
 800166c:	701a      	strb	r2, [r3, #0]
	// Check validity of the input number 'n'
	if (res == NULL) return;
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d100      	bne.n	8001676 <ftoa+0x16>
 8001674:	e0fc      	b.n	8001870 <ftoa+0x210>
	if (isnan(n)){strcpy(res,"nan"); return;}
 8001676:	68f9      	ldr	r1, [r7, #12]
 8001678:	68f8      	ldr	r0, [r7, #12]
 800167a:	f7ff fbc1 	bl	8000e00 <__aeabi_fcmpun>
 800167e:	1e03      	subs	r3, r0, #0
 8001680:	d008      	beq.n	8001694 <ftoa+0x34>
 8001682:	68ba      	ldr	r2, [r7, #8]
 8001684:	4b7d      	ldr	r3, [pc, #500]	@ (800187c <ftoa+0x21c>)
 8001686:	0010      	movs	r0, r2
 8001688:	0019      	movs	r1, r3
 800168a:	2304      	movs	r3, #4
 800168c:	001a      	movs	r2, r3
 800168e:	f003 f899 	bl	80047c4 <memcpy>
 8001692:	e0f0      	b.n	8001876 <ftoa+0x216>
	if (isinf(n)){strcpy(res,"inf"); return;}
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	085c      	lsrs	r4, r3, #1
 800169a:	2301      	movs	r3, #1
 800169c:	1c1d      	adds	r5, r3, #0
 800169e:	4978      	ldr	r1, [pc, #480]	@ (8001880 <ftoa+0x220>)
 80016a0:	1c20      	adds	r0, r4, #0
 80016a2:	f7ff fbad 	bl	8000e00 <__aeabi_fcmpun>
 80016a6:	1e03      	subs	r3, r0, #0
 80016a8:	d107      	bne.n	80016ba <ftoa+0x5a>
 80016aa:	4975      	ldr	r1, [pc, #468]	@ (8001880 <ftoa+0x220>)
 80016ac:	1c20      	adds	r0, r4, #0
 80016ae:	f7fe fec1 	bl	8000434 <__aeabi_fcmple>
 80016b2:	1e03      	subs	r3, r0, #0
 80016b4:	d101      	bne.n	80016ba <ftoa+0x5a>
 80016b6:	2300      	movs	r3, #0
 80016b8:	1c1d      	adds	r5, r3, #0
 80016ba:	b2eb      	uxtb	r3, r5
 80016bc:	2201      	movs	r2, #1
 80016be:	4053      	eors	r3, r2
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d008      	beq.n	80016d8 <ftoa+0x78>
 80016c6:	68ba      	ldr	r2, [r7, #8]
 80016c8:	4b6e      	ldr	r3, [pc, #440]	@ (8001884 <ftoa+0x224>)
 80016ca:	0010      	movs	r0, r2
 80016cc:	0019      	movs	r1, r3
 80016ce:	2304      	movs	r3, #4
 80016d0:	001a      	movs	r2, r3
 80016d2:	f003 f877 	bl	80047c4 <memcpy>
 80016d6:	e0ce      	b.n	8001876 <ftoa+0x216>

	// Check if the input float number 'n' is equal to zero
	if (n == 0.0f)
 80016d8:	2100      	movs	r1, #0
 80016da:	68f8      	ldr	r0, [r7, #12]
 80016dc:	f7fe fe9a 	bl	8000414 <__aeabi_fcmpeq>
 80016e0:	1e03      	subs	r3, r0, #0
 80016e2:	d027      	beq.n	8001734 <ftoa+0xd4>
	{
		res[0] = '0'; res[1] = '.';
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	2230      	movs	r2, #48	@ 0x30
 80016e8:	701a      	strb	r2, [r3, #0]
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	3301      	adds	r3, #1
 80016ee:	222e      	movs	r2, #46	@ 0x2e
 80016f0:	701a      	strb	r2, [r3, #0]
		for (uint8_t  i= 1; i <= afterpoint; i++)
 80016f2:	2327      	movs	r3, #39	@ 0x27
 80016f4:	18fb      	adds	r3, r7, r3
 80016f6:	2201      	movs	r2, #1
 80016f8:	701a      	strb	r2, [r3, #0]
 80016fa:	e00c      	b.n	8001716 <ftoa+0xb6>
		{
			res[i + 1] = '0';
 80016fc:	2127      	movs	r1, #39	@ 0x27
 80016fe:	187b      	adds	r3, r7, r1
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	3301      	adds	r3, #1
 8001704:	68ba      	ldr	r2, [r7, #8]
 8001706:	18d3      	adds	r3, r2, r3
 8001708:	2230      	movs	r2, #48	@ 0x30
 800170a:	701a      	strb	r2, [r3, #0]
		for (uint8_t  i= 1; i <= afterpoint; i++)
 800170c:	187b      	adds	r3, r7, r1
 800170e:	781a      	ldrb	r2, [r3, #0]
 8001710:	187b      	adds	r3, r7, r1
 8001712:	3201      	adds	r2, #1
 8001714:	701a      	strb	r2, [r3, #0]
 8001716:	2327      	movs	r3, #39	@ 0x27
 8001718:	18fa      	adds	r2, r7, r3
 800171a:	1dfb      	adds	r3, r7, #7
 800171c:	7812      	ldrb	r2, [r2, #0]
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	429a      	cmp	r2, r3
 8001722:	d9eb      	bls.n	80016fc <ftoa+0x9c>
		}
		res[afterpoint + 2] = '\0';
 8001724:	1dfb      	adds	r3, r7, #7
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	3302      	adds	r3, #2
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	18d3      	adds	r3, r2, r3
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
		return;
 8001732:	e0a0      	b.n	8001876 <ftoa+0x216>
	}

	// Check if the sign of n is negative
	uint8_t startIndex = 0;
 8001734:	2426      	movs	r4, #38	@ 0x26
 8001736:	193b      	adds	r3, r7, r4
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
	if (n < 0.0f)
 800173c:	2100      	movs	r1, #0
 800173e:	68f8      	ldr	r0, [r7, #12]
 8001740:	f7fe fe6e 	bl	8000420 <__aeabi_fcmplt>
 8001744:	1e03      	subs	r3, r0, #0
 8001746:	d010      	beq.n	800176a <ftoa+0x10a>
	{
		res[startIndex] = '-';
 8001748:	0021      	movs	r1, r4
 800174a:	187b      	adds	r3, r7, r1
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	18d3      	adds	r3, r2, r3
 8001752:	222d      	movs	r2, #45	@ 0x2d
 8001754:	701a      	strb	r2, [r3, #0]
		startIndex++;
 8001756:	187b      	adds	r3, r7, r1
 8001758:	781a      	ldrb	r2, [r3, #0]
 800175a:	187b      	adds	r3, r7, r1
 800175c:	3201      	adds	r2, #1
 800175e:	701a      	strb	r2, [r3, #0]
		n = -n;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2280      	movs	r2, #128	@ 0x80
 8001764:	0612      	lsls	r2, r2, #24
 8001766:	4053      	eors	r3, r2
 8001768:	60fb      	str	r3, [r7, #12]
	}

	// Extract integer part
	int32_t ipart = (int32_t)n;
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f7ff fb5e 	bl	8000e2c <__aeabi_f2iz>
 8001770:	0003      	movs	r3, r0
 8001772:	617b      	str	r3, [r7, #20]
	int32_t i = 0; // i is the number of digits before the decimal
 8001774:	2300      	movs	r3, #0
 8001776:	623b      	str	r3, [r7, #32]

	// Check if the absolute value of n is less than 1
	if ((float)abs(n) < 1.0f)
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f7ff fb57 	bl	8000e2c <__aeabi_f2iz>
 800177e:	0003      	movs	r3, r0
 8001780:	17da      	asrs	r2, r3, #31
 8001782:	189b      	adds	r3, r3, r2
 8001784:	4053      	eors	r3, r2
 8001786:	0018      	movs	r0, r3
 8001788:	f7ff fb70 	bl	8000e6c <__aeabi_i2f>
 800178c:	1c03      	adds	r3, r0, #0
 800178e:	21fe      	movs	r1, #254	@ 0xfe
 8001790:	0589      	lsls	r1, r1, #22
 8001792:	1c18      	adds	r0, r3, #0
 8001794:	f7fe fe44 	bl	8000420 <__aeabi_fcmplt>
 8001798:	1e03      	subs	r3, r0, #0
 800179a:	d00c      	beq.n	80017b6 <ftoa+0x156>
	//if ((n > -1.0f) && (n < 1.0f))
	{
		res[startIndex] = '0';
 800179c:	2126      	movs	r1, #38	@ 0x26
 800179e:	187b      	adds	r3, r7, r1
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	18d3      	adds	r3, r2, r3
 80017a6:	2230      	movs	r2, #48	@ 0x30
 80017a8:	701a      	strb	r2, [r3, #0]
		startIndex++;
 80017aa:	187b      	adds	r3, r7, r1
 80017ac:	781a      	ldrb	r2, [r3, #0]
 80017ae:	187b      	adds	r3, r7, r1
 80017b0:	3201      	adds	r2, #1
 80017b2:	701a      	strb	r2, [r3, #0]
 80017b4:	e00b      	b.n	80017ce <ftoa+0x16e>
	}
	else // abs(n) > 1
	{
		// convert integer part to string
		i = int_to_str(ipart, res + startIndex, 0);
 80017b6:	2326      	movs	r3, #38	@ 0x26
 80017b8:	18fb      	adds	r3, r7, r3
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	18d1      	adds	r1, r2, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	2200      	movs	r2, #0
 80017c4:	0018      	movs	r0, r3
 80017c6:	f7ff ff08 	bl	80015da <int_to_str>
 80017ca:	0003      	movs	r3, r0
 80017cc:	623b      	str	r3, [r7, #32]
	}

  // Extract floating part
  float fpart = n - (float)ipart;
 80017ce:	6978      	ldr	r0, [r7, #20]
 80017d0:	f7ff fb4c 	bl	8000e6c <__aeabi_i2f>
 80017d4:	1c03      	adds	r3, r0, #0
 80017d6:	1c19      	adds	r1, r3, #0
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	f7ff f96d 	bl	8000ab8 <__aeabi_fsub>
 80017de:	1c03      	adds	r3, r0, #0
 80017e0:	613b      	str	r3, [r7, #16]

  // check for display option after point
  if (afterpoint != 0)
 80017e2:	1dfb      	adds	r3, r7, #7
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d045      	beq.n	8001876 <ftoa+0x216>
  {
    res[i + startIndex] = '.'; // add dot
 80017ea:	2326      	movs	r3, #38	@ 0x26
 80017ec:	18fb      	adds	r3, r7, r3
 80017ee:	781a      	ldrb	r2, [r3, #0]
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	18d3      	adds	r3, r2, r3
 80017f4:	001a      	movs	r2, r3
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	189b      	adds	r3, r3, r2
 80017fa:	222e      	movs	r2, #46	@ 0x2e
 80017fc:	701a      	strb	r2, [r3, #0]

    // Get the value of fraction part up to given no.
    // of points after dot. The third parameter
    // is needed to handle cases like 233.007
    //fpart = fpart * pow(10, afterpoint);
    uint32_t result = 1;
 80017fe:	2301      	movs	r3, #1
 8001800:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < afterpoint; i++)
 8001802:	231b      	movs	r3, #27
 8001804:	18fb      	adds	r3, r7, r3
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
 800180a:	e00f      	b.n	800182c <ftoa+0x1cc>
    {
      if (result > (UINT32_MAX / 10))
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	4a1e      	ldr	r2, [pc, #120]	@ (8001888 <ftoa+0x228>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d82f      	bhi.n	8001874 <ftoa+0x214>
      {
        return;
      }
      result *= 10;
 8001814:	69fa      	ldr	r2, [r7, #28]
 8001816:	0013      	movs	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	189b      	adds	r3, r3, r2
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < afterpoint; i++)
 8001820:	211b      	movs	r1, #27
 8001822:	187b      	adds	r3, r7, r1
 8001824:	781a      	ldrb	r2, [r3, #0]
 8001826:	187b      	adds	r3, r7, r1
 8001828:	3201      	adds	r2, #1
 800182a:	701a      	strb	r2, [r3, #0]
 800182c:	231b      	movs	r3, #27
 800182e:	18fa      	adds	r2, r7, r3
 8001830:	1dfb      	adds	r3, r7, #7
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	d3e8      	bcc.n	800180c <ftoa+0x1ac>
    }
    fpart = fpart * result;
 800183a:	69f8      	ldr	r0, [r7, #28]
 800183c:	f7ff fb62 	bl	8000f04 <__aeabi_ui2f>
 8001840:	1c03      	adds	r3, r0, #0
 8001842:	1c19      	adds	r1, r3, #0
 8001844:	6938      	ldr	r0, [r7, #16]
 8001846:	f7fe fff9 	bl	800083c <__aeabi_fmul>
 800184a:	1c03      	adds	r3, r0, #0
 800184c:	613b      	str	r3, [r7, #16]

    int_to_str((int32_t)fpart, res + i + 1 + startIndex, afterpoint);
 800184e:	6938      	ldr	r0, [r7, #16]
 8001850:	f7ff faec 	bl	8000e2c <__aeabi_f2iz>
 8001854:	2326      	movs	r3, #38	@ 0x26
 8001856:	18fb      	adds	r3, r7, r3
 8001858:	781a      	ldrb	r2, [r3, #0]
 800185a:	6a3b      	ldr	r3, [r7, #32]
 800185c:	18d3      	adds	r3, r2, r3
 800185e:	3301      	adds	r3, #1
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	18d1      	adds	r1, r2, r3
 8001864:	1dfb      	adds	r3, r7, #7
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	001a      	movs	r2, r3
 800186a:	f7ff feb6 	bl	80015da <int_to_str>
 800186e:	e002      	b.n	8001876 <ftoa+0x216>
	if (res == NULL) return;
 8001870:	46c0      	nop			@ (mov r8, r8)
 8001872:	e000      	b.n	8001876 <ftoa+0x216>
        return;
 8001874:	46c0      	nop			@ (mov r8, r8)
  }
}
 8001876:	46bd      	mov	sp, r7
 8001878:	b00a      	add	sp, #40	@ 0x28
 800187a:	bdb0      	pop	{r4, r5, r7, pc}
 800187c:	080047f0 	.word	0x080047f0
 8001880:	7f7fffff 	.word	0x7f7fffff
 8001884:	080047f4 	.word	0x080047f4
 8001888:	19999999 	.word	0x19999999

0800188c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800188c:	b590      	push	{r4, r7, lr}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001892:	f000 fbe5 	bl	8002060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001896:	f000 f857 	bl	8001948 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800189a:	f000 f985 	bl	8001ba8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800189e:	f000 f89b 	bl	80019d8 <MX_ADC1_Init>
  MX_SPI2_Init();
 80018a2:	f000 f941 	bl	8001b28 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  reset_screen();
 80018a6:	f7ff fb8d 	bl	8000fc4 <reset_screen>

  NHD_LCDstatus_t err_code = NHD_SPI_OK;
 80018aa:	1cfb      	adds	r3, r7, #3
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
  err_code = init_screen();
 80018b0:	1cfc      	adds	r4, r7, #3
 80018b2:	f7ff fba0 	bl	8000ff6 <init_screen>
 80018b6:	0003      	movs	r3, r0
 80018b8:	7023      	strb	r3, [r4, #0]
  if (err_code != NHD_SPI_OK)
  {
	 //TODO: Gracefully handle initialization error
  }

  err_code = clear_screen();
 80018ba:	1cfc      	adds	r4, r7, #3
 80018bc:	f7ff fc1c 	bl	80010f8 <clear_screen>
 80018c0:	0003      	movs	r3, r0
 80018c2:	7023      	strb	r3, [r4, #0]
  if (err_code != NHD_SPI_OK)
  {
	  //TODO: Gracefully handle clear screen error
  }
  err_code = cmd_write(SET_SRT_ROW); // To first line
 80018c4:	1cfc      	adds	r4, r7, #3
 80018c6:	2040      	movs	r0, #64	@ 0x40
 80018c8:	f7ff fca2 	bl	8001210 <cmd_write>
 80018cc:	0003      	movs	r3, r0
 80018ce:	7023      	strb	r3, [r4, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Get voltage and current values from ADC
	  for (int i = 0; i < NUM_SENSORS; i++)
 80018d0:	2300      	movs	r3, #0
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	e015      	b.n	8001902 <main+0x76>
	  {
		  HAL_ADC_Start(&hadc1);
 80018d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001940 <main+0xb4>)
 80018d8:	0018      	movs	r0, r3
 80018da:	f000 ff6b 	bl	80027b4 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 1);
 80018de:	4b18      	ldr	r3, [pc, #96]	@ (8001940 <main+0xb4>)
 80018e0:	2101      	movs	r1, #1
 80018e2:	0018      	movs	r0, r3
 80018e4:	f000 ffb4 	bl	8002850 <HAL_ADC_PollForConversion>
		  g_adc_buffer[i] = HAL_ADC_GetValue(&hadc1);
 80018e8:	4b15      	ldr	r3, [pc, #84]	@ (8001940 <main+0xb4>)
 80018ea:	0018      	movs	r0, r3
 80018ec:	f001 f844 	bl	8002978 <HAL_ADC_GetValue>
 80018f0:	0003      	movs	r3, r0
 80018f2:	b299      	uxth	r1, r3
 80018f4:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <main+0xb8>)
 80018f6:	687a      	ldr	r2, [r7, #4]
 80018f8:	0052      	lsls	r2, r2, #1
 80018fa:	52d1      	strh	r1, [r2, r3]
	  for (int i = 0; i < NUM_SENSORS; i++)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3301      	adds	r3, #1
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b03      	cmp	r3, #3
 8001906:	dde6      	ble.n	80018d6 <main+0x4a>
	  }//Now the buffer contains all 4 values.

	  //Send input voltage, output voltage, input current, output current to the LCD screen
	  err_code = print_power_value(v_input);
 8001908:	1cfc      	adds	r4, r7, #3
 800190a:	2000      	movs	r0, #0
 800190c:	f000 f9aa 	bl	8001c64 <print_power_value>
 8001910:	0003      	movs	r3, r0
 8001912:	7023      	strb	r3, [r4, #0]
	  if (err_code != NHD_SPI_OK)
	  {
		  //TODO: Gracefully handle printing error
	  }
	  err_code = print_power_value(v_output);
 8001914:	1cfc      	adds	r4, r7, #3
 8001916:	2001      	movs	r0, #1
 8001918:	f000 f9a4 	bl	8001c64 <print_power_value>
 800191c:	0003      	movs	r3, r0
 800191e:	7023      	strb	r3, [r4, #0]
	  if (err_code != NHD_SPI_OK)
	  {
	    //TODO: Gracefully handle printing error
	  }
	  err_code = print_power_value(i_input);
 8001920:	1cfc      	adds	r4, r7, #3
 8001922:	2002      	movs	r0, #2
 8001924:	f000 f99e 	bl	8001c64 <print_power_value>
 8001928:	0003      	movs	r3, r0
 800192a:	7023      	strb	r3, [r4, #0]
	  if (err_code != NHD_SPI_OK)
	  {
	    //TODO: Gracefully handle printing error
	  }
	  err_code = print_power_value(i_output);
 800192c:	1cfc      	adds	r4, r7, #3
 800192e:	2003      	movs	r0, #3
 8001930:	f000 f998 	bl	8001c64 <print_power_value>
 8001934:	0003      	movs	r3, r0
 8001936:	7023      	strb	r3, [r4, #0]
	  if (err_code != NHD_SPI_OK)
	  {
	    //TODO: Gracefully handle printing error
	  }
	  //delay for 100ms
	  HAL_Delay(100);
 8001938:	2064      	movs	r0, #100	@ 0x64
 800193a:	f000 fc17 	bl	800216c <HAL_Delay>
	  for (int i = 0; i < NUM_SENSORS; i++)
 800193e:	e7c7      	b.n	80018d0 <main+0x44>
 8001940:	20000044 	.word	0x20000044
 8001944:	2000010c 	.word	0x2000010c

08001948 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b093      	sub	sp, #76	@ 0x4c
 800194c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800194e:	2414      	movs	r4, #20
 8001950:	193b      	adds	r3, r7, r4
 8001952:	0018      	movs	r0, r3
 8001954:	2334      	movs	r3, #52	@ 0x34
 8001956:	001a      	movs	r2, r3
 8001958:	2100      	movs	r1, #0
 800195a:	f002 ff07 	bl	800476c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800195e:	1d3b      	adds	r3, r7, #4
 8001960:	0018      	movs	r0, r3
 8001962:	2310      	movs	r3, #16
 8001964:	001a      	movs	r2, r3
 8001966:	2100      	movs	r1, #0
 8001968:	f002 ff00 	bl	800476c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800196c:	2380      	movs	r3, #128	@ 0x80
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	0018      	movs	r0, r3
 8001972:	f001 fe93 	bl	800369c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001976:	193b      	adds	r3, r7, r4
 8001978:	2202      	movs	r2, #2
 800197a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800197c:	193b      	adds	r3, r7, r4
 800197e:	2280      	movs	r2, #128	@ 0x80
 8001980:	0052      	lsls	r2, r2, #1
 8001982:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001984:	193b      	adds	r3, r7, r4
 8001986:	2200      	movs	r2, #0
 8001988:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800198a:	193b      	adds	r3, r7, r4
 800198c:	2240      	movs	r2, #64	@ 0x40
 800198e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001990:	193b      	adds	r3, r7, r4
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001996:	193b      	adds	r3, r7, r4
 8001998:	0018      	movs	r0, r3
 800199a:	f001 febf 	bl	800371c <HAL_RCC_OscConfig>
 800199e:	1e03      	subs	r3, r0, #0
 80019a0:	d001      	beq.n	80019a6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80019a2:	f000 fa29 	bl	8001df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	2207      	movs	r2, #7
 80019aa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	2200      	movs	r2, #0
 80019b0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019b8:	1d3b      	adds	r3, r7, #4
 80019ba:	2200      	movs	r2, #0
 80019bc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	2100      	movs	r1, #0
 80019c2:	0018      	movs	r0, r3
 80019c4:	f002 f9ba 	bl	8003d3c <HAL_RCC_ClockConfig>
 80019c8:	1e03      	subs	r3, r0, #0
 80019ca:	d001      	beq.n	80019d0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80019cc:	f000 fa14 	bl	8001df8 <Error_Handler>
  }
}
 80019d0:	46c0      	nop			@ (mov r8, r8)
 80019d2:	46bd      	mov	sp, r7
 80019d4:	b013      	add	sp, #76	@ 0x4c
 80019d6:	bd90      	pop	{r4, r7, pc}

080019d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019de:	1d3b      	adds	r3, r7, #4
 80019e0:	0018      	movs	r0, r3
 80019e2:	230c      	movs	r3, #12
 80019e4:	001a      	movs	r2, r3
 80019e6:	2100      	movs	r1, #0
 80019e8:	f002 fec0 	bl	800476c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019ec:	4b48      	ldr	r3, [pc, #288]	@ (8001b10 <MX_ADC1_Init+0x138>)
 80019ee:	4a49      	ldr	r2, [pc, #292]	@ (8001b14 <MX_ADC1_Init+0x13c>)
 80019f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80019f2:	4b47      	ldr	r3, [pc, #284]	@ (8001b10 <MX_ADC1_Init+0x138>)
 80019f4:	2280      	movs	r2, #128	@ 0x80
 80019f6:	05d2      	lsls	r2, r2, #23
 80019f8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019fa:	4b45      	ldr	r3, [pc, #276]	@ (8001b10 <MX_ADC1_Init+0x138>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a00:	4b43      	ldr	r3, [pc, #268]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001a06:	4b42      	ldr	r3, [pc, #264]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a08:	2280      	movs	r2, #128	@ 0x80
 8001a0a:	0392      	lsls	r2, r2, #14
 8001a0c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a0e:	4b40      	ldr	r3, [pc, #256]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a10:	2204      	movs	r2, #4
 8001a12:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a14:	4b3e      	ldr	r3, [pc, #248]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001a1a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a20:	4b3b      	ldr	r3, [pc, #236]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 8001a26:	4b3a      	ldr	r3, [pc, #232]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a28:	2204      	movs	r2, #4
 8001a2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8001a2c:	4b38      	ldr	r3, [pc, #224]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a2e:	2220      	movs	r2, #32
 8001a30:	2101      	movs	r1, #1
 8001a32:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a34:	4b36      	ldr	r3, [pc, #216]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a3a:	4b35      	ldr	r3, [pc, #212]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001a40:	4b33      	ldr	r3, [pc, #204]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a42:	222c      	movs	r2, #44	@ 0x2c
 8001a44:	2100      	movs	r1, #0
 8001a46:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a48:	4b31      	ldr	r3, [pc, #196]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001a4e:	4b30      	ldr	r3, [pc, #192]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a50:	2207      	movs	r2, #7
 8001a52:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001a54:	4b2e      	ldr	r3, [pc, #184]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a56:	2207      	movs	r2, #7
 8001a58:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a5c:	223c      	movs	r2, #60	@ 0x3c
 8001a5e:	2100      	movs	r1, #0
 8001a60:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001a62:	4b2b      	ldr	r3, [pc, #172]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a68:	4b29      	ldr	r3, [pc, #164]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f000 fcfa 	bl	8002464 <HAL_ADC_Init>
 8001a70:	1e03      	subs	r3, r0, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8001a74:	f000 f9c0 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001a78:	1d3b      	adds	r3, r7, #4
 8001a7a:	4a27      	ldr	r2, [pc, #156]	@ (8001b18 <MX_ADC1_Init+0x140>)
 8001a7c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2200      	movs	r2, #0
 8001a82:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001a84:	1d3b      	adds	r3, r7, #4
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a8a:	1d3a      	adds	r2, r7, #4
 8001a8c:	4b20      	ldr	r3, [pc, #128]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001a8e:	0011      	movs	r1, r2
 8001a90:	0018      	movs	r0, r3
 8001a92:	f000 ff7d 	bl	8002990 <HAL_ADC_ConfigChannel>
 8001a96:	1e03      	subs	r3, r0, #0
 8001a98:	d001      	beq.n	8001a9e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001a9a:	f000 f9ad 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001a9e:	1d3b      	adds	r3, r7, #4
 8001aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8001b1c <MX_ADC1_Init+0x144>)
 8001aa2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2204      	movs	r2, #4
 8001aa8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aaa:	1d3a      	adds	r2, r7, #4
 8001aac:	4b18      	ldr	r3, [pc, #96]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001aae:	0011      	movs	r1, r2
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f000 ff6d 	bl	8002990 <HAL_ADC_ConfigChannel>
 8001ab6:	1e03      	subs	r3, r0, #0
 8001ab8:	d001      	beq.n	8001abe <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001aba:	f000 f99d 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	4a17      	ldr	r2, [pc, #92]	@ (8001b20 <MX_ADC1_Init+0x148>)
 8001ac2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	2208      	movs	r2, #8
 8001ac8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aca:	1d3a      	adds	r2, r7, #4
 8001acc:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001ace:	0011      	movs	r1, r2
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f000 ff5d 	bl	8002990 <HAL_ADC_ConfigChannel>
 8001ad6:	1e03      	subs	r3, r0, #0
 8001ad8:	d001      	beq.n	8001ade <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8001ada:	f000 f98d 	bl	8001df8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	4a10      	ldr	r2, [pc, #64]	@ (8001b24 <MX_ADC1_Init+0x14c>)
 8001ae2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aea:	1d3a      	adds	r2, r7, #4
 8001aec:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001aee:	0011      	movs	r1, r2
 8001af0:	0018      	movs	r0, r3
 8001af2:	f000 ff4d 	bl	8002990 <HAL_ADC_ConfigChannel>
 8001af6:	1e03      	subs	r3, r0, #0
 8001af8:	d001      	beq.n	8001afe <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8001afa:	f000 f97d 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001afe:	4b04      	ldr	r3, [pc, #16]	@ (8001b10 <MX_ADC1_Init+0x138>)
 8001b00:	0018      	movs	r0, r3
 8001b02:	f001 fa99 	bl	8003038 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END ADC1_Init 2 */

}
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b004      	add	sp, #16
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	46c0      	nop			@ (mov r8, r8)
 8001b10:	20000044 	.word	0x20000044
 8001b14:	40012400 	.word	0x40012400
 8001b18:	2c000800 	.word	0x2c000800
 8001b1c:	20000100 	.word	0x20000100
 8001b20:	18000040 	.word	0x18000040
 8001b24:	1c000080 	.word	0x1c000080

08001b28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ba4 <MX_SPI2_Init+0x7c>)
 8001b30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b34:	2282      	movs	r2, #130	@ 0x82
 8001b36:	0052      	lsls	r2, r2, #1
 8001b38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8001b3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b3c:	2280      	movs	r2, #128	@ 0x80
 8001b3e:	0212      	lsls	r2, r2, #8
 8001b40:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b42:	4b17      	ldr	r3, [pc, #92]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b44:	22e0      	movs	r2, #224	@ 0xe0
 8001b46:	00d2      	lsls	r2, r2, #3
 8001b48:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b56:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b58:	2280      	movs	r2, #128	@ 0x80
 8001b5a:	0092      	lsls	r2, r2, #2
 8001b5c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b64:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001b76:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b78:	2207      	movs	r2, #7
 8001b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b82:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b84:	2208      	movs	r2, #8
 8001b86:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b88:	4b05      	ldr	r3, [pc, #20]	@ (8001ba0 <MX_SPI2_Init+0x78>)
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	f002 fa60 	bl	8004050 <HAL_SPI_Init>
 8001b90:	1e03      	subs	r3, r0, #0
 8001b92:	d001      	beq.n	8001b98 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8001b94:	f000 f930 	bl	8001df8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b98:	46c0      	nop			@ (mov r8, r8)
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	46c0      	nop			@ (mov r8, r8)
 8001ba0:	200000a8 	.word	0x200000a8
 8001ba4:	40003800 	.word	0x40003800

08001ba8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ba8:	b590      	push	{r4, r7, lr}
 8001baa:	b089      	sub	sp, #36	@ 0x24
 8001bac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bae:	240c      	movs	r4, #12
 8001bb0:	193b      	adds	r3, r7, r4
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	2314      	movs	r3, #20
 8001bb6:	001a      	movs	r2, r3
 8001bb8:	2100      	movs	r1, #0
 8001bba:	f002 fdd7 	bl	800476c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bbe:	4b27      	ldr	r3, [pc, #156]	@ (8001c5c <MX_GPIO_Init+0xb4>)
 8001bc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bc2:	4b26      	ldr	r3, [pc, #152]	@ (8001c5c <MX_GPIO_Init+0xb4>)
 8001bc4:	2102      	movs	r1, #2
 8001bc6:	430a      	orrs	r2, r1
 8001bc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bca:	4b24      	ldr	r3, [pc, #144]	@ (8001c5c <MX_GPIO_Init+0xb4>)
 8001bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bce:	2202      	movs	r2, #2
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd6:	4b21      	ldr	r3, [pc, #132]	@ (8001c5c <MX_GPIO_Init+0xb4>)
 8001bd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bda:	4b20      	ldr	r3, [pc, #128]	@ (8001c5c <MX_GPIO_Init+0xb4>)
 8001bdc:	2101      	movs	r1, #1
 8001bde:	430a      	orrs	r2, r1
 8001be0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001be2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c5c <MX_GPIO_Init+0xb4>)
 8001be4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001be6:	2201      	movs	r2, #1
 8001be8:	4013      	ands	r3, r2
 8001bea:	607b      	str	r3, [r7, #4]
 8001bec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, _RST_Pin|A0_Pin, GPIO_PIN_RESET);
 8001bee:	23a0      	movs	r3, #160	@ 0xa0
 8001bf0:	05db      	lsls	r3, r3, #23
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2106      	movs	r1, #6
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f001 fd32 	bl	8003660 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_CS_GPIO_Port, _CS_Pin, GPIO_PIN_RESET);
 8001bfc:	4b18      	ldr	r3, [pc, #96]	@ (8001c60 <MX_GPIO_Init+0xb8>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2108      	movs	r1, #8
 8001c02:	0018      	movs	r0, r3
 8001c04:	f001 fd2c 	bl	8003660 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : _RST_Pin A0_Pin */
  GPIO_InitStruct.Pin = _RST_Pin|A0_Pin;
 8001c08:	193b      	adds	r3, r7, r4
 8001c0a:	2206      	movs	r2, #6
 8001c0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0e:	193b      	adds	r3, r7, r4
 8001c10:	2201      	movs	r2, #1
 8001c12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	193b      	adds	r3, r7, r4
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1a:	193b      	adds	r3, r7, r4
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c20:	193a      	adds	r2, r7, r4
 8001c22:	23a0      	movs	r3, #160	@ 0xa0
 8001c24:	05db      	lsls	r3, r3, #23
 8001c26:	0011      	movs	r1, r2
 8001c28:	0018      	movs	r0, r3
 8001c2a:	f001 fbb5 	bl	8003398 <HAL_GPIO_Init>

  /*Configure GPIO pin : _CS_Pin */
  GPIO_InitStruct.Pin = _CS_Pin;
 8001c2e:	0021      	movs	r1, r4
 8001c30:	187b      	adds	r3, r7, r1
 8001c32:	2208      	movs	r2, #8
 8001c34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	187b      	adds	r3, r7, r1
 8001c38:	2201      	movs	r2, #1
 8001c3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3c:	187b      	adds	r3, r7, r1
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	187b      	adds	r3, r7, r1
 8001c44:	2200      	movs	r2, #0
 8001c46:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(_CS_GPIO_Port, &GPIO_InitStruct);
 8001c48:	187b      	adds	r3, r7, r1
 8001c4a:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <MX_GPIO_Init+0xb8>)
 8001c4c:	0019      	movs	r1, r3
 8001c4e:	0010      	movs	r0, r2
 8001c50:	f001 fba2 	bl	8003398 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c54:	46c0      	nop			@ (mov r8, r8)
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b009      	add	sp, #36	@ 0x24
 8001c5a:	bd90      	pop	{r4, r7, pc}
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	50000400 	.word	0x50000400

08001c64 <print_power_value>:
 *
 * @param index: The character row that the value would be displayed on
 * @retval NHD_LCD status
 */
static NHD_LCDstatus_t print_power_value(uint8_t index)
{
 8001c64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	0002      	movs	r2, r0
 8001c6c:	1dfb      	adds	r3, r7, #7
 8001c6e:	701a      	strb	r2, [r3, #0]
	// Set the number digits after the decimal point, and identify if it a current value or voltage value
	uint8_t decimals = 0;
 8001c70:	230f      	movs	r3, #15
 8001c72:	18fb      	adds	r3, r7, r3
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
	uint8_t symbol_index;
	if (index == v_input || index == v_output)
 8001c78:	1dfb      	adds	r3, r7, #7
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d003      	beq.n	8001c88 <print_power_value+0x24>
 8001c80:	1dfb      	adds	r3, r7, #7
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d108      	bne.n	8001c9a <print_power_value+0x36>
	{
		decimals = 2;
 8001c88:	230f      	movs	r3, #15
 8001c8a:	18fb      	adds	r3, r7, r3
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	701a      	strb	r2, [r3, #0]
		symbol_index = 0;
 8001c90:	230e      	movs	r3, #14
 8001c92:	18fb      	adds	r3, r7, r3
 8001c94:	2200      	movs	r2, #0
 8001c96:	701a      	strb	r2, [r3, #0]
 8001c98:	e007      	b.n	8001caa <print_power_value+0x46>
	}
	else // if(index == i_input || i_output)
	{
		decimals = 3;
 8001c9a:	230f      	movs	r3, #15
 8001c9c:	18fb      	adds	r3, r7, r3
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	701a      	strb	r2, [r3, #0]
		symbol_index = 1;
 8001ca2:	230e      	movs	r3, #14
 8001ca4:	18fb      	adds	r3, r7, r3
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	701a      	strb	r2, [r3, #0]
	}

	// Convert the ADC value from an integer->float->string
	ftoa((float)g_adc_buffer[index]*g_scales[index]/g_adc_res, g_num_text, decimals);
 8001caa:	1dfb      	adds	r3, r7, #7
 8001cac:	781a      	ldrb	r2, [r3, #0]
 8001cae:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd8 <print_power_value+0x174>)
 8001cb0:	0052      	lsls	r2, r2, #1
 8001cb2:	5ad3      	ldrh	r3, [r2, r3]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff f925 	bl	8000f04 <__aeabi_ui2f>
 8001cba:	1dfb      	adds	r3, r7, #7
 8001cbc:	781a      	ldrb	r2, [r3, #0]
 8001cbe:	4b47      	ldr	r3, [pc, #284]	@ (8001ddc <print_power_value+0x178>)
 8001cc0:	0092      	lsls	r2, r2, #2
 8001cc2:	58d3      	ldr	r3, [r2, r3]
 8001cc4:	1c19      	adds	r1, r3, #0
 8001cc6:	f7fe fdb9 	bl	800083c <__aeabi_fmul>
 8001cca:	1c03      	adds	r3, r0, #0
 8001ccc:	1c1c      	adds	r4, r3, #0
 8001cce:	4b44      	ldr	r3, [pc, #272]	@ (8001de0 <print_power_value+0x17c>)
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	f7ff f8cb 	bl	8000e6c <__aeabi_i2f>
 8001cd6:	1c03      	adds	r3, r0, #0
 8001cd8:	1c19      	adds	r1, r3, #0
 8001cda:	1c20      	adds	r0, r4, #0
 8001cdc:	f7fe fbc8 	bl	8000470 <__aeabi_fdiv>
 8001ce0:	1c03      	adds	r3, r0, #0
 8001ce2:	1c18      	adds	r0, r3, #0
 8001ce4:	230f      	movs	r3, #15
 8001ce6:	18fb      	adds	r3, r7, r3
 8001ce8:	781a      	ldrb	r2, [r3, #0]
 8001cea:	4b3e      	ldr	r3, [pc, #248]	@ (8001de4 <print_power_value+0x180>)
 8001cec:	0019      	movs	r1, r3
 8001cee:	f7ff fcb7 	bl	8001660 <ftoa>

	// Concatenate the header string, value string and symbol string
	uint8_t num_text_len = strlen(g_num_text);
 8001cf2:	4b3c      	ldr	r3, [pc, #240]	@ (8001de4 <print_power_value+0x180>)
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	f7fe fa03 	bl	8000100 <strlen>
 8001cfa:	0002      	movs	r2, r0
 8001cfc:	240d      	movs	r4, #13
 8001cfe:	193b      	adds	r3, r7, r4
 8001d00:	701a      	strb	r2, [r3, #0]
	uint8_t symbol_len = strlen(g_unit_symbols[symbol_index]);
 8001d02:	260e      	movs	r6, #14
 8001d04:	19bb      	adds	r3, r7, r6
 8001d06:	781a      	ldrb	r2, [r3, #0]
 8001d08:	4b37      	ldr	r3, [pc, #220]	@ (8001de8 <print_power_value+0x184>)
 8001d0a:	0092      	lsls	r2, r2, #2
 8001d0c:	58d3      	ldr	r3, [r2, r3]
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f7fe f9f6 	bl	8000100 <strlen>
 8001d14:	0002      	movs	r2, r0
 8001d16:	250c      	movs	r5, #12
 8001d18:	197b      	adds	r3, r7, r5
 8001d1a:	701a      	strb	r2, [r3, #0]
	uint8_t total_len = g_header_len[index] + num_text_len + symbol_len;
 8001d1c:	1dfb      	adds	r3, r7, #7
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	4a32      	ldr	r2, [pc, #200]	@ (8001dec <print_power_value+0x188>)
 8001d22:	5cd2      	ldrb	r2, [r2, r3]
 8001d24:	193b      	adds	r3, r7, r4
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	18d3      	adds	r3, r2, r3
 8001d2a:	b2d9      	uxtb	r1, r3
 8001d2c:	200b      	movs	r0, #11
 8001d2e:	183b      	adds	r3, r7, r0
 8001d30:	197a      	adds	r2, r7, r5
 8001d32:	7812      	ldrb	r2, [r2, #0]
 8001d34:	188a      	adds	r2, r1, r2
 8001d36:	701a      	strb	r2, [r3, #0]

	if (sizeof(g_dest_text) - 1 > total_len) //checks there is enough space in the buffer for the combined text
 8001d38:	183b      	adds	r3, r7, r0
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b30      	cmp	r3, #48	@ 0x30
 8001d3e:	d82f      	bhi.n	8001da0 <print_power_value+0x13c>
	{
	  memcpy(g_dest_text, g_headers[index], g_header_len[index]);
 8001d40:	1dfb      	adds	r3, r7, #7
 8001d42:	781a      	ldrb	r2, [r3, #0]
 8001d44:	4b2a      	ldr	r3, [pc, #168]	@ (8001df0 <print_power_value+0x18c>)
 8001d46:	0092      	lsls	r2, r2, #2
 8001d48:	58d1      	ldr	r1, [r2, r3]
 8001d4a:	1dfb      	adds	r3, r7, #7
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	4a27      	ldr	r2, [pc, #156]	@ (8001dec <print_power_value+0x188>)
 8001d50:	5cd3      	ldrb	r3, [r2, r3]
 8001d52:	001a      	movs	r2, r3
 8001d54:	4b27      	ldr	r3, [pc, #156]	@ (8001df4 <print_power_value+0x190>)
 8001d56:	0018      	movs	r0, r3
 8001d58:	f002 fd34 	bl	80047c4 <memcpy>
		memcpy(g_dest_text + g_header_len[index], g_num_text, num_text_len);
 8001d5c:	1dfb      	adds	r3, r7, #7
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	4a22      	ldr	r2, [pc, #136]	@ (8001dec <print_power_value+0x188>)
 8001d62:	5cd3      	ldrb	r3, [r2, r3]
 8001d64:	001a      	movs	r2, r3
 8001d66:	4b23      	ldr	r3, [pc, #140]	@ (8001df4 <print_power_value+0x190>)
 8001d68:	18d0      	adds	r0, r2, r3
 8001d6a:	193b      	adds	r3, r7, r4
 8001d6c:	781a      	ldrb	r2, [r3, #0]
 8001d6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001de4 <print_power_value+0x180>)
 8001d70:	0019      	movs	r1, r3
 8001d72:	f002 fd27 	bl	80047c4 <memcpy>
		memcpy(g_dest_text + g_header_len[index] + num_text_len,
 8001d76:	1dfb      	adds	r3, r7, #7
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dec <print_power_value+0x188>)
 8001d7c:	5cd3      	ldrb	r3, [r2, r3]
 8001d7e:	001a      	movs	r2, r3
 8001d80:	193b      	adds	r3, r7, r4
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	18d2      	adds	r2, r2, r3
 8001d86:	4b1b      	ldr	r3, [pc, #108]	@ (8001df4 <print_power_value+0x190>)
 8001d88:	18d0      	adds	r0, r2, r3
 8001d8a:	19bb      	adds	r3, r7, r6
 8001d8c:	781a      	ldrb	r2, [r3, #0]
		    g_unit_symbols[symbol_index], symbol_len + 1); // "+ 1" to add '\0'
 8001d8e:	4b16      	ldr	r3, [pc, #88]	@ (8001de8 <print_power_value+0x184>)
 8001d90:	0092      	lsls	r2, r2, #2
 8001d92:	58d1      	ldr	r1, [r2, r3]
 8001d94:	197b      	adds	r3, r7, r5
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	3301      	adds	r3, #1
		memcpy(g_dest_text + g_header_len[index] + num_text_len,
 8001d9a:	001a      	movs	r2, r3
 8001d9c:	f002 fd12 	bl	80047c4 <memcpy>
	{
		//TODO: Gracefully handle buffer overflow error
	}

	// Print string to the LCD string
	NHD_LCDstatus_t err_code = NHD_SPI_OK;
 8001da0:	250a      	movs	r5, #10
 8001da2:	197b      	adds	r3, r7, r5
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]
	if ((err_code = print_data(g_dest_text, index)) != NHD_SPI_OK)
 8001da8:	197c      	adds	r4, r7, r5
 8001daa:	1dfb      	adds	r3, r7, #7
 8001dac:	781a      	ldrb	r2, [r3, #0]
 8001dae:	4b11      	ldr	r3, [pc, #68]	@ (8001df4 <print_power_value+0x190>)
 8001db0:	0011      	movs	r1, r2
 8001db2:	0018      	movs	r0, r3
 8001db4:	f7ff fab0 	bl	8001318 <print_data>
 8001db8:	0003      	movs	r3, r0
 8001dba:	7023      	strb	r3, [r4, #0]
 8001dbc:	197b      	adds	r3, r7, r5
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d002      	beq.n	8001dca <print_power_value+0x166>
		return err_code;
 8001dc4:	197b      	adds	r3, r7, r5
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	e002      	b.n	8001dd0 <print_power_value+0x16c>

	return err_code;
 8001dca:	230a      	movs	r3, #10
 8001dcc:	18fb      	adds	r3, r7, r3
 8001dce:	781b      	ldrb	r3, [r3, #0]
}
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	b005      	add	sp, #20
 8001dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dd8:	2000010c 	.word	0x2000010c
 8001ddc:	08004a64 	.word	0x08004a64
 8001de0:	00000fff 	.word	0x00000fff
 8001de4:	20000114 	.word	0x20000114
 8001de8:	20000000 	.word	0x20000000
 8001dec:	08004abc 	.word	0x08004abc
 8001df0:	20000008 	.word	0x20000008
 8001df4:	20000128 	.word	0x20000128

08001df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001dfc:	b672      	cpsid	i
}
 8001dfe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e00:	46c0      	nop			@ (mov r8, r8)
 8001e02:	e7fd      	b.n	8001e00 <Error_Handler+0x8>

08001e04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e48 <HAL_MspInit+0x44>)
 8001e0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e48 <HAL_MspInit+0x44>)
 8001e10:	2101      	movs	r1, #1
 8001e12:	430a      	orrs	r2, r1
 8001e14:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e16:	4b0c      	ldr	r3, [pc, #48]	@ (8001e48 <HAL_MspInit+0x44>)
 8001e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e22:	4b09      	ldr	r3, [pc, #36]	@ (8001e48 <HAL_MspInit+0x44>)
 8001e24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e26:	4b08      	ldr	r3, [pc, #32]	@ (8001e48 <HAL_MspInit+0x44>)
 8001e28:	2180      	movs	r1, #128	@ 0x80
 8001e2a:	0549      	lsls	r1, r1, #21
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e30:	4b05      	ldr	r3, [pc, #20]	@ (8001e48 <HAL_MspInit+0x44>)
 8001e32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	055b      	lsls	r3, r3, #21
 8001e38:	4013      	ands	r3, r2
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3e:	46c0      	nop			@ (mov r8, r8)
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b002      	add	sp, #8
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			@ (mov r8, r8)
 8001e48:	40021000 	.word	0x40021000

08001e4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e4c:	b590      	push	{r4, r7, lr}
 8001e4e:	b08b      	sub	sp, #44	@ 0x2c
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e54:	2414      	movs	r4, #20
 8001e56:	193b      	adds	r3, r7, r4
 8001e58:	0018      	movs	r0, r3
 8001e5a:	2314      	movs	r3, #20
 8001e5c:	001a      	movs	r2, r3
 8001e5e:	2100      	movs	r1, #0
 8001e60:	f002 fc84 	bl	800476c <memset>
  if(hadc->Instance==ADC1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a26      	ldr	r2, [pc, #152]	@ (8001f04 <HAL_ADC_MspInit+0xb8>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d145      	bne.n	8001efa <HAL_ADC_MspInit+0xae>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001e6e:	4b26      	ldr	r3, [pc, #152]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001e70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e72:	4b25      	ldr	r3, [pc, #148]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001e74:	2180      	movs	r1, #128	@ 0x80
 8001e76:	0349      	lsls	r1, r1, #13
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e7c:	4b22      	ldr	r3, [pc, #136]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001e7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e80:	2380      	movs	r3, #128	@ 0x80
 8001e82:	035b      	lsls	r3, r3, #13
 8001e84:	4013      	ands	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
 8001e88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001e8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001e90:	2102      	movs	r1, #2
 8001e92:	430a      	orrs	r2, r1
 8001e94:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e96:	4b1c      	ldr	r3, [pc, #112]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001e98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea2:	4b19      	ldr	r3, [pc, #100]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001ea4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ea6:	4b18      	ldr	r3, [pc, #96]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eae:	4b16      	ldr	r3, [pc, #88]	@ (8001f08 <HAL_ADC_MspInit+0xbc>)
 8001eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
    PB7     ------> ADC1_IN11
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = S_Input_Voltage_Pin|S_Output_Voltage_Pin;
 8001eba:	193b      	adds	r3, r7, r4
 8001ebc:	2281      	movs	r2, #129	@ 0x81
 8001ebe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ec0:	193b      	adds	r3, r7, r4
 8001ec2:	2203      	movs	r2, #3
 8001ec4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec6:	193b      	adds	r3, r7, r4
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	193b      	adds	r3, r7, r4
 8001ece:	4a0f      	ldr	r2, [pc, #60]	@ (8001f0c <HAL_ADC_MspInit+0xc0>)
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	0010      	movs	r0, r2
 8001ed4:	f001 fa60 	bl	8003398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = S_Input_Current_Pin|S_Output_Current_Pin;
 8001ed8:	0021      	movs	r1, r4
 8001eda:	187b      	adds	r3, r7, r1
 8001edc:	22c0      	movs	r2, #192	@ 0xc0
 8001ede:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ee0:	187b      	adds	r3, r7, r1
 8001ee2:	2203      	movs	r2, #3
 8001ee4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	187b      	adds	r3, r7, r1
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eec:	187a      	adds	r2, r7, r1
 8001eee:	23a0      	movs	r3, #160	@ 0xa0
 8001ef0:	05db      	lsls	r3, r3, #23
 8001ef2:	0011      	movs	r1, r2
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	f001 fa4f 	bl	8003398 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001efa:	46c0      	nop			@ (mov r8, r8)
 8001efc:	46bd      	mov	sp, r7
 8001efe:	b00b      	add	sp, #44	@ 0x2c
 8001f00:	bd90      	pop	{r4, r7, pc}
 8001f02:	46c0      	nop			@ (mov r8, r8)
 8001f04:	40012400 	.word	0x40012400
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	50000400 	.word	0x50000400

08001f10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f10:	b590      	push	{r4, r7, lr}
 8001f12:	b08b      	sub	sp, #44	@ 0x2c
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	2414      	movs	r4, #20
 8001f1a:	193b      	adds	r3, r7, r4
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	2314      	movs	r3, #20
 8001f20:	001a      	movs	r2, r3
 8001f22:	2100      	movs	r1, #0
 8001f24:	f002 fc22 	bl	800476c <memset>
  if(hspi->Instance==SPI2)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a26      	ldr	r2, [pc, #152]	@ (8001fc8 <HAL_SPI_MspInit+0xb8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d146      	bne.n	8001fc0 <HAL_SPI_MspInit+0xb0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f32:	4b26      	ldr	r3, [pc, #152]	@ (8001fcc <HAL_SPI_MspInit+0xbc>)
 8001f34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f36:	4b25      	ldr	r3, [pc, #148]	@ (8001fcc <HAL_SPI_MspInit+0xbc>)
 8001f38:	2180      	movs	r1, #128	@ 0x80
 8001f3a:	01c9      	lsls	r1, r1, #7
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f40:	4b22      	ldr	r3, [pc, #136]	@ (8001fcc <HAL_SPI_MspInit+0xbc>)
 8001f42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f44:	2380      	movs	r3, #128	@ 0x80
 8001f46:	01db      	lsls	r3, r3, #7
 8001f48:	4013      	ands	r3, r2
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fcc <HAL_SPI_MspInit+0xbc>)
 8001f50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f52:	4b1e      	ldr	r3, [pc, #120]	@ (8001fcc <HAL_SPI_MspInit+0xbc>)
 8001f54:	2101      	movs	r1, #1
 8001f56:	430a      	orrs	r2, r1
 8001f58:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fcc <HAL_SPI_MspInit+0xbc>)
 8001f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f5e:	2201      	movs	r2, #1
 8001f60:	4013      	ands	r3, r2
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PA0     ------> SPI2_SCK
    PA4     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f66:	193b      	adds	r3, r7, r4
 8001f68:	2201      	movs	r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6c:	193b      	adds	r3, r7, r4
 8001f6e:	2202      	movs	r2, #2
 8001f70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f72:	193b      	adds	r3, r7, r4
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f78:	193b      	adds	r3, r7, r4
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001f7e:	193b      	adds	r3, r7, r4
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	193a      	adds	r2, r7, r4
 8001f86:	23a0      	movs	r3, #160	@ 0xa0
 8001f88:	05db      	lsls	r3, r3, #23
 8001f8a:	0011      	movs	r1, r2
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	f001 fa03 	bl	8003398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f92:	0021      	movs	r1, r4
 8001f94:	187b      	adds	r3, r7, r1
 8001f96:	2210      	movs	r2, #16
 8001f98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	187b      	adds	r3, r7, r1
 8001f9c:	2202      	movs	r2, #2
 8001f9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	187b      	adds	r3, r7, r1
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa6:	187b      	adds	r3, r7, r1
 8001fa8:	2200      	movs	r2, #0
 8001faa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8001fac:	187b      	adds	r3, r7, r1
 8001fae:	2201      	movs	r2, #1
 8001fb0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb2:	187a      	adds	r2, r7, r1
 8001fb4:	23a0      	movs	r3, #160	@ 0xa0
 8001fb6:	05db      	lsls	r3, r3, #23
 8001fb8:	0011      	movs	r1, r2
 8001fba:	0018      	movs	r0, r3
 8001fbc:	f001 f9ec 	bl	8003398 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001fc0:	46c0      	nop			@ (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b00b      	add	sp, #44	@ 0x2c
 8001fc6:	bd90      	pop	{r4, r7, pc}
 8001fc8:	40003800 	.word	0x40003800
 8001fcc:	40021000 	.word	0x40021000

08001fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fd4:	46c0      	nop			@ (mov r8, r8)
 8001fd6:	e7fd      	b.n	8001fd4 <NMI_Handler+0x4>

08001fd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fdc:	46c0      	nop			@ (mov r8, r8)
 8001fde:	e7fd      	b.n	8001fdc <HardFault_Handler+0x4>

08001fe0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001fe4:	46c0      	nop			@ (mov r8, r8)
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fee:	46c0      	nop			@ (mov r8, r8)
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff8:	f000 f89c 	bl	8002134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ffc:	46c0      	nop			@ (mov r8, r8)
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002006:	46c0      	nop			@ (mov r8, r8)
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800200c:	480d      	ldr	r0, [pc, #52]	@ (8002044 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800200e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002010:	f7ff fff7 	bl	8002002 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002014:	480c      	ldr	r0, [pc, #48]	@ (8002048 <LoopForever+0x6>)
  ldr r1, =_edata
 8002016:	490d      	ldr	r1, [pc, #52]	@ (800204c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002018:	4a0d      	ldr	r2, [pc, #52]	@ (8002050 <LoopForever+0xe>)
  movs r3, #0
 800201a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800201c:	e002      	b.n	8002024 <LoopCopyDataInit>

0800201e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800201e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002022:	3304      	adds	r3, #4

08002024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002028:	d3f9      	bcc.n	800201e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800202a:	4a0a      	ldr	r2, [pc, #40]	@ (8002054 <LoopForever+0x12>)
  ldr r4, =_ebss
 800202c:	4c0a      	ldr	r4, [pc, #40]	@ (8002058 <LoopForever+0x16>)
  movs r3, #0
 800202e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002030:	e001      	b.n	8002036 <LoopFillZerobss>

08002032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002034:	3204      	adds	r2, #4

08002036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002038:	d3fb      	bcc.n	8002032 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800203a:	f002 fb9f 	bl	800477c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800203e:	f7ff fc25 	bl	800188c <main>

08002042 <LoopForever>:

LoopForever:
  b LoopForever
 8002042:	e7fe      	b.n	8002042 <LoopForever>
  ldr   r0, =_estack
 8002044:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800204c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8002050:	08004b08 	.word	0x08004b08
  ldr r2, =_sbss
 8002054:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8002058:	20000160 	.word	0x20000160

0800205c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800205c:	e7fe      	b.n	800205c <ADC1_IRQHandler>
	...

08002060 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002066:	1dfb      	adds	r3, r7, #7
 8002068:	2200      	movs	r2, #0
 800206a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800206c:	4b0b      	ldr	r3, [pc, #44]	@ (800209c <HAL_Init+0x3c>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	4b0a      	ldr	r3, [pc, #40]	@ (800209c <HAL_Init+0x3c>)
 8002072:	2180      	movs	r1, #128	@ 0x80
 8002074:	0049      	lsls	r1, r1, #1
 8002076:	430a      	orrs	r2, r1
 8002078:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800207a:	2003      	movs	r0, #3
 800207c:	f000 f810 	bl	80020a0 <HAL_InitTick>
 8002080:	1e03      	subs	r3, r0, #0
 8002082:	d003      	beq.n	800208c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002084:	1dfb      	adds	r3, r7, #7
 8002086:	2201      	movs	r2, #1
 8002088:	701a      	strb	r2, [r3, #0]
 800208a:	e001      	b.n	8002090 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800208c:	f7ff feba 	bl	8001e04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002090:	1dfb      	adds	r3, r7, #7
 8002092:	781b      	ldrb	r3, [r3, #0]
}
 8002094:	0018      	movs	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	b002      	add	sp, #8
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40022000 	.word	0x40022000

080020a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a0:	b590      	push	{r4, r7, lr}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020a8:	230f      	movs	r3, #15
 80020aa:	18fb      	adds	r3, r7, r3
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80020b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002128 <HAL_InitTick+0x88>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d02b      	beq.n	8002110 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80020b8:	4b1c      	ldr	r3, [pc, #112]	@ (800212c <HAL_InitTick+0x8c>)
 80020ba:	681c      	ldr	r4, [r3, #0]
 80020bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002128 <HAL_InitTick+0x88>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	0019      	movs	r1, r3
 80020c2:	23fa      	movs	r3, #250	@ 0xfa
 80020c4:	0098      	lsls	r0, r3, #2
 80020c6:	f7fe f823 	bl	8000110 <__udivsi3>
 80020ca:	0003      	movs	r3, r0
 80020cc:	0019      	movs	r1, r3
 80020ce:	0020      	movs	r0, r4
 80020d0:	f7fe f81e 	bl	8000110 <__udivsi3>
 80020d4:	0003      	movs	r3, r0
 80020d6:	0018      	movs	r0, r3
 80020d8:	f001 f951 	bl	800337e <HAL_SYSTICK_Config>
 80020dc:	1e03      	subs	r3, r0, #0
 80020de:	d112      	bne.n	8002106 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d80a      	bhi.n	80020fc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	2301      	movs	r3, #1
 80020ea:	425b      	negs	r3, r3
 80020ec:	2200      	movs	r2, #0
 80020ee:	0018      	movs	r0, r3
 80020f0:	f001 f930 	bl	8003354 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002130 <HAL_InitTick+0x90>)
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	e00d      	b.n	8002118 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80020fc:	230f      	movs	r3, #15
 80020fe:	18fb      	adds	r3, r7, r3
 8002100:	2201      	movs	r2, #1
 8002102:	701a      	strb	r2, [r3, #0]
 8002104:	e008      	b.n	8002118 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002106:	230f      	movs	r3, #15
 8002108:	18fb      	adds	r3, r7, r3
 800210a:	2201      	movs	r2, #1
 800210c:	701a      	strb	r2, [r3, #0]
 800210e:	e003      	b.n	8002118 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002110:	230f      	movs	r3, #15
 8002112:	18fb      	adds	r3, r7, r3
 8002114:	2201      	movs	r2, #1
 8002116:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002118:	230f      	movs	r3, #15
 800211a:	18fb      	adds	r3, r7, r3
 800211c:	781b      	ldrb	r3, [r3, #0]
}
 800211e:	0018      	movs	r0, r3
 8002120:	46bd      	mov	sp, r7
 8002122:	b005      	add	sp, #20
 8002124:	bd90      	pop	{r4, r7, pc}
 8002126:	46c0      	nop			@ (mov r8, r8)
 8002128:	20000020 	.word	0x20000020
 800212c:	20000018 	.word	0x20000018
 8002130:	2000001c 	.word	0x2000001c

08002134 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002138:	4b05      	ldr	r3, [pc, #20]	@ (8002150 <HAL_IncTick+0x1c>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	001a      	movs	r2, r3
 800213e:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <HAL_IncTick+0x20>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	18d2      	adds	r2, r2, r3
 8002144:	4b03      	ldr	r3, [pc, #12]	@ (8002154 <HAL_IncTick+0x20>)
 8002146:	601a      	str	r2, [r3, #0]
}
 8002148:	46c0      	nop			@ (mov r8, r8)
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	46c0      	nop			@ (mov r8, r8)
 8002150:	20000020 	.word	0x20000020
 8002154:	2000015c 	.word	0x2000015c

08002158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  return uwTick;
 800215c:	4b02      	ldr	r3, [pc, #8]	@ (8002168 <HAL_GetTick+0x10>)
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	0018      	movs	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	2000015c 	.word	0x2000015c

0800216c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b084      	sub	sp, #16
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002174:	f7ff fff0 	bl	8002158 <HAL_GetTick>
 8002178:	0003      	movs	r3, r0
 800217a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	3301      	adds	r3, #1
 8002184:	d005      	beq.n	8002192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002186:	4b0a      	ldr	r3, [pc, #40]	@ (80021b0 <HAL_Delay+0x44>)
 8002188:	781b      	ldrb	r3, [r3, #0]
 800218a:	001a      	movs	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	189b      	adds	r3, r3, r2
 8002190:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002192:	46c0      	nop			@ (mov r8, r8)
 8002194:	f7ff ffe0 	bl	8002158 <HAL_GetTick>
 8002198:	0002      	movs	r2, r0
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d8f7      	bhi.n	8002194 <HAL_Delay+0x28>
  {
  }
}
 80021a4:	46c0      	nop			@ (mov r8, r8)
 80021a6:	46c0      	nop			@ (mov r8, r8)
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b004      	add	sp, #16
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	20000020 	.word	0x20000020

080021b4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a05      	ldr	r2, [pc, #20]	@ (80021d8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80021c4:	401a      	ands	r2, r3
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	431a      	orrs	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	601a      	str	r2, [r3, #0]
}
 80021ce:	46c0      	nop			@ (mov r8, r8)
 80021d0:	46bd      	mov	sp, r7
 80021d2:	b002      	add	sp, #8
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	46c0      	nop			@ (mov r8, r8)
 80021d8:	fe3fffff 	.word	0xfe3fffff

080021dc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	23e0      	movs	r3, #224	@ 0xe0
 80021ea:	045b      	lsls	r3, r3, #17
 80021ec:	4013      	ands	r3, r2
}
 80021ee:	0018      	movs	r0, r3
 80021f0:	46bd      	mov	sp, r7
 80021f2:	b002      	add	sp, #8
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b084      	sub	sp, #16
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	60f8      	str	r0, [r7, #12]
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	68ba      	ldr	r2, [r7, #8]
 8002208:	2104      	movs	r1, #4
 800220a:	400a      	ands	r2, r1
 800220c:	2107      	movs	r1, #7
 800220e:	4091      	lsls	r1, r2
 8002210:	000a      	movs	r2, r1
 8002212:	43d2      	mvns	r2, r2
 8002214:	401a      	ands	r2, r3
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	2104      	movs	r1, #4
 800221a:	400b      	ands	r3, r1
 800221c:	6879      	ldr	r1, [r7, #4]
 800221e:	4099      	lsls	r1, r3
 8002220:	000b      	movs	r3, r1
 8002222:	431a      	orrs	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002228:	46c0      	nop			@ (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b004      	add	sp, #16
 800222e:	bd80      	pop	{r7, pc}

08002230 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	2104      	movs	r1, #4
 8002242:	400a      	ands	r2, r1
 8002244:	2107      	movs	r1, #7
 8002246:	4091      	lsls	r1, r2
 8002248:	000a      	movs	r2, r1
 800224a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	2104      	movs	r1, #4
 8002250:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002252:	40da      	lsrs	r2, r3
 8002254:	0013      	movs	r3, r2
}
 8002256:	0018      	movs	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	b002      	add	sp, #8
 800225c:	bd80      	pop	{r7, pc}

0800225e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b082      	sub	sp, #8
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	23c0      	movs	r3, #192	@ 0xc0
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	4013      	ands	r3, r2
 8002270:	d101      	bne.n	8002276 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002272:	2301      	movs	r3, #1
 8002274:	e000      	b.n	8002278 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002276:	2300      	movs	r3, #0
}
 8002278:	0018      	movs	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	b002      	add	sp, #8
 800227e:	bd80      	pop	{r7, pc}

08002280 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002290:	68ba      	ldr	r2, [r7, #8]
 8002292:	211f      	movs	r1, #31
 8002294:	400a      	ands	r2, r1
 8002296:	210f      	movs	r1, #15
 8002298:	4091      	lsls	r1, r2
 800229a:	000a      	movs	r2, r1
 800229c:	43d2      	mvns	r2, r2
 800229e:	401a      	ands	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	0e9b      	lsrs	r3, r3, #26
 80022a4:	210f      	movs	r1, #15
 80022a6:	4019      	ands	r1, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	201f      	movs	r0, #31
 80022ac:	4003      	ands	r3, r0
 80022ae:	4099      	lsls	r1, r3
 80022b0:	000b      	movs	r3, r1
 80022b2:	431a      	orrs	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022b8:	46c0      	nop			@ (mov r8, r8)
 80022ba:	46bd      	mov	sp, r7
 80022bc:	b004      	add	sp, #16
 80022be:	bd80      	pop	{r7, pc}

080022c0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	035b      	lsls	r3, r3, #13
 80022d2:	0b5b      	lsrs	r3, r3, #13
 80022d4:	431a      	orrs	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022da:	46c0      	nop			@ (mov r8, r8)
 80022dc:	46bd      	mov	sp, r7
 80022de:	b002      	add	sp, #8
 80022e0:	bd80      	pop	{r7, pc}

080022e2 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80022e2:	b580      	push	{r7, lr}
 80022e4:	b082      	sub	sp, #8
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f0:	683a      	ldr	r2, [r7, #0]
 80022f2:	0352      	lsls	r2, r2, #13
 80022f4:	0b52      	lsrs	r2, r2, #13
 80022f6:	43d2      	mvns	r2, r2
 80022f8:	401a      	ands	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80022fe:	46c0      	nop			@ (mov r8, r8)
 8002300:	46bd      	mov	sp, r7
 8002302:	b002      	add	sp, #8
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	695b      	ldr	r3, [r3, #20]
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	0212      	lsls	r2, r2, #8
 800231c:	43d2      	mvns	r2, r2
 800231e:	401a      	ands	r2, r3
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	021b      	lsls	r3, r3, #8
 8002324:	6879      	ldr	r1, [r7, #4]
 8002326:	400b      	ands	r3, r1
 8002328:	4904      	ldr	r1, [pc, #16]	@ (800233c <LL_ADC_SetChannelSamplingTime+0x34>)
 800232a:	400b      	ands	r3, r1
 800232c:	431a      	orrs	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002332:	46c0      	nop			@ (mov r8, r8)
 8002334:	46bd      	mov	sp, r7
 8002336:	b004      	add	sp, #16
 8002338:	bd80      	pop	{r7, pc}
 800233a:	46c0      	nop			@ (mov r8, r8)
 800233c:	07ffff00 	.word	0x07ffff00

08002340 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	689b      	ldr	r3, [r3, #8]
 800234c:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <LL_ADC_EnableInternalRegulator+0x24>)
 800234e:	4013      	ands	r3, r2
 8002350:	2280      	movs	r2, #128	@ 0x80
 8002352:	0552      	lsls	r2, r2, #21
 8002354:	431a      	orrs	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	46bd      	mov	sp, r7
 800235e:	b002      	add	sp, #8
 8002360:	bd80      	pop	{r7, pc}
 8002362:	46c0      	nop			@ (mov r8, r8)
 8002364:	6fffffe8 	.word	0x6fffffe8

08002368 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	2380      	movs	r3, #128	@ 0x80
 8002376:	055b      	lsls	r3, r3, #21
 8002378:	401a      	ands	r2, r3
 800237a:	2380      	movs	r3, #128	@ 0x80
 800237c:	055b      	lsls	r3, r3, #21
 800237e:	429a      	cmp	r2, r3
 8002380:	d101      	bne.n	8002386 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002386:	2300      	movs	r3, #0
}
 8002388:	0018      	movs	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	b002      	add	sp, #8
 800238e:	bd80      	pop	{r7, pc}

08002390 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	4a04      	ldr	r2, [pc, #16]	@ (80023b0 <LL_ADC_Enable+0x20>)
 800239e:	4013      	ands	r3, r2
 80023a0:	2201      	movs	r2, #1
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80023a8:	46c0      	nop			@ (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b002      	add	sp, #8
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	7fffffe8 	.word	0x7fffffe8

080023b4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	4a04      	ldr	r2, [pc, #16]	@ (80023d4 <LL_ADC_Disable+0x20>)
 80023c2:	4013      	ands	r3, r2
 80023c4:	2202      	movs	r2, #2
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80023cc:	46c0      	nop			@ (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	b002      	add	sp, #8
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	7fffffe8 	.word	0x7fffffe8

080023d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	2201      	movs	r2, #1
 80023e6:	4013      	ands	r3, r2
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <LL_ADC_IsEnabled+0x18>
 80023ec:	2301      	movs	r3, #1
 80023ee:	e000      	b.n	80023f2 <LL_ADC_IsEnabled+0x1a>
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	0018      	movs	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	b002      	add	sp, #8
 80023f8:	bd80      	pop	{r7, pc}

080023fa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b082      	sub	sp, #8
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	2202      	movs	r2, #2
 8002408:	4013      	ands	r3, r2
 800240a:	2b02      	cmp	r3, #2
 800240c:	d101      	bne.n	8002412 <LL_ADC_IsDisableOngoing+0x18>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <LL_ADC_IsDisableOngoing+0x1a>
 8002412:	2300      	movs	r3, #0
}
 8002414:	0018      	movs	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	b002      	add	sp, #8
 800241a:	bd80      	pop	{r7, pc}

0800241c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	4a04      	ldr	r2, [pc, #16]	@ (800243c <LL_ADC_REG_StartConversion+0x20>)
 800242a:	4013      	ands	r3, r2
 800242c:	2204      	movs	r2, #4
 800242e:	431a      	orrs	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002434:	46c0      	nop			@ (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}
 800243c:	7fffffe8 	.word	0x7fffffe8

08002440 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	2204      	movs	r2, #4
 800244e:	4013      	ands	r3, r2
 8002450:	2b04      	cmp	r3, #4
 8002452:	d101      	bne.n	8002458 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002458:	2300      	movs	r3, #0
}
 800245a:	0018      	movs	r0, r3
 800245c:	46bd      	mov	sp, r7
 800245e:	b002      	add	sp, #8
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b088      	sub	sp, #32
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800246c:	231f      	movs	r3, #31
 800246e:	18fb      	adds	r3, r7, r3
 8002470:	2200      	movs	r2, #0
 8002472:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002474:	2300      	movs	r3, #0
 8002476:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e17f      	b.n	800278a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10a      	bne.n	80024a8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	0018      	movs	r0, r3
 8002496:	f7ff fcd9 	bl	8001e4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2254      	movs	r2, #84	@ 0x54
 80024a4:	2100      	movs	r1, #0
 80024a6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0018      	movs	r0, r3
 80024ae:	f7ff ff5b 	bl	8002368 <LL_ADC_IsInternalRegulatorEnabled>
 80024b2:	1e03      	subs	r3, r0, #0
 80024b4:	d115      	bne.n	80024e2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	0018      	movs	r0, r3
 80024bc:	f7ff ff40 	bl	8002340 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024c0:	4bb4      	ldr	r3, [pc, #720]	@ (8002794 <HAL_ADC_Init+0x330>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	49b4      	ldr	r1, [pc, #720]	@ (8002798 <HAL_ADC_Init+0x334>)
 80024c6:	0018      	movs	r0, r3
 80024c8:	f7fd fe22 	bl	8000110 <__udivsi3>
 80024cc:	0003      	movs	r3, r0
 80024ce:	3301      	adds	r3, #1
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024d4:	e002      	b.n	80024dc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	3b01      	subs	r3, #1
 80024da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d1f9      	bne.n	80024d6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	0018      	movs	r0, r3
 80024e8:	f7ff ff3e 	bl	8002368 <LL_ADC_IsInternalRegulatorEnabled>
 80024ec:	1e03      	subs	r3, r0, #0
 80024ee:	d10f      	bne.n	8002510 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f4:	2210      	movs	r2, #16
 80024f6:	431a      	orrs	r2, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002500:	2201      	movs	r2, #1
 8002502:	431a      	orrs	r2, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002508:	231f      	movs	r3, #31
 800250a:	18fb      	adds	r3, r7, r3
 800250c:	2201      	movs	r2, #1
 800250e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	0018      	movs	r0, r3
 8002516:	f7ff ff93 	bl	8002440 <LL_ADC_REG_IsConversionOngoing>
 800251a:	0003      	movs	r3, r0
 800251c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002522:	2210      	movs	r2, #16
 8002524:	4013      	ands	r3, r2
 8002526:	d000      	beq.n	800252a <HAL_ADC_Init+0xc6>
 8002528:	e122      	b.n	8002770 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d000      	beq.n	8002532 <HAL_ADC_Init+0xce>
 8002530:	e11e      	b.n	8002770 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002536:	4a99      	ldr	r2, [pc, #612]	@ (800279c <HAL_ADC_Init+0x338>)
 8002538:	4013      	ands	r3, r2
 800253a:	2202      	movs	r2, #2
 800253c:	431a      	orrs	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	0018      	movs	r0, r3
 8002548:	f7ff ff46 	bl	80023d8 <LL_ADC_IsEnabled>
 800254c:	1e03      	subs	r3, r0, #0
 800254e:	d000      	beq.n	8002552 <HAL_ADC_Init+0xee>
 8002550:	e0ad      	b.n	80026ae <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	7e1b      	ldrb	r3, [r3, #24]
 800255a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800255c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	7e5b      	ldrb	r3, [r3, #25]
 8002562:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002564:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	7e9b      	ldrb	r3, [r3, #26]
 800256a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800256c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	2b00      	cmp	r3, #0
 8002574:	d002      	beq.n	800257c <HAL_ADC_Init+0x118>
 8002576:	2380      	movs	r3, #128	@ 0x80
 8002578:	015b      	lsls	r3, r3, #5
 800257a:	e000      	b.n	800257e <HAL_ADC_Init+0x11a>
 800257c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800257e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002584:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	2b00      	cmp	r3, #0
 800258c:	da04      	bge.n	8002598 <HAL_ADC_Init+0x134>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	085b      	lsrs	r3, r3, #1
 8002596:	e001      	b.n	800259c <HAL_ADC_Init+0x138>
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800259c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	212c      	movs	r1, #44	@ 0x2c
 80025a2:	5c5b      	ldrb	r3, [r3, r1]
 80025a4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80025a6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2220      	movs	r2, #32
 80025b2:	5c9b      	ldrb	r3, [r3, r2]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d115      	bne.n	80025e4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	7e9b      	ldrb	r3, [r3, #26]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d105      	bne.n	80025cc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	2280      	movs	r2, #128	@ 0x80
 80025c4:	0252      	lsls	r2, r2, #9
 80025c6:	4313      	orrs	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
 80025ca:	e00b      	b.n	80025e4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025d0:	2220      	movs	r2, #32
 80025d2:	431a      	orrs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025dc:	2201      	movs	r2, #1
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d00a      	beq.n	8002602 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025f0:	23e0      	movs	r3, #224	@ 0xe0
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80025fa:	4313      	orrs	r3, r2
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	4313      	orrs	r3, r2
 8002600:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	4a65      	ldr	r2, [pc, #404]	@ (80027a0 <HAL_ADC_Init+0x33c>)
 800260a:	4013      	ands	r3, r2
 800260c:	0019      	movs	r1, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	430a      	orrs	r2, r1
 8002616:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	0f9b      	lsrs	r3, r3, #30
 800261e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002624:	4313      	orrs	r3, r2
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4313      	orrs	r3, r2
 800262a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	223c      	movs	r2, #60	@ 0x3c
 8002630:	5c9b      	ldrb	r3, [r3, r2]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d111      	bne.n	800265a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	0f9b      	lsrs	r3, r3, #30
 800263c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002642:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8002648:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800264e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	4313      	orrs	r3, r2
 8002654:	2201      	movs	r2, #1
 8002656:	4313      	orrs	r3, r2
 8002658:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	4a50      	ldr	r2, [pc, #320]	@ (80027a4 <HAL_ADC_Init+0x340>)
 8002662:	4013      	ands	r3, r2
 8002664:	0019      	movs	r1, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	430a      	orrs	r2, r1
 800266e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	23c0      	movs	r3, #192	@ 0xc0
 8002676:	061b      	lsls	r3, r3, #24
 8002678:	429a      	cmp	r2, r3
 800267a:	d018      	beq.n	80026ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002680:	2380      	movs	r3, #128	@ 0x80
 8002682:	05db      	lsls	r3, r3, #23
 8002684:	429a      	cmp	r2, r3
 8002686:	d012      	beq.n	80026ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800268c:	2380      	movs	r3, #128	@ 0x80
 800268e:	061b      	lsls	r3, r3, #24
 8002690:	429a      	cmp	r2, r3
 8002692:	d00c      	beq.n	80026ae <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8002694:	4b44      	ldr	r3, [pc, #272]	@ (80027a8 <HAL_ADC_Init+0x344>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a44      	ldr	r2, [pc, #272]	@ (80027ac <HAL_ADC_Init+0x348>)
 800269a:	4013      	ands	r3, r2
 800269c:	0019      	movs	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	23f0      	movs	r3, #240	@ 0xf0
 80026a4:	039b      	lsls	r3, r3, #14
 80026a6:	401a      	ands	r2, r3
 80026a8:	4b3f      	ldr	r3, [pc, #252]	@ (80027a8 <HAL_ADC_Init+0x344>)
 80026aa:	430a      	orrs	r2, r1
 80026ac:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6818      	ldr	r0, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026b6:	001a      	movs	r2, r3
 80026b8:	2100      	movs	r1, #0
 80026ba:	f7ff fd9c 	bl	80021f6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6818      	ldr	r0, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c6:	493a      	ldr	r1, [pc, #232]	@ (80027b0 <HAL_ADC_Init+0x34c>)
 80026c8:	001a      	movs	r2, r3
 80026ca:	f7ff fd94 	bl	80021f6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d109      	bne.n	80026ea <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2110      	movs	r1, #16
 80026e2:	4249      	negs	r1, r1
 80026e4:	430a      	orrs	r2, r1
 80026e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80026e8:	e018      	b.n	800271c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691a      	ldr	r2, [r3, #16]
 80026ee:	2380      	movs	r3, #128	@ 0x80
 80026f0:	039b      	lsls	r3, r3, #14
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d112      	bne.n	800271c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	69db      	ldr	r3, [r3, #28]
 8002700:	3b01      	subs	r3, #1
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	221c      	movs	r2, #28
 8002706:	4013      	ands	r3, r2
 8002708:	2210      	movs	r2, #16
 800270a:	4252      	negs	r2, r2
 800270c:	409a      	lsls	r2, r3
 800270e:	0011      	movs	r1, r2
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2100      	movs	r1, #0
 8002722:	0018      	movs	r0, r3
 8002724:	f7ff fd84 	bl	8002230 <LL_ADC_GetSamplingTimeCommonChannels>
 8002728:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800272e:	429a      	cmp	r2, r3
 8002730:	d10b      	bne.n	800274a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273c:	2203      	movs	r2, #3
 800273e:	4393      	bics	r3, r2
 8002740:	2201      	movs	r2, #1
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002748:	e01c      	b.n	8002784 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800274e:	2212      	movs	r2, #18
 8002750:	4393      	bics	r3, r2
 8002752:	2210      	movs	r2, #16
 8002754:	431a      	orrs	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800275e:	2201      	movs	r2, #1
 8002760:	431a      	orrs	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8002766:	231f      	movs	r3, #31
 8002768:	18fb      	adds	r3, r7, r3
 800276a:	2201      	movs	r2, #1
 800276c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800276e:	e009      	b.n	8002784 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002774:	2210      	movs	r2, #16
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800277c:	231f      	movs	r3, #31
 800277e:	18fb      	adds	r3, r7, r3
 8002780:	2201      	movs	r2, #1
 8002782:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002784:	231f      	movs	r3, #31
 8002786:	18fb      	adds	r3, r7, r3
 8002788:	781b      	ldrb	r3, [r3, #0]
}
 800278a:	0018      	movs	r0, r3
 800278c:	46bd      	mov	sp, r7
 800278e:	b008      	add	sp, #32
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			@ (mov r8, r8)
 8002794:	20000018 	.word	0x20000018
 8002798:	00030d40 	.word	0x00030d40
 800279c:	fffffefd 	.word	0xfffffefd
 80027a0:	ffde0201 	.word	0xffde0201
 80027a4:	1ffffc02 	.word	0x1ffffc02
 80027a8:	40012708 	.word	0x40012708
 80027ac:	ffc3ffff 	.word	0xffc3ffff
 80027b0:	07ffff04 	.word	0x07ffff04

080027b4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80027b4:	b5b0      	push	{r4, r5, r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	0018      	movs	r0, r3
 80027c2:	f7ff fe3d 	bl	8002440 <LL_ADC_REG_IsConversionOngoing>
 80027c6:	1e03      	subs	r3, r0, #0
 80027c8:	d135      	bne.n	8002836 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2254      	movs	r2, #84	@ 0x54
 80027ce:	5c9b      	ldrb	r3, [r3, r2]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d101      	bne.n	80027d8 <HAL_ADC_Start+0x24>
 80027d4:	2302      	movs	r3, #2
 80027d6:	e035      	b.n	8002844 <HAL_ADC_Start+0x90>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2254      	movs	r2, #84	@ 0x54
 80027dc:	2101      	movs	r1, #1
 80027de:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80027e0:	250f      	movs	r5, #15
 80027e2:	197c      	adds	r4, r7, r5
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	0018      	movs	r0, r3
 80027e8:	f000 faaa 	bl	8002d40 <ADC_Enable>
 80027ec:	0003      	movs	r3, r0
 80027ee:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80027f0:	197b      	adds	r3, r7, r5
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d119      	bne.n	800282c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027fc:	4a13      	ldr	r2, [pc, #76]	@ (800284c <HAL_ADC_Start+0x98>)
 80027fe:	4013      	ands	r3, r2
 8002800:	2280      	movs	r2, #128	@ 0x80
 8002802:	0052      	lsls	r2, r2, #1
 8002804:	431a      	orrs	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	221c      	movs	r2, #28
 8002816:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2254      	movs	r2, #84	@ 0x54
 800281c:	2100      	movs	r1, #0
 800281e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	0018      	movs	r0, r3
 8002826:	f7ff fdf9 	bl	800241c <LL_ADC_REG_StartConversion>
 800282a:	e008      	b.n	800283e <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2254      	movs	r2, #84	@ 0x54
 8002830:	2100      	movs	r1, #0
 8002832:	5499      	strb	r1, [r3, r2]
 8002834:	e003      	b.n	800283e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002836:	230f      	movs	r3, #15
 8002838:	18fb      	adds	r3, r7, r3
 800283a:	2202      	movs	r2, #2
 800283c:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800283e:	230f      	movs	r3, #15
 8002840:	18fb      	adds	r3, r7, r3
 8002842:	781b      	ldrb	r3, [r3, #0]
}
 8002844:	0018      	movs	r0, r3
 8002846:	46bd      	mov	sp, r7
 8002848:	b004      	add	sp, #16
 800284a:	bdb0      	pop	{r4, r5, r7, pc}
 800284c:	fffff0fe 	.word	0xfffff0fe

08002850 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	2b08      	cmp	r3, #8
 8002860:	d102      	bne.n	8002868 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8002862:	2308      	movs	r3, #8
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	e00f      	b.n	8002888 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	2201      	movs	r2, #1
 8002870:	4013      	ands	r3, r2
 8002872:	d007      	beq.n	8002884 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002878:	2220      	movs	r2, #32
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e072      	b.n	800296a <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8002884:	2304      	movs	r3, #4
 8002886:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002888:	f7ff fc66 	bl	8002158 <HAL_GetTick>
 800288c:	0003      	movs	r3, r0
 800288e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8002890:	e01f      	b.n	80028d2 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	3301      	adds	r3, #1
 8002896:	d01c      	beq.n	80028d2 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002898:	f7ff fc5e 	bl	8002158 <HAL_GetTick>
 800289c:	0002      	movs	r2, r0
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d302      	bcc.n	80028ae <HAL_ADC_PollForConversion+0x5e>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d111      	bne.n	80028d2 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4013      	ands	r3, r2
 80028b8:	d10b      	bne.n	80028d2 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028be:	2204      	movs	r2, #4
 80028c0:	431a      	orrs	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2254      	movs	r2, #84	@ 0x54
 80028ca:	2100      	movs	r1, #0
 80028cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e04b      	b.n	800296a <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68fa      	ldr	r2, [r7, #12]
 80028da:	4013      	ands	r3, r2
 80028dc:	d0d9      	beq.n	8002892 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028e2:	2280      	movs	r2, #128	@ 0x80
 80028e4:	0092      	lsls	r2, r2, #2
 80028e6:	431a      	orrs	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	0018      	movs	r0, r3
 80028f2:	f7ff fcb4 	bl	800225e <LL_ADC_REG_IsTriggerSourceSWStart>
 80028f6:	1e03      	subs	r3, r0, #0
 80028f8:	d02e      	beq.n	8002958 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	7e9b      	ldrb	r3, [r3, #26]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d12a      	bne.n	8002958 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2208      	movs	r2, #8
 800290a:	4013      	ands	r3, r2
 800290c:	2b08      	cmp	r3, #8
 800290e:	d123      	bne.n	8002958 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	0018      	movs	r0, r3
 8002916:	f7ff fd93 	bl	8002440 <LL_ADC_REG_IsConversionOngoing>
 800291a:	1e03      	subs	r3, r0, #0
 800291c:	d110      	bne.n	8002940 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	685a      	ldr	r2, [r3, #4]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	210c      	movs	r1, #12
 800292a:	438a      	bics	r2, r1
 800292c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002932:	4a10      	ldr	r2, [pc, #64]	@ (8002974 <HAL_ADC_PollForConversion+0x124>)
 8002934:	4013      	ands	r3, r2
 8002936:	2201      	movs	r2, #1
 8002938:	431a      	orrs	r2, r3
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	659a      	str	r2, [r3, #88]	@ 0x58
 800293e:	e00b      	b.n	8002958 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002944:	2220      	movs	r2, #32
 8002946:	431a      	orrs	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002950:	2201      	movs	r2, #1
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	7e1b      	ldrb	r3, [r3, #24]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d103      	bne.n	8002968 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	220c      	movs	r2, #12
 8002966:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	0018      	movs	r0, r3
 800296c:	46bd      	mov	sp, r7
 800296e:	b004      	add	sp, #16
 8002970:	bd80      	pop	{r7, pc}
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	fffffefe 	.word	0xfffffefe

08002978 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002986:	0018      	movs	r0, r3
 8002988:	46bd      	mov	sp, r7
 800298a:	b002      	add	sp, #8
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800299a:	2317      	movs	r3, #23
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2254      	movs	r2, #84	@ 0x54
 80029aa:	5c9b      	ldrb	r3, [r3, r2]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x24>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e1c0      	b.n	8002d36 <HAL_ADC_ConfigChannel+0x3a6>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2254      	movs	r2, #84	@ 0x54
 80029b8:	2101      	movs	r1, #1
 80029ba:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	0018      	movs	r0, r3
 80029c2:	f7ff fd3d 	bl	8002440 <LL_ADC_REG_IsConversionOngoing>
 80029c6:	1e03      	subs	r3, r0, #0
 80029c8:	d000      	beq.n	80029cc <HAL_ADC_ConfigChannel+0x3c>
 80029ca:	e1a3      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d100      	bne.n	80029d6 <HAL_ADC_ConfigChannel+0x46>
 80029d4:	e143      	b.n	8002c5e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	691a      	ldr	r2, [r3, #16]
 80029da:	2380      	movs	r3, #128	@ 0x80
 80029dc:	061b      	lsls	r3, r3, #24
 80029de:	429a      	cmp	r2, r3
 80029e0:	d004      	beq.n	80029ec <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80029e6:	4ac1      	ldr	r2, [pc, #772]	@ (8002cec <HAL_ADC_ConfigChannel+0x35c>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d108      	bne.n	80029fe <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	0019      	movs	r1, r3
 80029f6:	0010      	movs	r0, r2
 80029f8:	f7ff fc62 	bl	80022c0 <LL_ADC_REG_SetSequencerChAdd>
 80029fc:	e0c9      	b.n	8002b92 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	211f      	movs	r1, #31
 8002a08:	400b      	ands	r3, r1
 8002a0a:	210f      	movs	r1, #15
 8002a0c:	4099      	lsls	r1, r3
 8002a0e:	000b      	movs	r3, r1
 8002a10:	43db      	mvns	r3, r3
 8002a12:	4013      	ands	r3, r2
 8002a14:	0019      	movs	r1, r3
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	035b      	lsls	r3, r3, #13
 8002a1c:	0b5b      	lsrs	r3, r3, #13
 8002a1e:	d105      	bne.n	8002a2c <HAL_ADC_ConfigChannel+0x9c>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	0e9b      	lsrs	r3, r3, #26
 8002a26:	221f      	movs	r2, #31
 8002a28:	4013      	ands	r3, r2
 8002a2a:	e098      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2201      	movs	r2, #1
 8002a32:	4013      	ands	r3, r2
 8002a34:	d000      	beq.n	8002a38 <HAL_ADC_ConfigChannel+0xa8>
 8002a36:	e091      	b.n	8002b5c <HAL_ADC_ConfigChannel+0x1cc>
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d000      	beq.n	8002a44 <HAL_ADC_ConfigChannel+0xb4>
 8002a42:	e089      	b.n	8002b58 <HAL_ADC_ConfigChannel+0x1c8>
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2204      	movs	r2, #4
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	d000      	beq.n	8002a50 <HAL_ADC_ConfigChannel+0xc0>
 8002a4e:	e081      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x1c4>
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2208      	movs	r2, #8
 8002a56:	4013      	ands	r3, r2
 8002a58:	d000      	beq.n	8002a5c <HAL_ADC_ConfigChannel+0xcc>
 8002a5a:	e079      	b.n	8002b50 <HAL_ADC_ConfigChannel+0x1c0>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2210      	movs	r2, #16
 8002a62:	4013      	ands	r3, r2
 8002a64:	d000      	beq.n	8002a68 <HAL_ADC_ConfigChannel+0xd8>
 8002a66:	e071      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x1bc>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2220      	movs	r2, #32
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d000      	beq.n	8002a74 <HAL_ADC_ConfigChannel+0xe4>
 8002a72:	e069      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x1b8>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2240      	movs	r2, #64	@ 0x40
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	d000      	beq.n	8002a80 <HAL_ADC_ConfigChannel+0xf0>
 8002a7e:	e061      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x1b4>
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2280      	movs	r2, #128	@ 0x80
 8002a86:	4013      	ands	r3, r2
 8002a88:	d000      	beq.n	8002a8c <HAL_ADC_ConfigChannel+0xfc>
 8002a8a:	e059      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x1b0>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	2380      	movs	r3, #128	@ 0x80
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	4013      	ands	r3, r2
 8002a96:	d151      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x1ac>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	2380      	movs	r3, #128	@ 0x80
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	d149      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x1a8>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	2380      	movs	r3, #128	@ 0x80
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	4013      	ands	r3, r2
 8002aae:	d141      	bne.n	8002b34 <HAL_ADC_ConfigChannel+0x1a4>
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	2380      	movs	r3, #128	@ 0x80
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	4013      	ands	r3, r2
 8002aba:	d139      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x1a0>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	2380      	movs	r3, #128	@ 0x80
 8002ac2:	015b      	lsls	r3, r3, #5
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d131      	bne.n	8002b2c <HAL_ADC_ConfigChannel+0x19c>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	2380      	movs	r3, #128	@ 0x80
 8002ace:	019b      	lsls	r3, r3, #6
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d129      	bne.n	8002b28 <HAL_ADC_ConfigChannel+0x198>
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	2380      	movs	r3, #128	@ 0x80
 8002ada:	01db      	lsls	r3, r3, #7
 8002adc:	4013      	ands	r3, r2
 8002ade:	d121      	bne.n	8002b24 <HAL_ADC_ConfigChannel+0x194>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	2380      	movs	r3, #128	@ 0x80
 8002ae6:	021b      	lsls	r3, r3, #8
 8002ae8:	4013      	ands	r3, r2
 8002aea:	d119      	bne.n	8002b20 <HAL_ADC_ConfigChannel+0x190>
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	2380      	movs	r3, #128	@ 0x80
 8002af2:	025b      	lsls	r3, r3, #9
 8002af4:	4013      	ands	r3, r2
 8002af6:	d111      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x18c>
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	2380      	movs	r3, #128	@ 0x80
 8002afe:	029b      	lsls	r3, r3, #10
 8002b00:	4013      	ands	r3, r2
 8002b02:	d109      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x188>
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	2380      	movs	r3, #128	@ 0x80
 8002b0a:	02db      	lsls	r3, r3, #11
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	d001      	beq.n	8002b14 <HAL_ADC_ConfigChannel+0x184>
 8002b10:	2312      	movs	r3, #18
 8002b12:	e024      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b14:	2300      	movs	r3, #0
 8002b16:	e022      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b18:	2311      	movs	r3, #17
 8002b1a:	e020      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b1c:	2310      	movs	r3, #16
 8002b1e:	e01e      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b20:	230f      	movs	r3, #15
 8002b22:	e01c      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b24:	230e      	movs	r3, #14
 8002b26:	e01a      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b28:	230d      	movs	r3, #13
 8002b2a:	e018      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b2c:	230c      	movs	r3, #12
 8002b2e:	e016      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b30:	230b      	movs	r3, #11
 8002b32:	e014      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b34:	230a      	movs	r3, #10
 8002b36:	e012      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b38:	2309      	movs	r3, #9
 8002b3a:	e010      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b3c:	2308      	movs	r3, #8
 8002b3e:	e00e      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b40:	2307      	movs	r3, #7
 8002b42:	e00c      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b44:	2306      	movs	r3, #6
 8002b46:	e00a      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b48:	2305      	movs	r3, #5
 8002b4a:	e008      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b4c:	2304      	movs	r3, #4
 8002b4e:	e006      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b50:	2303      	movs	r3, #3
 8002b52:	e004      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b54:	2302      	movs	r3, #2
 8002b56:	e002      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e000      	b.n	8002b5e <HAL_ADC_ConfigChannel+0x1ce>
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	6852      	ldr	r2, [r2, #4]
 8002b62:	201f      	movs	r0, #31
 8002b64:	4002      	ands	r2, r0
 8002b66:	4093      	lsls	r3, r2
 8002b68:	000a      	movs	r2, r1
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	089b      	lsrs	r3, r3, #2
 8002b76:	1c5a      	adds	r2, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d808      	bhi.n	8002b92 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6818      	ldr	r0, [r3, #0]
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	6859      	ldr	r1, [r3, #4]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	001a      	movs	r2, r3
 8002b8e:	f7ff fb77 	bl	8002280 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6818      	ldr	r0, [r3, #0]
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	6819      	ldr	r1, [r3, #0]
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	001a      	movs	r2, r3
 8002ba0:	f7ff fbb2 	bl	8002308 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	db00      	blt.n	8002bae <HAL_ADC_ConfigChannel+0x21e>
 8002bac:	e0bc      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bae:	4b50      	ldr	r3, [pc, #320]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f7ff fb13 	bl	80021dc <LL_ADC_GetCommonPathInternalCh>
 8002bb6:	0003      	movs	r3, r0
 8002bb8:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a4d      	ldr	r2, [pc, #308]	@ (8002cf4 <HAL_ADC_ConfigChannel+0x364>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d122      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002bc4:	693a      	ldr	r2, [r7, #16]
 8002bc6:	2380      	movs	r3, #128	@ 0x80
 8002bc8:	041b      	lsls	r3, r3, #16
 8002bca:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002bcc:	d11d      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	2280      	movs	r2, #128	@ 0x80
 8002bd2:	0412      	lsls	r2, r2, #16
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	4a46      	ldr	r2, [pc, #280]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002bd8:	0019      	movs	r1, r3
 8002bda:	0010      	movs	r0, r2
 8002bdc:	f7ff faea 	bl	80021b4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002be0:	4b45      	ldr	r3, [pc, #276]	@ (8002cf8 <HAL_ADC_ConfigChannel+0x368>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4945      	ldr	r1, [pc, #276]	@ (8002cfc <HAL_ADC_ConfigChannel+0x36c>)
 8002be6:	0018      	movs	r0, r3
 8002be8:	f7fd fa92 	bl	8000110 <__udivsi3>
 8002bec:	0003      	movs	r3, r0
 8002bee:	1c5a      	adds	r2, r3, #1
 8002bf0:	0013      	movs	r3, r2
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	189b      	adds	r3, r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002bfa:	e002      	b.n	8002c02 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1f9      	bne.n	8002bfc <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c08:	e08e      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a3c      	ldr	r2, [pc, #240]	@ (8002d00 <HAL_ADC_ConfigChannel+0x370>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d10e      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	2380      	movs	r3, #128	@ 0x80
 8002c18:	045b      	lsls	r3, r3, #17
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d109      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	2280      	movs	r2, #128	@ 0x80
 8002c22:	0452      	lsls	r2, r2, #17
 8002c24:	4313      	orrs	r3, r2
 8002c26:	4a32      	ldr	r2, [pc, #200]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002c28:	0019      	movs	r1, r3
 8002c2a:	0010      	movs	r0, r2
 8002c2c:	f7ff fac2 	bl	80021b4 <LL_ADC_SetCommonPathInternalCh>
 8002c30:	e07a      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a33      	ldr	r2, [pc, #204]	@ (8002d04 <HAL_ADC_ConfigChannel+0x374>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d000      	beq.n	8002c3e <HAL_ADC_ConfigChannel+0x2ae>
 8002c3c:	e074      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c3e:	693a      	ldr	r2, [r7, #16]
 8002c40:	2380      	movs	r3, #128	@ 0x80
 8002c42:	03db      	lsls	r3, r3, #15
 8002c44:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002c46:	d000      	beq.n	8002c4a <HAL_ADC_ConfigChannel+0x2ba>
 8002c48:	e06e      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	2280      	movs	r2, #128	@ 0x80
 8002c4e:	03d2      	lsls	r2, r2, #15
 8002c50:	4313      	orrs	r3, r2
 8002c52:	4a27      	ldr	r2, [pc, #156]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002c54:	0019      	movs	r1, r3
 8002c56:	0010      	movs	r0, r2
 8002c58:	f7ff faac 	bl	80021b4 <LL_ADC_SetCommonPathInternalCh>
 8002c5c:	e064      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	691a      	ldr	r2, [r3, #16]
 8002c62:	2380      	movs	r3, #128	@ 0x80
 8002c64:	061b      	lsls	r3, r3, #24
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d004      	beq.n	8002c74 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8002cec <HAL_ADC_ConfigChannel+0x35c>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d107      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	0019      	movs	r1, r3
 8002c7e:	0010      	movs	r0, r2
 8002c80:	f7ff fb2f 	bl	80022e2 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	da4d      	bge.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c8c:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f7ff faa4 	bl	80021dc <LL_ADC_GetCommonPathInternalCh>
 8002c94:	0003      	movs	r3, r0
 8002c96:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a15      	ldr	r2, [pc, #84]	@ (8002cf4 <HAL_ADC_ConfigChannel+0x364>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d108      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	4a18      	ldr	r2, [pc, #96]	@ (8002d08 <HAL_ADC_ConfigChannel+0x378>)
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	4a11      	ldr	r2, [pc, #68]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002caa:	0019      	movs	r1, r3
 8002cac:	0010      	movs	r0, r2
 8002cae:	f7ff fa81 	bl	80021b4 <LL_ADC_SetCommonPathInternalCh>
 8002cb2:	e039      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a11      	ldr	r2, [pc, #68]	@ (8002d00 <HAL_ADC_ConfigChannel+0x370>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d108      	bne.n	8002cd0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	4a12      	ldr	r2, [pc, #72]	@ (8002d0c <HAL_ADC_ConfigChannel+0x37c>)
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	4a0a      	ldr	r2, [pc, #40]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002cc6:	0019      	movs	r1, r3
 8002cc8:	0010      	movs	r0, r2
 8002cca:	f7ff fa73 	bl	80021b4 <LL_ADC_SetCommonPathInternalCh>
 8002cce:	e02b      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a0b      	ldr	r2, [pc, #44]	@ (8002d04 <HAL_ADC_ConfigChannel+0x374>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d126      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8002d10 <HAL_ADC_ConfigChannel+0x380>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	4a03      	ldr	r2, [pc, #12]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x360>)
 8002ce2:	0019      	movs	r1, r3
 8002ce4:	0010      	movs	r0, r2
 8002ce6:	f7ff fa65 	bl	80021b4 <LL_ADC_SetCommonPathInternalCh>
 8002cea:	e01d      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x398>
 8002cec:	80000004 	.word	0x80000004
 8002cf0:	40012708 	.word	0x40012708
 8002cf4:	b0001000 	.word	0xb0001000
 8002cf8:	20000018 	.word	0x20000018
 8002cfc:	00030d40 	.word	0x00030d40
 8002d00:	b8004000 	.word	0xb8004000
 8002d04:	b4002000 	.word	0xb4002000
 8002d08:	ff7fffff 	.word	0xff7fffff
 8002d0c:	feffffff 	.word	0xfeffffff
 8002d10:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d18:	2220      	movs	r2, #32
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002d20:	2317      	movs	r3, #23
 8002d22:	18fb      	adds	r3, r7, r3
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2254      	movs	r2, #84	@ 0x54
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002d30:	2317      	movs	r3, #23
 8002d32:	18fb      	adds	r3, r7, r3
 8002d34:	781b      	ldrb	r3, [r3, #0]
}
 8002d36:	0018      	movs	r0, r3
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	b006      	add	sp, #24
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	46c0      	nop			@ (mov r8, r8)

08002d40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b084      	sub	sp, #16
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	0018      	movs	r0, r3
 8002d52:	f7ff fb41 	bl	80023d8 <LL_ADC_IsEnabled>
 8002d56:	1e03      	subs	r3, r0, #0
 8002d58:	d000      	beq.n	8002d5c <ADC_Enable+0x1c>
 8002d5a:	e069      	b.n	8002e30 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	4a36      	ldr	r2, [pc, #216]	@ (8002e3c <ADC_Enable+0xfc>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	d00d      	beq.n	8002d84 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6c:	2210      	movs	r2, #16
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d78:	2201      	movs	r2, #1
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e056      	b.n	8002e32 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f7ff fb01 	bl	8002390 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8002d8e:	4b2c      	ldr	r3, [pc, #176]	@ (8002e40 <ADC_Enable+0x100>)
 8002d90:	0018      	movs	r0, r3
 8002d92:	f7ff fa23 	bl	80021dc <LL_ADC_GetCommonPathInternalCh>
 8002d96:	0002      	movs	r2, r0
 8002d98:	2380      	movs	r3, #128	@ 0x80
 8002d9a:	041b      	lsls	r3, r3, #16
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d00f      	beq.n	8002dc0 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002da0:	4b28      	ldr	r3, [pc, #160]	@ (8002e44 <ADC_Enable+0x104>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4928      	ldr	r1, [pc, #160]	@ (8002e48 <ADC_Enable+0x108>)
 8002da6:	0018      	movs	r0, r3
 8002da8:	f7fd f9b2 	bl	8000110 <__udivsi3>
 8002dac:	0003      	movs	r3, r0
 8002dae:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8002db0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002db2:	e002      	b.n	8002dba <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	3b01      	subs	r3, #1
 8002db8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1f9      	bne.n	8002db4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	7e5b      	ldrb	r3, [r3, #25]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d033      	beq.n	8002e30 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002dc8:	f7ff f9c6 	bl	8002158 <HAL_GetTick>
 8002dcc:	0003      	movs	r3, r0
 8002dce:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002dd0:	e027      	b.n	8002e22 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	0018      	movs	r0, r3
 8002dd8:	f7ff fafe 	bl	80023d8 <LL_ADC_IsEnabled>
 8002ddc:	1e03      	subs	r3, r0, #0
 8002dde:	d104      	bne.n	8002dea <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	0018      	movs	r0, r3
 8002de6:	f7ff fad3 	bl	8002390 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dea:	f7ff f9b5 	bl	8002158 <HAL_GetTick>
 8002dee:	0002      	movs	r2, r0
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d914      	bls.n	8002e22 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	4013      	ands	r3, r2
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d00d      	beq.n	8002e22 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0a:	2210      	movs	r2, #16
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e16:	2201      	movs	r2, #1
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e007      	b.n	8002e32 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d1d0      	bne.n	8002dd2 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	0018      	movs	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b004      	add	sp, #16
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	46c0      	nop			@ (mov r8, r8)
 8002e3c:	80000017 	.word	0x80000017
 8002e40:	40012708 	.word	0x40012708
 8002e44:	20000018 	.word	0x20000018
 8002e48:	00030d40 	.word	0x00030d40

08002e4c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f7ff face 	bl	80023fa <LL_ADC_IsDisableOngoing>
 8002e5e:	0003      	movs	r3, r0
 8002e60:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	0018      	movs	r0, r3
 8002e68:	f7ff fab6 	bl	80023d8 <LL_ADC_IsEnabled>
 8002e6c:	1e03      	subs	r3, r0, #0
 8002e6e:	d046      	beq.n	8002efe <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d143      	bne.n	8002efe <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	2205      	movs	r2, #5
 8002e7e:	4013      	ands	r3, r2
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d10d      	bne.n	8002ea0 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f7ff fa93 	bl	80023b4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2203      	movs	r2, #3
 8002e94:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e96:	f7ff f95f 	bl	8002158 <HAL_GetTick>
 8002e9a:	0003      	movs	r3, r0
 8002e9c:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e9e:	e028      	b.n	8002ef2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea4:	2210      	movs	r2, #16
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e021      	b.n	8002f00 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ebc:	f7ff f94c 	bl	8002158 <HAL_GetTick>
 8002ec0:	0002      	movs	r2, r0
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d913      	bls.n	8002ef2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d00d      	beq.n	8002ef2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eda:	2210      	movs	r2, #16
 8002edc:	431a      	orrs	r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e006      	b.n	8002f00 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	4013      	ands	r3, r2
 8002efc:	d1de      	bne.n	8002ebc <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	0018      	movs	r0, r3
 8002f02:	46bd      	mov	sp, r7
 8002f04:	b004      	add	sp, #16
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <LL_ADC_GetCommonClock>:
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	23f0      	movs	r3, #240	@ 0xf0
 8002f16:	039b      	lsls	r3, r3, #14
 8002f18:	4013      	ands	r3, r2
}
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	b002      	add	sp, #8
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <LL_ADC_GetClock>:
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b082      	sub	sp, #8
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	0f9b      	lsrs	r3, r3, #30
 8002f30:	079b      	lsls	r3, r3, #30
}
 8002f32:	0018      	movs	r0, r3
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b002      	add	sp, #8
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <LL_ADC_SetCalibrationFactor>:
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b082      	sub	sp, #8
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	6078      	str	r0, [r7, #4]
 8002f42:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	22b4      	movs	r2, #180	@ 0xb4
 8002f48:	589b      	ldr	r3, [r3, r2]
 8002f4a:	227f      	movs	r2, #127	@ 0x7f
 8002f4c:	4393      	bics	r3, r2
 8002f4e:	001a      	movs	r2, r3
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	21b4      	movs	r1, #180	@ 0xb4
 8002f58:	505a      	str	r2, [r3, r1]
}
 8002f5a:	46c0      	nop			@ (mov r8, r8)
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	b002      	add	sp, #8
 8002f60:	bd80      	pop	{r7, pc}

08002f62 <LL_ADC_GetCalibrationFactor>:
{
 8002f62:	b580      	push	{r7, lr}
 8002f64:	b082      	sub	sp, #8
 8002f66:	af00      	add	r7, sp, #0
 8002f68:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	22b4      	movs	r2, #180	@ 0xb4
 8002f6e:	589b      	ldr	r3, [r3, r2]
 8002f70:	227f      	movs	r2, #127	@ 0x7f
 8002f72:	4013      	ands	r3, r2
}
 8002f74:	0018      	movs	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	b002      	add	sp, #8
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <LL_ADC_Enable>:
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	4a04      	ldr	r2, [pc, #16]	@ (8002f9c <LL_ADC_Enable+0x20>)
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	609a      	str	r2, [r3, #8]
}
 8002f94:	46c0      	nop			@ (mov r8, r8)
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b002      	add	sp, #8
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	7fffffe8 	.word	0x7fffffe8

08002fa0 <LL_ADC_Disable>:
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	4a04      	ldr	r2, [pc, #16]	@ (8002fc0 <LL_ADC_Disable+0x20>)
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2202      	movs	r2, #2
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	609a      	str	r2, [r3, #8]
}
 8002fb8:	46c0      	nop			@ (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b002      	add	sp, #8
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	7fffffe8 	.word	0x7fffffe8

08002fc4 <LL_ADC_IsEnabled>:
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d101      	bne.n	8002fdc <LL_ADC_IsEnabled+0x18>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e000      	b.n	8002fde <LL_ADC_IsEnabled+0x1a>
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	0018      	movs	r0, r3
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b002      	add	sp, #8
 8002fe4:	bd80      	pop	{r7, pc}
	...

08002fe8 <LL_ADC_StartCalibration>:
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	4a05      	ldr	r2, [pc, #20]	@ (800300c <LL_ADC_StartCalibration+0x24>)
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	2280      	movs	r2, #128	@ 0x80
 8002ffa:	0612      	lsls	r2, r2, #24
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	609a      	str	r2, [r3, #8]
}
 8003002:	46c0      	nop			@ (mov r8, r8)
 8003004:	46bd      	mov	sp, r7
 8003006:	b002      	add	sp, #8
 8003008:	bd80      	pop	{r7, pc}
 800300a:	46c0      	nop			@ (mov r8, r8)
 800300c:	7fffffe8 	.word	0x7fffffe8

08003010 <LL_ADC_IsCalibrationOnGoing>:
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	0fdb      	lsrs	r3, r3, #31
 800301e:	07da      	lsls	r2, r3, #31
 8003020:	2380      	movs	r3, #128	@ 0x80
 8003022:	061b      	lsls	r3, r3, #24
 8003024:	429a      	cmp	r2, r3
 8003026:	d101      	bne.n	800302c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <LL_ADC_IsCalibrationOnGoing+0x1e>
 800302c:	2300      	movs	r3, #0
}
 800302e:	0018      	movs	r0, r3
 8003030:	46bd      	mov	sp, r7
 8003032:	b002      	add	sp, #8
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003038:	b590      	push	{r4, r7, lr}
 800303a:	b08b      	sub	sp, #44	@ 0x2c
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003040:	2300      	movs	r3, #0
 8003042:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2254      	movs	r2, #84	@ 0x54
 800304c:	5c9b      	ldrb	r3, [r3, r2]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d101      	bne.n	8003056 <HAL_ADCEx_Calibration_Start+0x1e>
 8003052:	2302      	movs	r3, #2
 8003054:	e0dd      	b.n	8003212 <HAL_ADCEx_Calibration_Start+0x1da>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2254      	movs	r2, #84	@ 0x54
 800305a:	2101      	movs	r1, #1
 800305c:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800305e:	231f      	movs	r3, #31
 8003060:	18fc      	adds	r4, r7, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	0018      	movs	r0, r3
 8003066:	f7ff fef1 	bl	8002e4c <ADC_Disable>
 800306a:	0003      	movs	r3, r0
 800306c:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	0018      	movs	r0, r3
 8003074:	f7ff ffa6 	bl	8002fc4 <LL_ADC_IsEnabled>
 8003078:	1e03      	subs	r3, r0, #0
 800307a:	d000      	beq.n	800307e <HAL_ADCEx_Calibration_Start+0x46>
 800307c:	e0bc      	b.n	80031f8 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003082:	4a66      	ldr	r2, [pc, #408]	@ (800321c <HAL_ADCEx_Calibration_Start+0x1e4>)
 8003084:	4013      	ands	r3, r2
 8003086:	2202      	movs	r2, #2
 8003088:	431a      	orrs	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	4a62      	ldr	r2, [pc, #392]	@ (8003220 <HAL_ADCEx_Calibration_Start+0x1e8>)
 8003096:	4013      	ands	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	495f      	ldr	r1, [pc, #380]	@ (8003224 <HAL_ADCEx_Calibration_Start+0x1ec>)
 80030a6:	400a      	ands	r2, r1
 80030a8:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80030aa:	2300      	movs	r3, #0
 80030ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80030ae:	e02d      	b.n	800310c <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7ff ff97 	bl	8002fe8 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80030ba:	e014      	b.n	80030e6 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	3301      	adds	r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	4a58      	ldr	r2, [pc, #352]	@ (8003228 <HAL_ADCEx_Calibration_Start+0x1f0>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d90d      	bls.n	80030e6 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ce:	2212      	movs	r2, #18
 80030d0:	4393      	bics	r3, r2
 80030d2:	2210      	movs	r2, #16
 80030d4:	431a      	orrs	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2254      	movs	r2, #84	@ 0x54
 80030de:	2100      	movs	r1, #0
 80030e0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e095      	b.n	8003212 <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	0018      	movs	r0, r3
 80030ec:	f7ff ff90 	bl	8003010 <LL_ADC_IsCalibrationOnGoing>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d1e3      	bne.n	80030bc <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	0018      	movs	r0, r3
 80030fa:	f7ff ff32 	bl	8002f62 <LL_ADC_GetCalibrationFactor>
 80030fe:	0002      	movs	r2, r0
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	189b      	adds	r3, r3, r2
 8003104:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003108:	3301      	adds	r3, #1
 800310a:	627b      	str	r3, [r7, #36]	@ 0x24
 800310c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310e:	2b07      	cmp	r3, #7
 8003110:	d9ce      	bls.n	80030b0 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8003112:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003114:	6a38      	ldr	r0, [r7, #32]
 8003116:	f7fc fffb 	bl	8000110 <__udivsi3>
 800311a:	0003      	movs	r3, r0
 800311c:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	0018      	movs	r0, r3
 8003124:	f7ff ff2a 	bl	8002f7c <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	0018      	movs	r0, r3
 800312e:	f7ff fef8 	bl	8002f22 <LL_ADC_GetClock>
 8003132:	1e03      	subs	r3, r0, #0
 8003134:	d11b      	bne.n	800316e <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003136:	4b3d      	ldr	r3, [pc, #244]	@ (800322c <HAL_ADCEx_Calibration_Start+0x1f4>)
 8003138:	0018      	movs	r0, r3
 800313a:	f7ff fee5 	bl	8002f08 <LL_ADC_GetCommonClock>
 800313e:	0003      	movs	r3, r0
 8003140:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	23e0      	movs	r3, #224	@ 0xe0
 8003146:	035b      	lsls	r3, r3, #13
 8003148:	429a      	cmp	r2, r3
 800314a:	d310      	bcc.n	800316e <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	0c9b      	lsrs	r3, r3, #18
 8003150:	3b03      	subs	r3, #3
 8003152:	2201      	movs	r2, #1
 8003154:	409a      	lsls	r2, r3
 8003156:	0013      	movs	r3, r2
 8003158:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	085b      	lsrs	r3, r3, #1
 800315e:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8003160:	e002      	b.n	8003168 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	3b01      	subs	r3, #1
 8003166:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1f9      	bne.n	8003162 <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6a3a      	ldr	r2, [r7, #32]
 8003174:	0011      	movs	r1, r2
 8003176:	0018      	movs	r0, r3
 8003178:	f7ff fedf 	bl	8002f3a <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	0018      	movs	r0, r3
 8003182:	f7ff ff0d 	bl	8002fa0 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003186:	f7fe ffe7 	bl	8002158 <HAL_GetTick>
 800318a:	0003      	movs	r3, r0
 800318c:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800318e:	e01b      	b.n	80031c8 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003190:	f7fe ffe2 	bl	8002158 <HAL_GetTick>
 8003194:	0002      	movs	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b02      	cmp	r3, #2
 800319c:	d914      	bls.n	80031c8 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	0018      	movs	r0, r3
 80031a4:	f7ff ff0e 	bl	8002fc4 <LL_ADC_IsEnabled>
 80031a8:	1e03      	subs	r3, r0, #0
 80031aa:	d00d      	beq.n	80031c8 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b0:	2210      	movs	r2, #16
 80031b2:	431a      	orrs	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031bc:	2201      	movs	r2, #1
 80031be:	431a      	orrs	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e024      	b.n	8003212 <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	0018      	movs	r0, r3
 80031ce:	f7ff fef9 	bl	8002fc4 <LL_ADC_IsEnabled>
 80031d2:	1e03      	subs	r3, r0, #0
 80031d4:	d1dc      	bne.n	8003190 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	68d9      	ldr	r1, [r3, #12]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ea:	2203      	movs	r2, #3
 80031ec:	4393      	bics	r3, r2
 80031ee:	2201      	movs	r2, #1
 80031f0:	431a      	orrs	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80031f6:	e005      	b.n	8003204 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031fc:	2210      	movs	r2, #16
 80031fe:	431a      	orrs	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2254      	movs	r2, #84	@ 0x54
 8003208:	2100      	movs	r1, #0
 800320a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800320c:	231f      	movs	r3, #31
 800320e:	18fb      	adds	r3, r7, r3
 8003210:	781b      	ldrb	r3, [r3, #0]
}
 8003212:	0018      	movs	r0, r3
 8003214:	46bd      	mov	sp, r7
 8003216:	b00b      	add	sp, #44	@ 0x2c
 8003218:	bd90      	pop	{r4, r7, pc}
 800321a:	46c0      	nop			@ (mov r8, r8)
 800321c:	fffffefd 	.word	0xfffffefd
 8003220:	00008003 	.word	0x00008003
 8003224:	ffff7ffc 	.word	0xffff7ffc
 8003228:	0002f1ff 	.word	0x0002f1ff
 800322c:	40012708 	.word	0x40012708

08003230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003230:	b590      	push	{r4, r7, lr}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	0002      	movs	r2, r0
 8003238:	6039      	str	r1, [r7, #0]
 800323a:	1dfb      	adds	r3, r7, #7
 800323c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800323e:	1dfb      	adds	r3, r7, #7
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	2b7f      	cmp	r3, #127	@ 0x7f
 8003244:	d828      	bhi.n	8003298 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003246:	4a2f      	ldr	r2, [pc, #188]	@ (8003304 <__NVIC_SetPriority+0xd4>)
 8003248:	1dfb      	adds	r3, r7, #7
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	b25b      	sxtb	r3, r3
 800324e:	089b      	lsrs	r3, r3, #2
 8003250:	33c0      	adds	r3, #192	@ 0xc0
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	589b      	ldr	r3, [r3, r2]
 8003256:	1dfa      	adds	r2, r7, #7
 8003258:	7812      	ldrb	r2, [r2, #0]
 800325a:	0011      	movs	r1, r2
 800325c:	2203      	movs	r2, #3
 800325e:	400a      	ands	r2, r1
 8003260:	00d2      	lsls	r2, r2, #3
 8003262:	21ff      	movs	r1, #255	@ 0xff
 8003264:	4091      	lsls	r1, r2
 8003266:	000a      	movs	r2, r1
 8003268:	43d2      	mvns	r2, r2
 800326a:	401a      	ands	r2, r3
 800326c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	019b      	lsls	r3, r3, #6
 8003272:	22ff      	movs	r2, #255	@ 0xff
 8003274:	401a      	ands	r2, r3
 8003276:	1dfb      	adds	r3, r7, #7
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	0018      	movs	r0, r3
 800327c:	2303      	movs	r3, #3
 800327e:	4003      	ands	r3, r0
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003284:	481f      	ldr	r0, [pc, #124]	@ (8003304 <__NVIC_SetPriority+0xd4>)
 8003286:	1dfb      	adds	r3, r7, #7
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	b25b      	sxtb	r3, r3
 800328c:	089b      	lsrs	r3, r3, #2
 800328e:	430a      	orrs	r2, r1
 8003290:	33c0      	adds	r3, #192	@ 0xc0
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003296:	e031      	b.n	80032fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003298:	4a1b      	ldr	r2, [pc, #108]	@ (8003308 <__NVIC_SetPriority+0xd8>)
 800329a:	1dfb      	adds	r3, r7, #7
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	0019      	movs	r1, r3
 80032a0:	230f      	movs	r3, #15
 80032a2:	400b      	ands	r3, r1
 80032a4:	3b08      	subs	r3, #8
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	3306      	adds	r3, #6
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	18d3      	adds	r3, r2, r3
 80032ae:	3304      	adds	r3, #4
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	1dfa      	adds	r2, r7, #7
 80032b4:	7812      	ldrb	r2, [r2, #0]
 80032b6:	0011      	movs	r1, r2
 80032b8:	2203      	movs	r2, #3
 80032ba:	400a      	ands	r2, r1
 80032bc:	00d2      	lsls	r2, r2, #3
 80032be:	21ff      	movs	r1, #255	@ 0xff
 80032c0:	4091      	lsls	r1, r2
 80032c2:	000a      	movs	r2, r1
 80032c4:	43d2      	mvns	r2, r2
 80032c6:	401a      	ands	r2, r3
 80032c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	019b      	lsls	r3, r3, #6
 80032ce:	22ff      	movs	r2, #255	@ 0xff
 80032d0:	401a      	ands	r2, r3
 80032d2:	1dfb      	adds	r3, r7, #7
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	0018      	movs	r0, r3
 80032d8:	2303      	movs	r3, #3
 80032da:	4003      	ands	r3, r0
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80032e0:	4809      	ldr	r0, [pc, #36]	@ (8003308 <__NVIC_SetPriority+0xd8>)
 80032e2:	1dfb      	adds	r3, r7, #7
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	001c      	movs	r4, r3
 80032e8:	230f      	movs	r3, #15
 80032ea:	4023      	ands	r3, r4
 80032ec:	3b08      	subs	r3, #8
 80032ee:	089b      	lsrs	r3, r3, #2
 80032f0:	430a      	orrs	r2, r1
 80032f2:	3306      	adds	r3, #6
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	18c3      	adds	r3, r0, r3
 80032f8:	3304      	adds	r3, #4
 80032fa:	601a      	str	r2, [r3, #0]
}
 80032fc:	46c0      	nop			@ (mov r8, r8)
 80032fe:	46bd      	mov	sp, r7
 8003300:	b003      	add	sp, #12
 8003302:	bd90      	pop	{r4, r7, pc}
 8003304:	e000e100 	.word	0xe000e100
 8003308:	e000ed00 	.word	0xe000ed00

0800330c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	1e5a      	subs	r2, r3, #1
 8003318:	2380      	movs	r3, #128	@ 0x80
 800331a:	045b      	lsls	r3, r3, #17
 800331c:	429a      	cmp	r2, r3
 800331e:	d301      	bcc.n	8003324 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003320:	2301      	movs	r3, #1
 8003322:	e010      	b.n	8003346 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003324:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <SysTick_Config+0x44>)
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	3a01      	subs	r2, #1
 800332a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800332c:	2301      	movs	r3, #1
 800332e:	425b      	negs	r3, r3
 8003330:	2103      	movs	r1, #3
 8003332:	0018      	movs	r0, r3
 8003334:	f7ff ff7c 	bl	8003230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003338:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <SysTick_Config+0x44>)
 800333a:	2200      	movs	r2, #0
 800333c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800333e:	4b04      	ldr	r3, [pc, #16]	@ (8003350 <SysTick_Config+0x44>)
 8003340:	2207      	movs	r2, #7
 8003342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003344:	2300      	movs	r3, #0
}
 8003346:	0018      	movs	r0, r3
 8003348:	46bd      	mov	sp, r7
 800334a:	b002      	add	sp, #8
 800334c:	bd80      	pop	{r7, pc}
 800334e:	46c0      	nop			@ (mov r8, r8)
 8003350:	e000e010 	.word	0xe000e010

08003354 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	210f      	movs	r1, #15
 8003360:	187b      	adds	r3, r7, r1
 8003362:	1c02      	adds	r2, r0, #0
 8003364:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	187b      	adds	r3, r7, r1
 800336a:	781b      	ldrb	r3, [r3, #0]
 800336c:	b25b      	sxtb	r3, r3
 800336e:	0011      	movs	r1, r2
 8003370:	0018      	movs	r0, r3
 8003372:	f7ff ff5d 	bl	8003230 <__NVIC_SetPriority>
}
 8003376:	46c0      	nop			@ (mov r8, r8)
 8003378:	46bd      	mov	sp, r7
 800337a:	b004      	add	sp, #16
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b082      	sub	sp, #8
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	0018      	movs	r0, r3
 800338a:	f7ff ffbf 	bl	800330c <SysTick_Config>
 800338e:	0003      	movs	r3, r0
}
 8003390:	0018      	movs	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	b002      	add	sp, #8
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b086      	sub	sp, #24
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033a2:	2300      	movs	r3, #0
 80033a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033a6:	e147      	b.n	8003638 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2101      	movs	r1, #1
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	4091      	lsls	r1, r2
 80033b2:	000a      	movs	r2, r1
 80033b4:	4013      	ands	r3, r2
 80033b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d100      	bne.n	80033c0 <HAL_GPIO_Init+0x28>
 80033be:	e138      	b.n	8003632 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2203      	movs	r2, #3
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d005      	beq.n	80033d8 <HAL_GPIO_Init+0x40>
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2203      	movs	r2, #3
 80033d2:	4013      	ands	r3, r2
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d130      	bne.n	800343a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	005b      	lsls	r3, r3, #1
 80033e2:	2203      	movs	r2, #3
 80033e4:	409a      	lsls	r2, r3
 80033e6:	0013      	movs	r3, r2
 80033e8:	43da      	mvns	r2, r3
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	4013      	ands	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	409a      	lsls	r2, r3
 80033fa:	0013      	movs	r3, r2
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800340e:	2201      	movs	r2, #1
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	409a      	lsls	r2, r3
 8003414:	0013      	movs	r3, r2
 8003416:	43da      	mvns	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	091b      	lsrs	r3, r3, #4
 8003424:	2201      	movs	r2, #1
 8003426:	401a      	ands	r2, r3
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	409a      	lsls	r2, r3
 800342c:	0013      	movs	r3, r2
 800342e:	693a      	ldr	r2, [r7, #16]
 8003430:	4313      	orrs	r3, r2
 8003432:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2203      	movs	r2, #3
 8003440:	4013      	ands	r3, r2
 8003442:	2b03      	cmp	r3, #3
 8003444:	d017      	beq.n	8003476 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	2203      	movs	r2, #3
 8003452:	409a      	lsls	r2, r3
 8003454:	0013      	movs	r3, r2
 8003456:	43da      	mvns	r2, r3
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	4013      	ands	r3, r2
 800345c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	409a      	lsls	r2, r3
 8003468:	0013      	movs	r3, r2
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4313      	orrs	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2203      	movs	r2, #3
 800347c:	4013      	ands	r3, r2
 800347e:	2b02      	cmp	r3, #2
 8003480:	d123      	bne.n	80034ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	08da      	lsrs	r2, r3, #3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	3208      	adds	r2, #8
 800348a:	0092      	lsls	r2, r2, #2
 800348c:	58d3      	ldr	r3, [r2, r3]
 800348e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	2207      	movs	r2, #7
 8003494:	4013      	ands	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	220f      	movs	r2, #15
 800349a:	409a      	lsls	r2, r3
 800349c:	0013      	movs	r3, r2
 800349e:	43da      	mvns	r2, r3
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	4013      	ands	r3, r2
 80034a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	691a      	ldr	r2, [r3, #16]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	2107      	movs	r1, #7
 80034ae:	400b      	ands	r3, r1
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	409a      	lsls	r2, r3
 80034b4:	0013      	movs	r3, r2
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	08da      	lsrs	r2, r3, #3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	3208      	adds	r2, #8
 80034c4:	0092      	lsls	r2, r2, #2
 80034c6:	6939      	ldr	r1, [r7, #16]
 80034c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	2203      	movs	r2, #3
 80034d6:	409a      	lsls	r2, r3
 80034d8:	0013      	movs	r3, r2
 80034da:	43da      	mvns	r2, r3
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	4013      	ands	r3, r2
 80034e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	2203      	movs	r2, #3
 80034e8:	401a      	ands	r2, r3
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	409a      	lsls	r2, r3
 80034f0:	0013      	movs	r3, r2
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	23c0      	movs	r3, #192	@ 0xc0
 8003504:	029b      	lsls	r3, r3, #10
 8003506:	4013      	ands	r3, r2
 8003508:	d100      	bne.n	800350c <HAL_GPIO_Init+0x174>
 800350a:	e092      	b.n	8003632 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800350c:	4a50      	ldr	r2, [pc, #320]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	089b      	lsrs	r3, r3, #2
 8003512:	3318      	adds	r3, #24
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	589b      	ldr	r3, [r3, r2]
 8003518:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	2203      	movs	r2, #3
 800351e:	4013      	ands	r3, r2
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	220f      	movs	r2, #15
 8003524:	409a      	lsls	r2, r3
 8003526:	0013      	movs	r3, r2
 8003528:	43da      	mvns	r2, r3
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4013      	ands	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	23a0      	movs	r3, #160	@ 0xa0
 8003534:	05db      	lsls	r3, r3, #23
 8003536:	429a      	cmp	r2, r3
 8003538:	d013      	beq.n	8003562 <HAL_GPIO_Init+0x1ca>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a45      	ldr	r2, [pc, #276]	@ (8003654 <HAL_GPIO_Init+0x2bc>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d00d      	beq.n	800355e <HAL_GPIO_Init+0x1c6>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a44      	ldr	r2, [pc, #272]	@ (8003658 <HAL_GPIO_Init+0x2c0>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d007      	beq.n	800355a <HAL_GPIO_Init+0x1c2>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a43      	ldr	r2, [pc, #268]	@ (800365c <HAL_GPIO_Init+0x2c4>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d101      	bne.n	8003556 <HAL_GPIO_Init+0x1be>
 8003552:	2303      	movs	r3, #3
 8003554:	e006      	b.n	8003564 <HAL_GPIO_Init+0x1cc>
 8003556:	2305      	movs	r3, #5
 8003558:	e004      	b.n	8003564 <HAL_GPIO_Init+0x1cc>
 800355a:	2302      	movs	r3, #2
 800355c:	e002      	b.n	8003564 <HAL_GPIO_Init+0x1cc>
 800355e:	2301      	movs	r3, #1
 8003560:	e000      	b.n	8003564 <HAL_GPIO_Init+0x1cc>
 8003562:	2300      	movs	r3, #0
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	2103      	movs	r1, #3
 8003568:	400a      	ands	r2, r1
 800356a:	00d2      	lsls	r2, r2, #3
 800356c:	4093      	lsls	r3, r2
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	4313      	orrs	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003574:	4936      	ldr	r1, [pc, #216]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	089b      	lsrs	r3, r3, #2
 800357a:	3318      	adds	r3, #24
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003582:	4b33      	ldr	r3, [pc, #204]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	43da      	mvns	r2, r3
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	4013      	ands	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	2380      	movs	r3, #128	@ 0x80
 8003598:	035b      	lsls	r3, r3, #13
 800359a:	4013      	ands	r3, r2
 800359c:	d003      	beq.n	80035a6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80035ac:	4b28      	ldr	r3, [pc, #160]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	43da      	mvns	r2, r3
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	4013      	ands	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	039b      	lsls	r3, r3, #14
 80035c4:	4013      	ands	r3, r2
 80035c6:	d003      	beq.n	80035d0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80035d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 80035d8:	2384      	movs	r3, #132	@ 0x84
 80035da:	58d3      	ldr	r3, [r2, r3]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	43da      	mvns	r2, r3
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	4013      	ands	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	2380      	movs	r3, #128	@ 0x80
 80035ee:	029b      	lsls	r3, r3, #10
 80035f0:	4013      	ands	r3, r2
 80035f2:	d003      	beq.n	80035fc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035fc:	4914      	ldr	r1, [pc, #80]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 80035fe:	2284      	movs	r2, #132	@ 0x84
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003604:	4a12      	ldr	r2, [pc, #72]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 8003606:	2380      	movs	r3, #128	@ 0x80
 8003608:	58d3      	ldr	r3, [r2, r3]
 800360a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	43da      	mvns	r2, r3
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	4013      	ands	r3, r2
 8003614:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685a      	ldr	r2, [r3, #4]
 800361a:	2380      	movs	r3, #128	@ 0x80
 800361c:	025b      	lsls	r3, r3, #9
 800361e:	4013      	ands	r3, r2
 8003620:	d003      	beq.n	800362a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4313      	orrs	r3, r2
 8003628:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800362a:	4909      	ldr	r1, [pc, #36]	@ (8003650 <HAL_GPIO_Init+0x2b8>)
 800362c:	2280      	movs	r2, #128	@ 0x80
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	3301      	adds	r3, #1
 8003636:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	40da      	lsrs	r2, r3
 8003640:	1e13      	subs	r3, r2, #0
 8003642:	d000      	beq.n	8003646 <HAL_GPIO_Init+0x2ae>
 8003644:	e6b0      	b.n	80033a8 <HAL_GPIO_Init+0x10>
  }
}
 8003646:	46c0      	nop			@ (mov r8, r8)
 8003648:	46c0      	nop			@ (mov r8, r8)
 800364a:	46bd      	mov	sp, r7
 800364c:	b006      	add	sp, #24
 800364e:	bd80      	pop	{r7, pc}
 8003650:	40021800 	.word	0x40021800
 8003654:	50000400 	.word	0x50000400
 8003658:	50000800 	.word	0x50000800
 800365c:	50000c00 	.word	0x50000c00

08003660 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	0008      	movs	r0, r1
 800366a:	0011      	movs	r1, r2
 800366c:	1cbb      	adds	r3, r7, #2
 800366e:	1c02      	adds	r2, r0, #0
 8003670:	801a      	strh	r2, [r3, #0]
 8003672:	1c7b      	adds	r3, r7, #1
 8003674:	1c0a      	adds	r2, r1, #0
 8003676:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003678:	1c7b      	adds	r3, r7, #1
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d004      	beq.n	800368a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003680:	1cbb      	adds	r3, r7, #2
 8003682:	881a      	ldrh	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003688:	e003      	b.n	8003692 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800368a:	1cbb      	adds	r3, r7, #2
 800368c:	881a      	ldrh	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003692:	46c0      	nop			@ (mov r8, r8)
 8003694:	46bd      	mov	sp, r7
 8003696:	b002      	add	sp, #8
 8003698:	bd80      	pop	{r7, pc}
	...

0800369c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80036a4:	4b19      	ldr	r3, [pc, #100]	@ (800370c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a19      	ldr	r2, [pc, #100]	@ (8003710 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	0019      	movs	r1, r3
 80036ae:	4b17      	ldr	r3, [pc, #92]	@ (800370c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	2380      	movs	r3, #128	@ 0x80
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	429a      	cmp	r2, r3
 80036be:	d11f      	bne.n	8003700 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80036c0:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	0013      	movs	r3, r2
 80036c6:	005b      	lsls	r3, r3, #1
 80036c8:	189b      	adds	r3, r3, r2
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	4912      	ldr	r1, [pc, #72]	@ (8003718 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80036ce:	0018      	movs	r0, r3
 80036d0:	f7fc fd1e 	bl	8000110 <__udivsi3>
 80036d4:	0003      	movs	r3, r0
 80036d6:	3301      	adds	r3, #1
 80036d8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036da:	e008      	b.n	80036ee <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	3b01      	subs	r3, #1
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	e001      	b.n	80036ee <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80036ea:	2303      	movs	r3, #3
 80036ec:	e009      	b.n	8003702 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036ee:	4b07      	ldr	r3, [pc, #28]	@ (800370c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80036f0:	695a      	ldr	r2, [r3, #20]
 80036f2:	2380      	movs	r3, #128	@ 0x80
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	401a      	ands	r2, r3
 80036f8:	2380      	movs	r3, #128	@ 0x80
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d0ed      	beq.n	80036dc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b004      	add	sp, #16
 8003708:	bd80      	pop	{r7, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	40007000 	.word	0x40007000
 8003710:	fffff9ff 	.word	0xfffff9ff
 8003714:	20000018 	.word	0x20000018
 8003718:	000f4240 	.word	0x000f4240

0800371c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e2f3      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2201      	movs	r2, #1
 8003734:	4013      	ands	r3, r2
 8003736:	d100      	bne.n	800373a <HAL_RCC_OscConfig+0x1e>
 8003738:	e07c      	b.n	8003834 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800373a:	4bc3      	ldr	r3, [pc, #780]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2238      	movs	r2, #56	@ 0x38
 8003740:	4013      	ands	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003744:	4bc0      	ldr	r3, [pc, #768]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	2203      	movs	r2, #3
 800374a:	4013      	ands	r3, r2
 800374c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	2b10      	cmp	r3, #16
 8003752:	d102      	bne.n	800375a <HAL_RCC_OscConfig+0x3e>
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	2b03      	cmp	r3, #3
 8003758:	d002      	beq.n	8003760 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	2b08      	cmp	r3, #8
 800375e:	d10b      	bne.n	8003778 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003760:	4bb9      	ldr	r3, [pc, #740]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	2380      	movs	r3, #128	@ 0x80
 8003766:	029b      	lsls	r3, r3, #10
 8003768:	4013      	ands	r3, r2
 800376a:	d062      	beq.n	8003832 <HAL_RCC_OscConfig+0x116>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d15e      	bne.n	8003832 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e2ce      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	2380      	movs	r3, #128	@ 0x80
 800377e:	025b      	lsls	r3, r3, #9
 8003780:	429a      	cmp	r2, r3
 8003782:	d107      	bne.n	8003794 <HAL_RCC_OscConfig+0x78>
 8003784:	4bb0      	ldr	r3, [pc, #704]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	4baf      	ldr	r3, [pc, #700]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 800378a:	2180      	movs	r1, #128	@ 0x80
 800378c:	0249      	lsls	r1, r1, #9
 800378e:	430a      	orrs	r2, r1
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	e020      	b.n	80037d6 <HAL_RCC_OscConfig+0xba>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	685a      	ldr	r2, [r3, #4]
 8003798:	23a0      	movs	r3, #160	@ 0xa0
 800379a:	02db      	lsls	r3, r3, #11
 800379c:	429a      	cmp	r2, r3
 800379e:	d10e      	bne.n	80037be <HAL_RCC_OscConfig+0xa2>
 80037a0:	4ba9      	ldr	r3, [pc, #676]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	4ba8      	ldr	r3, [pc, #672]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037a6:	2180      	movs	r1, #128	@ 0x80
 80037a8:	02c9      	lsls	r1, r1, #11
 80037aa:	430a      	orrs	r2, r1
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	4ba6      	ldr	r3, [pc, #664]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	4ba5      	ldr	r3, [pc, #660]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037b4:	2180      	movs	r1, #128	@ 0x80
 80037b6:	0249      	lsls	r1, r1, #9
 80037b8:	430a      	orrs	r2, r1
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	e00b      	b.n	80037d6 <HAL_RCC_OscConfig+0xba>
 80037be:	4ba2      	ldr	r3, [pc, #648]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	4ba1      	ldr	r3, [pc, #644]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037c4:	49a1      	ldr	r1, [pc, #644]	@ (8003a4c <HAL_RCC_OscConfig+0x330>)
 80037c6:	400a      	ands	r2, r1
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	4b9f      	ldr	r3, [pc, #636]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	4b9e      	ldr	r3, [pc, #632]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037d0:	499f      	ldr	r1, [pc, #636]	@ (8003a50 <HAL_RCC_OscConfig+0x334>)
 80037d2:	400a      	ands	r2, r1
 80037d4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d014      	beq.n	8003808 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037de:	f7fe fcbb 	bl	8002158 <HAL_GetTick>
 80037e2:	0003      	movs	r3, r0
 80037e4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e8:	f7fe fcb6 	bl	8002158 <HAL_GetTick>
 80037ec:	0002      	movs	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b64      	cmp	r3, #100	@ 0x64
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e28d      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037fa:	4b93      	ldr	r3, [pc, #588]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	2380      	movs	r3, #128	@ 0x80
 8003800:	029b      	lsls	r3, r3, #10
 8003802:	4013      	ands	r3, r2
 8003804:	d0f0      	beq.n	80037e8 <HAL_RCC_OscConfig+0xcc>
 8003806:	e015      	b.n	8003834 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003808:	f7fe fca6 	bl	8002158 <HAL_GetTick>
 800380c:	0003      	movs	r3, r0
 800380e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003810:	e008      	b.n	8003824 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003812:	f7fe fca1 	bl	8002158 <HAL_GetTick>
 8003816:	0002      	movs	r2, r0
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	2b64      	cmp	r3, #100	@ 0x64
 800381e:	d901      	bls.n	8003824 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e278      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003824:	4b88      	ldr	r3, [pc, #544]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	2380      	movs	r3, #128	@ 0x80
 800382a:	029b      	lsls	r3, r3, #10
 800382c:	4013      	ands	r3, r2
 800382e:	d1f0      	bne.n	8003812 <HAL_RCC_OscConfig+0xf6>
 8003830:	e000      	b.n	8003834 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003832:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2202      	movs	r2, #2
 800383a:	4013      	ands	r3, r2
 800383c:	d100      	bne.n	8003840 <HAL_RCC_OscConfig+0x124>
 800383e:	e099      	b.n	8003974 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003840:	4b81      	ldr	r3, [pc, #516]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	2238      	movs	r2, #56	@ 0x38
 8003846:	4013      	ands	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800384a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	2203      	movs	r2, #3
 8003850:	4013      	ands	r3, r2
 8003852:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	2b10      	cmp	r3, #16
 8003858:	d102      	bne.n	8003860 <HAL_RCC_OscConfig+0x144>
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2b02      	cmp	r3, #2
 800385e:	d002      	beq.n	8003866 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d135      	bne.n	80038d2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003866:	4b78      	ldr	r3, [pc, #480]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	2380      	movs	r3, #128	@ 0x80
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	4013      	ands	r3, r2
 8003870:	d005      	beq.n	800387e <HAL_RCC_OscConfig+0x162>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e24b      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387e:	4b72      	ldr	r3, [pc, #456]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	4a74      	ldr	r2, [pc, #464]	@ (8003a54 <HAL_RCC_OscConfig+0x338>)
 8003884:	4013      	ands	r3, r2
 8003886:	0019      	movs	r1, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	695b      	ldr	r3, [r3, #20]
 800388c:	021a      	lsls	r2, r3, #8
 800388e:	4b6e      	ldr	r3, [pc, #440]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003890:	430a      	orrs	r2, r1
 8003892:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d112      	bne.n	80038c0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800389a:	4b6b      	ldr	r3, [pc, #428]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a6e      	ldr	r2, [pc, #440]	@ (8003a58 <HAL_RCC_OscConfig+0x33c>)
 80038a0:	4013      	ands	r3, r2
 80038a2:	0019      	movs	r1, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	4b67      	ldr	r3, [pc, #412]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80038aa:	430a      	orrs	r2, r1
 80038ac:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80038ae:	4b66      	ldr	r3, [pc, #408]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	0adb      	lsrs	r3, r3, #11
 80038b4:	2207      	movs	r2, #7
 80038b6:	4013      	ands	r3, r2
 80038b8:	4a68      	ldr	r2, [pc, #416]	@ (8003a5c <HAL_RCC_OscConfig+0x340>)
 80038ba:	40da      	lsrs	r2, r3
 80038bc:	4b68      	ldr	r3, [pc, #416]	@ (8003a60 <HAL_RCC_OscConfig+0x344>)
 80038be:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80038c0:	4b68      	ldr	r3, [pc, #416]	@ (8003a64 <HAL_RCC_OscConfig+0x348>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	0018      	movs	r0, r3
 80038c6:	f7fe fbeb 	bl	80020a0 <HAL_InitTick>
 80038ca:	1e03      	subs	r3, r0, #0
 80038cc:	d051      	beq.n	8003972 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e221      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d030      	beq.n	800393c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80038da:	4b5b      	ldr	r3, [pc, #364]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a5e      	ldr	r2, [pc, #376]	@ (8003a58 <HAL_RCC_OscConfig+0x33c>)
 80038e0:	4013      	ands	r3, r2
 80038e2:	0019      	movs	r1, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	691a      	ldr	r2, [r3, #16]
 80038e8:	4b57      	ldr	r3, [pc, #348]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80038ea:	430a      	orrs	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80038ee:	4b56      	ldr	r3, [pc, #344]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	4b55      	ldr	r3, [pc, #340]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80038f4:	2180      	movs	r1, #128	@ 0x80
 80038f6:	0049      	lsls	r1, r1, #1
 80038f8:	430a      	orrs	r2, r1
 80038fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fc:	f7fe fc2c 	bl	8002158 <HAL_GetTick>
 8003900:	0003      	movs	r3, r0
 8003902:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003906:	f7fe fc27 	bl	8002158 <HAL_GetTick>
 800390a:	0002      	movs	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e1fe      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003918:	4b4b      	ldr	r3, [pc, #300]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	2380      	movs	r3, #128	@ 0x80
 800391e:	00db      	lsls	r3, r3, #3
 8003920:	4013      	ands	r3, r2
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003924:	4b48      	ldr	r3, [pc, #288]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	4a4a      	ldr	r2, [pc, #296]	@ (8003a54 <HAL_RCC_OscConfig+0x338>)
 800392a:	4013      	ands	r3, r2
 800392c:	0019      	movs	r1, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	021a      	lsls	r2, r3, #8
 8003934:	4b44      	ldr	r3, [pc, #272]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003936:	430a      	orrs	r2, r1
 8003938:	605a      	str	r2, [r3, #4]
 800393a:	e01b      	b.n	8003974 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800393c:	4b42      	ldr	r3, [pc, #264]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	4b41      	ldr	r3, [pc, #260]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003942:	4949      	ldr	r1, [pc, #292]	@ (8003a68 <HAL_RCC_OscConfig+0x34c>)
 8003944:	400a      	ands	r2, r1
 8003946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003948:	f7fe fc06 	bl	8002158 <HAL_GetTick>
 800394c:	0003      	movs	r3, r0
 800394e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003950:	e008      	b.n	8003964 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003952:	f7fe fc01 	bl	8002158 <HAL_GetTick>
 8003956:	0002      	movs	r2, r0
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	1ad3      	subs	r3, r2, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d901      	bls.n	8003964 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e1d8      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003964:	4b38      	ldr	r3, [pc, #224]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	2380      	movs	r3, #128	@ 0x80
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	4013      	ands	r3, r2
 800396e:	d1f0      	bne.n	8003952 <HAL_RCC_OscConfig+0x236>
 8003970:	e000      	b.n	8003974 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003972:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2208      	movs	r2, #8
 800397a:	4013      	ands	r3, r2
 800397c:	d047      	beq.n	8003a0e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800397e:	4b32      	ldr	r3, [pc, #200]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	2238      	movs	r2, #56	@ 0x38
 8003984:	4013      	ands	r3, r2
 8003986:	2b18      	cmp	r3, #24
 8003988:	d10a      	bne.n	80039a0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800398a:	4b2f      	ldr	r3, [pc, #188]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 800398c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800398e:	2202      	movs	r2, #2
 8003990:	4013      	ands	r3, r2
 8003992:	d03c      	beq.n	8003a0e <HAL_RCC_OscConfig+0x2f2>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d138      	bne.n	8003a0e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e1ba      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d019      	beq.n	80039dc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80039a8:	4b27      	ldr	r3, [pc, #156]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80039aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039ac:	4b26      	ldr	r3, [pc, #152]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80039ae:	2101      	movs	r1, #1
 80039b0:	430a      	orrs	r2, r1
 80039b2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b4:	f7fe fbd0 	bl	8002158 <HAL_GetTick>
 80039b8:	0003      	movs	r3, r0
 80039ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039be:	f7fe fbcb 	bl	8002158 <HAL_GetTick>
 80039c2:	0002      	movs	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e1a2      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80039d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d4:	2202      	movs	r2, #2
 80039d6:	4013      	ands	r3, r2
 80039d8:	d0f1      	beq.n	80039be <HAL_RCC_OscConfig+0x2a2>
 80039da:	e018      	b.n	8003a0e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80039dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80039de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039e0:	4b19      	ldr	r3, [pc, #100]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 80039e2:	2101      	movs	r1, #1
 80039e4:	438a      	bics	r2, r1
 80039e6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e8:	f7fe fbb6 	bl	8002158 <HAL_GetTick>
 80039ec:	0003      	movs	r3, r0
 80039ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039f0:	e008      	b.n	8003a04 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f2:	f7fe fbb1 	bl	8002158 <HAL_GetTick>
 80039f6:	0002      	movs	r2, r0
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d901      	bls.n	8003a04 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e188      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a04:	4b10      	ldr	r3, [pc, #64]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003a06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a08:	2202      	movs	r2, #2
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	d1f1      	bne.n	80039f2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2204      	movs	r2, #4
 8003a14:	4013      	ands	r3, r2
 8003a16:	d100      	bne.n	8003a1a <HAL_RCC_OscConfig+0x2fe>
 8003a18:	e0c6      	b.n	8003ba8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a1a:	231f      	movs	r3, #31
 8003a1c:	18fb      	adds	r3, r7, r3
 8003a1e:	2200      	movs	r2, #0
 8003a20:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003a22:	4b09      	ldr	r3, [pc, #36]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	2238      	movs	r2, #56	@ 0x38
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b20      	cmp	r3, #32
 8003a2c:	d11e      	bne.n	8003a6c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003a2e:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <HAL_RCC_OscConfig+0x32c>)
 8003a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a32:	2202      	movs	r2, #2
 8003a34:	4013      	ands	r3, r2
 8003a36:	d100      	bne.n	8003a3a <HAL_RCC_OscConfig+0x31e>
 8003a38:	e0b6      	b.n	8003ba8 <HAL_RCC_OscConfig+0x48c>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d000      	beq.n	8003a44 <HAL_RCC_OscConfig+0x328>
 8003a42:	e0b1      	b.n	8003ba8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e166      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	fffeffff 	.word	0xfffeffff
 8003a50:	fffbffff 	.word	0xfffbffff
 8003a54:	ffff80ff 	.word	0xffff80ff
 8003a58:	ffffc7ff 	.word	0xffffc7ff
 8003a5c:	00f42400 	.word	0x00f42400
 8003a60:	20000018 	.word	0x20000018
 8003a64:	2000001c 	.word	0x2000001c
 8003a68:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a6c:	4bac      	ldr	r3, [pc, #688]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003a6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a70:	2380      	movs	r3, #128	@ 0x80
 8003a72:	055b      	lsls	r3, r3, #21
 8003a74:	4013      	ands	r3, r2
 8003a76:	d101      	bne.n	8003a7c <HAL_RCC_OscConfig+0x360>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e000      	b.n	8003a7e <HAL_RCC_OscConfig+0x362>
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d011      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003a82:	4ba7      	ldr	r3, [pc, #668]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003a84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a86:	4ba6      	ldr	r3, [pc, #664]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003a88:	2180      	movs	r1, #128	@ 0x80
 8003a8a:	0549      	lsls	r1, r1, #21
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a90:	4ba3      	ldr	r3, [pc, #652]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003a92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a94:	2380      	movs	r3, #128	@ 0x80
 8003a96:	055b      	lsls	r3, r3, #21
 8003a98:	4013      	ands	r3, r2
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003a9e:	231f      	movs	r3, #31
 8003aa0:	18fb      	adds	r3, r7, r3
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aa6:	4b9f      	ldr	r3, [pc, #636]	@ (8003d24 <HAL_RCC_OscConfig+0x608>)
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	2380      	movs	r3, #128	@ 0x80
 8003aac:	005b      	lsls	r3, r3, #1
 8003aae:	4013      	ands	r3, r2
 8003ab0:	d11a      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ab2:	4b9c      	ldr	r3, [pc, #624]	@ (8003d24 <HAL_RCC_OscConfig+0x608>)
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	4b9b      	ldr	r3, [pc, #620]	@ (8003d24 <HAL_RCC_OscConfig+0x608>)
 8003ab8:	2180      	movs	r1, #128	@ 0x80
 8003aba:	0049      	lsls	r1, r1, #1
 8003abc:	430a      	orrs	r2, r1
 8003abe:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003ac0:	f7fe fb4a 	bl	8002158 <HAL_GetTick>
 8003ac4:	0003      	movs	r3, r0
 8003ac6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aca:	f7fe fb45 	bl	8002158 <HAL_GetTick>
 8003ace:	0002      	movs	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e11c      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003adc:	4b91      	ldr	r3, [pc, #580]	@ (8003d24 <HAL_RCC_OscConfig+0x608>)
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	2380      	movs	r3, #128	@ 0x80
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d106      	bne.n	8003afe <HAL_RCC_OscConfig+0x3e2>
 8003af0:	4b8b      	ldr	r3, [pc, #556]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003af2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003af4:	4b8a      	ldr	r3, [pc, #552]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003af6:	2101      	movs	r1, #1
 8003af8:	430a      	orrs	r2, r1
 8003afa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003afc:	e01c      	b.n	8003b38 <HAL_RCC_OscConfig+0x41c>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b05      	cmp	r3, #5
 8003b04:	d10c      	bne.n	8003b20 <HAL_RCC_OscConfig+0x404>
 8003b06:	4b86      	ldr	r3, [pc, #536]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b08:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b0a:	4b85      	ldr	r3, [pc, #532]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b0c:	2104      	movs	r1, #4
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b12:	4b83      	ldr	r3, [pc, #524]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b14:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b16:	4b82      	ldr	r3, [pc, #520]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b18:	2101      	movs	r1, #1
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b1e:	e00b      	b.n	8003b38 <HAL_RCC_OscConfig+0x41c>
 8003b20:	4b7f      	ldr	r3, [pc, #508]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b22:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b24:	4b7e      	ldr	r3, [pc, #504]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b26:	2101      	movs	r1, #1
 8003b28:	438a      	bics	r2, r1
 8003b2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b2c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b30:	4b7b      	ldr	r3, [pc, #492]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b32:	2104      	movs	r1, #4
 8003b34:	438a      	bics	r2, r1
 8003b36:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d014      	beq.n	8003b6a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b40:	f7fe fb0a 	bl	8002158 <HAL_GetTick>
 8003b44:	0003      	movs	r3, r0
 8003b46:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b48:	e009      	b.n	8003b5e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b4a:	f7fe fb05 	bl	8002158 <HAL_GetTick>
 8003b4e:	0002      	movs	r2, r0
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	4a74      	ldr	r2, [pc, #464]	@ (8003d28 <HAL_RCC_OscConfig+0x60c>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e0db      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b5e:	4b70      	ldr	r3, [pc, #448]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b62:	2202      	movs	r2, #2
 8003b64:	4013      	ands	r3, r2
 8003b66:	d0f0      	beq.n	8003b4a <HAL_RCC_OscConfig+0x42e>
 8003b68:	e013      	b.n	8003b92 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6a:	f7fe faf5 	bl	8002158 <HAL_GetTick>
 8003b6e:	0003      	movs	r3, r0
 8003b70:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b72:	e009      	b.n	8003b88 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b74:	f7fe faf0 	bl	8002158 <HAL_GetTick>
 8003b78:	0002      	movs	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	4a6a      	ldr	r2, [pc, #424]	@ (8003d28 <HAL_RCC_OscConfig+0x60c>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d901      	bls.n	8003b88 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003b84:	2303      	movs	r3, #3
 8003b86:	e0c6      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b88:	4b65      	ldr	r3, [pc, #404]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b8c:	2202      	movs	r2, #2
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d1f0      	bne.n	8003b74 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b92:	231f      	movs	r3, #31
 8003b94:	18fb      	adds	r3, r7, r3
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d105      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003b9c:	4b60      	ldr	r3, [pc, #384]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003b9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ba0:	4b5f      	ldr	r3, [pc, #380]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003ba2:	4962      	ldr	r1, [pc, #392]	@ (8003d2c <HAL_RCC_OscConfig+0x610>)
 8003ba4:	400a      	ands	r2, r1
 8003ba6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d100      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x496>
 8003bb0:	e0b0      	b.n	8003d14 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	2238      	movs	r2, #56	@ 0x38
 8003bb8:	4013      	ands	r3, r2
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d100      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x4a4>
 8003bbe:	e078      	b.n	8003cb2 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	69db      	ldr	r3, [r3, #28]
 8003bc4:	2b02      	cmp	r3, #2
 8003bc6:	d153      	bne.n	8003c70 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc8:	4b55      	ldr	r3, [pc, #340]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	4b54      	ldr	r3, [pc, #336]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003bce:	4958      	ldr	r1, [pc, #352]	@ (8003d30 <HAL_RCC_OscConfig+0x614>)
 8003bd0:	400a      	ands	r2, r1
 8003bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7fe fac0 	bl	8002158 <HAL_GetTick>
 8003bd8:	0003      	movs	r3, r0
 8003bda:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bdc:	e008      	b.n	8003bf0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bde:	f7fe fabb 	bl	8002158 <HAL_GetTick>
 8003be2:	0002      	movs	r2, r0
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d901      	bls.n	8003bf0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e092      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	2380      	movs	r3, #128	@ 0x80
 8003bf6:	049b      	lsls	r3, r3, #18
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	d1f0      	bne.n	8003bde <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bfc:	4b48      	ldr	r3, [pc, #288]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	4a4c      	ldr	r2, [pc, #304]	@ (8003d34 <HAL_RCC_OscConfig+0x618>)
 8003c02:	4013      	ands	r3, r2
 8003c04:	0019      	movs	r1, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6a1a      	ldr	r2, [r3, #32]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	021b      	lsls	r3, r3, #8
 8003c16:	431a      	orrs	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c22:	431a      	orrs	r2, r3
 8003c24:	4b3e      	ldr	r3, [pc, #248]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c26:	430a      	orrs	r2, r1
 8003c28:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	4b3c      	ldr	r3, [pc, #240]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c30:	2180      	movs	r1, #128	@ 0x80
 8003c32:	0449      	lsls	r1, r1, #17
 8003c34:	430a      	orrs	r2, r1
 8003c36:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003c38:	4b39      	ldr	r3, [pc, #228]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c3a:	68da      	ldr	r2, [r3, #12]
 8003c3c:	4b38      	ldr	r3, [pc, #224]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c3e:	2180      	movs	r1, #128	@ 0x80
 8003c40:	0549      	lsls	r1, r1, #21
 8003c42:	430a      	orrs	r2, r1
 8003c44:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c46:	f7fe fa87 	bl	8002158 <HAL_GetTick>
 8003c4a:	0003      	movs	r3, r0
 8003c4c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c50:	f7fe fa82 	bl	8002158 <HAL_GetTick>
 8003c54:	0002      	movs	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e059      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c62:	4b2f      	ldr	r3, [pc, #188]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	2380      	movs	r3, #128	@ 0x80
 8003c68:	049b      	lsls	r3, r3, #18
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	d0f0      	beq.n	8003c50 <HAL_RCC_OscConfig+0x534>
 8003c6e:	e051      	b.n	8003d14 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c70:	4b2b      	ldr	r3, [pc, #172]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	4b2a      	ldr	r3, [pc, #168]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c76:	492e      	ldr	r1, [pc, #184]	@ (8003d30 <HAL_RCC_OscConfig+0x614>)
 8003c78:	400a      	ands	r2, r1
 8003c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7c:	f7fe fa6c 	bl	8002158 <HAL_GetTick>
 8003c80:	0003      	movs	r3, r0
 8003c82:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c86:	f7fe fa67 	bl	8002158 <HAL_GetTick>
 8003c8a:	0002      	movs	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e03e      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c98:	4b21      	ldr	r3, [pc, #132]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	2380      	movs	r3, #128	@ 0x80
 8003c9e:	049b      	lsls	r3, r3, #18
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	d1f0      	bne.n	8003c86 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8003ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003caa:	4923      	ldr	r1, [pc, #140]	@ (8003d38 <HAL_RCC_OscConfig+0x61c>)
 8003cac:	400a      	ands	r2, r1
 8003cae:	60da      	str	r2, [r3, #12]
 8003cb0:	e030      	b.n	8003d14 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d101      	bne.n	8003cbe <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e02b      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003cbe:	4b18      	ldr	r3, [pc, #96]	@ (8003d20 <HAL_RCC_OscConfig+0x604>)
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	401a      	ands	r2, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d11e      	bne.n	8003d10 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2270      	movs	r2, #112	@ 0x70
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d117      	bne.n	8003d10 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	23fe      	movs	r3, #254	@ 0xfe
 8003ce4:	01db      	lsls	r3, r3, #7
 8003ce6:	401a      	ands	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cec:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d10e      	bne.n	8003d10 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	23f8      	movs	r3, #248	@ 0xf8
 8003cf6:	039b      	lsls	r3, r3, #14
 8003cf8:	401a      	ands	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d106      	bne.n	8003d10 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	0f5b      	lsrs	r3, r3, #29
 8003d06:	075a      	lsls	r2, r3, #29
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d001      	beq.n	8003d14 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e000      	b.n	8003d16 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	0018      	movs	r0, r3
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	b008      	add	sp, #32
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	46c0      	nop			@ (mov r8, r8)
 8003d20:	40021000 	.word	0x40021000
 8003d24:	40007000 	.word	0x40007000
 8003d28:	00001388 	.word	0x00001388
 8003d2c:	efffffff 	.word	0xefffffff
 8003d30:	feffffff 	.word	0xfeffffff
 8003d34:	1fc1808c 	.word	0x1fc1808c
 8003d38:	effefffc 	.word	0xeffefffc

08003d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e0e9      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d50:	4b76      	ldr	r3, [pc, #472]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2207      	movs	r2, #7
 8003d56:	4013      	ands	r3, r2
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d91e      	bls.n	8003d9c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d5e:	4b73      	ldr	r3, [pc, #460]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2207      	movs	r2, #7
 8003d64:	4393      	bics	r3, r2
 8003d66:	0019      	movs	r1, r3
 8003d68:	4b70      	ldr	r3, [pc, #448]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003d70:	f7fe f9f2 	bl	8002158 <HAL_GetTick>
 8003d74:	0003      	movs	r3, r0
 8003d76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d78:	e009      	b.n	8003d8e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d7a:	f7fe f9ed 	bl	8002158 <HAL_GetTick>
 8003d7e:	0002      	movs	r2, r0
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	4a6a      	ldr	r2, [pc, #424]	@ (8003f30 <HAL_RCC_ClockConfig+0x1f4>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e0ca      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d8e:	4b67      	ldr	r3, [pc, #412]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	2207      	movs	r2, #7
 8003d94:	4013      	ands	r3, r2
 8003d96:	683a      	ldr	r2, [r7, #0]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d1ee      	bne.n	8003d7a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2202      	movs	r2, #2
 8003da2:	4013      	ands	r3, r2
 8003da4:	d015      	beq.n	8003dd2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	2204      	movs	r2, #4
 8003dac:	4013      	ands	r3, r2
 8003dae:	d006      	beq.n	8003dbe <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003db0:	4b60      	ldr	r3, [pc, #384]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	4b5f      	ldr	r3, [pc, #380]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003db6:	21e0      	movs	r1, #224	@ 0xe0
 8003db8:	01c9      	lsls	r1, r1, #7
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dbe:	4b5d      	ldr	r3, [pc, #372]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	4a5d      	ldr	r2, [pc, #372]	@ (8003f38 <HAL_RCC_ClockConfig+0x1fc>)
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	0019      	movs	r1, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	4b59      	ldr	r3, [pc, #356]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d057      	beq.n	8003e8c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d107      	bne.n	8003df4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003de4:	4b53      	ldr	r3, [pc, #332]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	2380      	movs	r3, #128	@ 0x80
 8003dea:	029b      	lsls	r3, r3, #10
 8003dec:	4013      	ands	r3, r2
 8003dee:	d12b      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e097      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d107      	bne.n	8003e0c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dfc:	4b4d      	ldr	r3, [pc, #308]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	2380      	movs	r3, #128	@ 0x80
 8003e02:	049b      	lsls	r3, r3, #18
 8003e04:	4013      	ands	r3, r2
 8003e06:	d11f      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e08b      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d107      	bne.n	8003e24 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e14:	4b47      	ldr	r3, [pc, #284]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	2380      	movs	r3, #128	@ 0x80
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	d113      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e07f      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	2b03      	cmp	r3, #3
 8003e2a:	d106      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e2c:	4b41      	ldr	r3, [pc, #260]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e30:	2202      	movs	r2, #2
 8003e32:	4013      	ands	r3, r2
 8003e34:	d108      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e074      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003e3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e3e:	2202      	movs	r2, #2
 8003e40:	4013      	ands	r3, r2
 8003e42:	d101      	bne.n	8003e48 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e06d      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e48:	4b3a      	ldr	r3, [pc, #232]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	2207      	movs	r2, #7
 8003e4e:	4393      	bics	r3, r2
 8003e50:	0019      	movs	r1, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	4b37      	ldr	r3, [pc, #220]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e5c:	f7fe f97c 	bl	8002158 <HAL_GetTick>
 8003e60:	0003      	movs	r3, r0
 8003e62:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e64:	e009      	b.n	8003e7a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e66:	f7fe f977 	bl	8002158 <HAL_GetTick>
 8003e6a:	0002      	movs	r2, r0
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	4a2f      	ldr	r2, [pc, #188]	@ (8003f30 <HAL_RCC_ClockConfig+0x1f4>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e054      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	2238      	movs	r2, #56	@ 0x38
 8003e80:	401a      	ands	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	00db      	lsls	r3, r3, #3
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d1ec      	bne.n	8003e66 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e8c:	4b27      	ldr	r3, [pc, #156]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2207      	movs	r2, #7
 8003e92:	4013      	ands	r3, r2
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d21e      	bcs.n	8003ed8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e9a:	4b24      	ldr	r3, [pc, #144]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2207      	movs	r2, #7
 8003ea0:	4393      	bics	r3, r2
 8003ea2:	0019      	movs	r1, r3
 8003ea4:	4b21      	ldr	r3, [pc, #132]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003eac:	f7fe f954 	bl	8002158 <HAL_GetTick>
 8003eb0:	0003      	movs	r3, r0
 8003eb2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003eb4:	e009      	b.n	8003eca <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eb6:	f7fe f94f 	bl	8002158 <HAL_GetTick>
 8003eba:	0002      	movs	r2, r0
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8003f30 <HAL_RCC_ClockConfig+0x1f4>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e02c      	b.n	8003f24 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003eca:	4b18      	ldr	r3, [pc, #96]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f0>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2207      	movs	r2, #7
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d1ee      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2204      	movs	r2, #4
 8003ede:	4013      	ands	r3, r2
 8003ee0:	d009      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee2:	4b14      	ldr	r3, [pc, #80]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	4a15      	ldr	r2, [pc, #84]	@ (8003f3c <HAL_RCC_ClockConfig+0x200>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	0019      	movs	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	68da      	ldr	r2, [r3, #12]
 8003ef0:	4b10      	ldr	r3, [pc, #64]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003ef6:	f000 f829 	bl	8003f4c <HAL_RCC_GetSysClockFreq>
 8003efa:	0001      	movs	r1, r0
 8003efc:	4b0d      	ldr	r3, [pc, #52]	@ (8003f34 <HAL_RCC_ClockConfig+0x1f8>)
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	0a1b      	lsrs	r3, r3, #8
 8003f02:	220f      	movs	r2, #15
 8003f04:	401a      	ands	r2, r3
 8003f06:	4b0e      	ldr	r3, [pc, #56]	@ (8003f40 <HAL_RCC_ClockConfig+0x204>)
 8003f08:	0092      	lsls	r2, r2, #2
 8003f0a:	58d3      	ldr	r3, [r2, r3]
 8003f0c:	221f      	movs	r2, #31
 8003f0e:	4013      	ands	r3, r2
 8003f10:	000a      	movs	r2, r1
 8003f12:	40da      	lsrs	r2, r3
 8003f14:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_RCC_ClockConfig+0x208>)
 8003f16:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f18:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <HAL_RCC_ClockConfig+0x20c>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	0018      	movs	r0, r3
 8003f1e:	f7fe f8bf 	bl	80020a0 <HAL_InitTick>
 8003f22:	0003      	movs	r3, r0
}
 8003f24:	0018      	movs	r0, r3
 8003f26:	46bd      	mov	sp, r7
 8003f28:	b004      	add	sp, #16
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40022000 	.word	0x40022000
 8003f30:	00001388 	.word	0x00001388
 8003f34:	40021000 	.word	0x40021000
 8003f38:	fffff0ff 	.word	0xfffff0ff
 8003f3c:	ffff8fff 	.word	0xffff8fff
 8003f40:	08004ac0 	.word	0x08004ac0
 8003f44:	20000018 	.word	0x20000018
 8003f48:	2000001c 	.word	0x2000001c

08003f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b086      	sub	sp, #24
 8003f50:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f52:	4b3c      	ldr	r3, [pc, #240]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	2238      	movs	r2, #56	@ 0x38
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d10f      	bne.n	8003f7c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003f5c:	4b39      	ldr	r3, [pc, #228]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	0adb      	lsrs	r3, r3, #11
 8003f62:	2207      	movs	r2, #7
 8003f64:	4013      	ands	r3, r2
 8003f66:	2201      	movs	r2, #1
 8003f68:	409a      	lsls	r2, r3
 8003f6a:	0013      	movs	r3, r2
 8003f6c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003f6e:	6839      	ldr	r1, [r7, #0]
 8003f70:	4835      	ldr	r0, [pc, #212]	@ (8004048 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f72:	f7fc f8cd 	bl	8000110 <__udivsi3>
 8003f76:	0003      	movs	r3, r0
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	e05d      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f7c:	4b31      	ldr	r3, [pc, #196]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2238      	movs	r2, #56	@ 0x38
 8003f82:	4013      	ands	r3, r2
 8003f84:	2b08      	cmp	r3, #8
 8003f86:	d102      	bne.n	8003f8e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f88:	4b30      	ldr	r3, [pc, #192]	@ (800404c <HAL_RCC_GetSysClockFreq+0x100>)
 8003f8a:	613b      	str	r3, [r7, #16]
 8003f8c:	e054      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f8e:	4b2d      	ldr	r3, [pc, #180]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	2238      	movs	r2, #56	@ 0x38
 8003f94:	4013      	ands	r3, r2
 8003f96:	2b10      	cmp	r3, #16
 8003f98:	d138      	bne.n	800400c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003f9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	2203      	movs	r2, #3
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fa4:	4b27      	ldr	r3, [pc, #156]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	2207      	movs	r2, #7
 8003fac:	4013      	ands	r3, r2
 8003fae:	3301      	adds	r3, #1
 8003fb0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2b03      	cmp	r3, #3
 8003fb6:	d10d      	bne.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fb8:	68b9      	ldr	r1, [r7, #8]
 8003fba:	4824      	ldr	r0, [pc, #144]	@ (800404c <HAL_RCC_GetSysClockFreq+0x100>)
 8003fbc:	f7fc f8a8 	bl	8000110 <__udivsi3>
 8003fc0:	0003      	movs	r3, r0
 8003fc2:	0019      	movs	r1, r3
 8003fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	0a1b      	lsrs	r3, r3, #8
 8003fca:	227f      	movs	r2, #127	@ 0x7f
 8003fcc:	4013      	ands	r3, r2
 8003fce:	434b      	muls	r3, r1
 8003fd0:	617b      	str	r3, [r7, #20]
        break;
 8003fd2:	e00d      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003fd4:	68b9      	ldr	r1, [r7, #8]
 8003fd6:	481c      	ldr	r0, [pc, #112]	@ (8004048 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003fd8:	f7fc f89a 	bl	8000110 <__udivsi3>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	0019      	movs	r1, r3
 8003fe0:	4b18      	ldr	r3, [pc, #96]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	0a1b      	lsrs	r3, r3, #8
 8003fe6:	227f      	movs	r2, #127	@ 0x7f
 8003fe8:	4013      	ands	r3, r2
 8003fea:	434b      	muls	r3, r1
 8003fec:	617b      	str	r3, [r7, #20]
        break;
 8003fee:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003ff0:	4b14      	ldr	r3, [pc, #80]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	0f5b      	lsrs	r3, r3, #29
 8003ff6:	2207      	movs	r2, #7
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	6978      	ldr	r0, [r7, #20]
 8004002:	f7fc f885 	bl	8000110 <__udivsi3>
 8004006:	0003      	movs	r3, r0
 8004008:	613b      	str	r3, [r7, #16]
 800400a:	e015      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800400c:	4b0d      	ldr	r3, [pc, #52]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	2238      	movs	r2, #56	@ 0x38
 8004012:	4013      	ands	r3, r2
 8004014:	2b20      	cmp	r3, #32
 8004016:	d103      	bne.n	8004020 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004018:	2380      	movs	r3, #128	@ 0x80
 800401a:	021b      	lsls	r3, r3, #8
 800401c:	613b      	str	r3, [r7, #16]
 800401e:	e00b      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004020:	4b08      	ldr	r3, [pc, #32]	@ (8004044 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	2238      	movs	r2, #56	@ 0x38
 8004026:	4013      	ands	r3, r2
 8004028:	2b18      	cmp	r3, #24
 800402a:	d103      	bne.n	8004034 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800402c:	23fa      	movs	r3, #250	@ 0xfa
 800402e:	01db      	lsls	r3, r3, #7
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	e001      	b.n	8004038 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004038:	693b      	ldr	r3, [r7, #16]
}
 800403a:	0018      	movs	r0, r3
 800403c:	46bd      	mov	sp, r7
 800403e:	b006      	add	sp, #24
 8004040:	bd80      	pop	{r7, pc}
 8004042:	46c0      	nop			@ (mov r8, r8)
 8004044:	40021000 	.word	0x40021000
 8004048:	00f42400 	.word	0x00f42400
 800404c:	007a1200 	.word	0x007a1200

08004050 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e0a8      	b.n	80041b4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	2b00      	cmp	r3, #0
 8004068:	d109      	bne.n	800407e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	2382      	movs	r3, #130	@ 0x82
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	429a      	cmp	r2, r3
 8004074:	d009      	beq.n	800408a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	61da      	str	r2, [r3, #28]
 800407c:	e005      	b.n	800408a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	225d      	movs	r2, #93	@ 0x5d
 8004094:	5c9b      	ldrb	r3, [r3, r2]
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	d107      	bne.n	80040ac <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	225c      	movs	r2, #92	@ 0x5c
 80040a0:	2100      	movs	r1, #0
 80040a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	0018      	movs	r0, r3
 80040a8:	f7fd ff32 	bl	8001f10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	225d      	movs	r2, #93	@ 0x5d
 80040b0:	2102      	movs	r1, #2
 80040b2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2140      	movs	r1, #64	@ 0x40
 80040c0:	438a      	bics	r2, r1
 80040c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	68da      	ldr	r2, [r3, #12]
 80040c8:	23e0      	movs	r3, #224	@ 0xe0
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d902      	bls.n	80040d6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80040d0:	2300      	movs	r3, #0
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	e002      	b.n	80040dc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80040d6:	2380      	movs	r3, #128	@ 0x80
 80040d8:	015b      	lsls	r3, r3, #5
 80040da:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68da      	ldr	r2, [r3, #12]
 80040e0:	23f0      	movs	r3, #240	@ 0xf0
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d008      	beq.n	80040fa <HAL_SPI_Init+0xaa>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68da      	ldr	r2, [r3, #12]
 80040ec:	23e0      	movs	r3, #224	@ 0xe0
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d002      	beq.n	80040fa <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	2382      	movs	r3, #130	@ 0x82
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	401a      	ands	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6899      	ldr	r1, [r3, #8]
 8004108:	2384      	movs	r3, #132	@ 0x84
 800410a:	021b      	lsls	r3, r3, #8
 800410c:	400b      	ands	r3, r1
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2102      	movs	r1, #2
 8004116:	400b      	ands	r3, r1
 8004118:	431a      	orrs	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	2101      	movs	r1, #1
 8004120:	400b      	ands	r3, r1
 8004122:	431a      	orrs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6999      	ldr	r1, [r3, #24]
 8004128:	2380      	movs	r3, #128	@ 0x80
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	400b      	ands	r3, r1
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	2138      	movs	r1, #56	@ 0x38
 8004136:	400b      	ands	r3, r1
 8004138:	431a      	orrs	r2, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	2180      	movs	r1, #128	@ 0x80
 8004140:	400b      	ands	r3, r1
 8004142:	431a      	orrs	r2, r3
 8004144:	0011      	movs	r1, r2
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800414a:	2380      	movs	r3, #128	@ 0x80
 800414c:	019b      	lsls	r3, r3, #6
 800414e:	401a      	ands	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	0c1b      	lsrs	r3, r3, #16
 800415e:	2204      	movs	r2, #4
 8004160:	401a      	ands	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004166:	2110      	movs	r1, #16
 8004168:	400b      	ands	r3, r1
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004170:	2108      	movs	r1, #8
 8004172:	400b      	ands	r3, r1
 8004174:	431a      	orrs	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68d9      	ldr	r1, [r3, #12]
 800417a:	23f0      	movs	r3, #240	@ 0xf0
 800417c:	011b      	lsls	r3, r3, #4
 800417e:	400b      	ands	r3, r1
 8004180:	431a      	orrs	r2, r3
 8004182:	0011      	movs	r1, r2
 8004184:	68fa      	ldr	r2, [r7, #12]
 8004186:	2380      	movs	r3, #128	@ 0x80
 8004188:	015b      	lsls	r3, r3, #5
 800418a:	401a      	ands	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	69da      	ldr	r2, [r3, #28]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4907      	ldr	r1, [pc, #28]	@ (80041bc <HAL_SPI_Init+0x16c>)
 80041a0:	400a      	ands	r2, r1
 80041a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	225d      	movs	r2, #93	@ 0x5d
 80041ae:	2101      	movs	r1, #1
 80041b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	0018      	movs	r0, r3
 80041b6:	46bd      	mov	sp, r7
 80041b8:	b004      	add	sp, #16
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	fffff7ff 	.word	0xfffff7ff

080041c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b088      	sub	sp, #32
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	603b      	str	r3, [r7, #0]
 80041cc:	1dbb      	adds	r3, r7, #6
 80041ce:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80041d0:	231f      	movs	r3, #31
 80041d2:	18fb      	adds	r3, r7, r3
 80041d4:	2200      	movs	r2, #0
 80041d6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	225c      	movs	r2, #92	@ 0x5c
 80041dc:	5c9b      	ldrb	r3, [r3, r2]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d101      	bne.n	80041e6 <HAL_SPI_Transmit+0x26>
 80041e2:	2302      	movs	r3, #2
 80041e4:	e147      	b.n	8004476 <HAL_SPI_Transmit+0x2b6>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	225c      	movs	r2, #92	@ 0x5c
 80041ea:	2101      	movs	r1, #1
 80041ec:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041ee:	f7fd ffb3 	bl	8002158 <HAL_GetTick>
 80041f2:	0003      	movs	r3, r0
 80041f4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80041f6:	2316      	movs	r3, #22
 80041f8:	18fb      	adds	r3, r7, r3
 80041fa:	1dba      	adds	r2, r7, #6
 80041fc:	8812      	ldrh	r2, [r2, #0]
 80041fe:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	225d      	movs	r2, #93	@ 0x5d
 8004204:	5c9b      	ldrb	r3, [r3, r2]
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b01      	cmp	r3, #1
 800420a:	d004      	beq.n	8004216 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800420c:	231f      	movs	r3, #31
 800420e:	18fb      	adds	r3, r7, r3
 8004210:	2202      	movs	r2, #2
 8004212:	701a      	strb	r2, [r3, #0]
    goto error;
 8004214:	e128      	b.n	8004468 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <HAL_SPI_Transmit+0x64>
 800421c:	1dbb      	adds	r3, r7, #6
 800421e:	881b      	ldrh	r3, [r3, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d104      	bne.n	800422e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004224:	231f      	movs	r3, #31
 8004226:	18fb      	adds	r3, r7, r3
 8004228:	2201      	movs	r2, #1
 800422a:	701a      	strb	r2, [r3, #0]
    goto error;
 800422c:	e11c      	b.n	8004468 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	225d      	movs	r2, #93	@ 0x5d
 8004232:	2103      	movs	r1, #3
 8004234:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	68ba      	ldr	r2, [r7, #8]
 8004240:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	1dba      	adds	r2, r7, #6
 8004246:	8812      	ldrh	r2, [r2, #0]
 8004248:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	1dba      	adds	r2, r7, #6
 800424e:	8812      	ldrh	r2, [r2, #0]
 8004250:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2244      	movs	r2, #68	@ 0x44
 800425c:	2100      	movs	r1, #0
 800425e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2246      	movs	r2, #70	@ 0x46
 8004264:	2100      	movs	r1, #0
 8004266:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2200      	movs	r2, #0
 8004272:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	2380      	movs	r3, #128	@ 0x80
 800427a:	021b      	lsls	r3, r3, #8
 800427c:	429a      	cmp	r2, r3
 800427e:	d110      	bne.n	80042a2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2140      	movs	r1, #64	@ 0x40
 800428c:	438a      	bics	r2, r1
 800428e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2180      	movs	r1, #128	@ 0x80
 800429c:	01c9      	lsls	r1, r1, #7
 800429e:	430a      	orrs	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2240      	movs	r2, #64	@ 0x40
 80042aa:	4013      	ands	r3, r2
 80042ac:	2b40      	cmp	r3, #64	@ 0x40
 80042ae:	d007      	beq.n	80042c0 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2140      	movs	r1, #64	@ 0x40
 80042bc:	430a      	orrs	r2, r1
 80042be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	68da      	ldr	r2, [r3, #12]
 80042c4:	23e0      	movs	r3, #224	@ 0xe0
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d952      	bls.n	8004372 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d004      	beq.n	80042de <HAL_SPI_Transmit+0x11e>
 80042d4:	2316      	movs	r3, #22
 80042d6:	18fb      	adds	r3, r7, r3
 80042d8:	881b      	ldrh	r3, [r3, #0]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d143      	bne.n	8004366 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e2:	881a      	ldrh	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ee:	1c9a      	adds	r2, r3, #2
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004302:	e030      	b.n	8004366 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	2202      	movs	r2, #2
 800430c:	4013      	ands	r3, r2
 800430e:	2b02      	cmp	r3, #2
 8004310:	d112      	bne.n	8004338 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004316:	881a      	ldrh	r2, [r3, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004322:	1c9a      	adds	r2, r3, #2
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800432c:	b29b      	uxth	r3, r3
 800432e:	3b01      	subs	r3, #1
 8004330:	b29a      	uxth	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004336:	e016      	b.n	8004366 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004338:	f7fd ff0e 	bl	8002158 <HAL_GetTick>
 800433c:	0002      	movs	r2, r0
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d802      	bhi.n	800434e <HAL_SPI_Transmit+0x18e>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	3301      	adds	r3, #1
 800434c:	d102      	bne.n	8004354 <HAL_SPI_Transmit+0x194>
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d108      	bne.n	8004366 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8004354:	231f      	movs	r3, #31
 8004356:	18fb      	adds	r3, r7, r3
 8004358:	2203      	movs	r2, #3
 800435a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	225d      	movs	r2, #93	@ 0x5d
 8004360:	2101      	movs	r1, #1
 8004362:	5499      	strb	r1, [r3, r2]
          goto error;
 8004364:	e080      	b.n	8004468 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800436a:	b29b      	uxth	r3, r3
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1c9      	bne.n	8004304 <HAL_SPI_Transmit+0x144>
 8004370:	e053      	b.n	800441a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d004      	beq.n	8004384 <HAL_SPI_Transmit+0x1c4>
 800437a:	2316      	movs	r3, #22
 800437c:	18fb      	adds	r3, r7, r3
 800437e:	881b      	ldrh	r3, [r3, #0]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d145      	bne.n	8004410 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	330c      	adds	r3, #12
 800438e:	7812      	ldrb	r2, [r2, #0]
 8004390:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004396:	1c5a      	adds	r2, r3, #1
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	3b01      	subs	r3, #1
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80043aa:	e031      	b.n	8004410 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	2202      	movs	r2, #2
 80043b4:	4013      	ands	r3, r2
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d113      	bne.n	80043e2 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	330c      	adds	r3, #12
 80043c4:	7812      	ldrb	r2, [r2, #0]
 80043c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043cc:	1c5a      	adds	r2, r3, #1
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	3b01      	subs	r3, #1
 80043da:	b29a      	uxth	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80043e0:	e016      	b.n	8004410 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043e2:	f7fd feb9 	bl	8002158 <HAL_GetTick>
 80043e6:	0002      	movs	r2, r0
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	683a      	ldr	r2, [r7, #0]
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d802      	bhi.n	80043f8 <HAL_SPI_Transmit+0x238>
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	3301      	adds	r3, #1
 80043f6:	d102      	bne.n	80043fe <HAL_SPI_Transmit+0x23e>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d108      	bne.n	8004410 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80043fe:	231f      	movs	r3, #31
 8004400:	18fb      	adds	r3, r7, r3
 8004402:	2203      	movs	r2, #3
 8004404:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	225d      	movs	r2, #93	@ 0x5d
 800440a:	2101      	movs	r1, #1
 800440c:	5499      	strb	r1, [r3, r2]
          goto error;
 800440e:	e02b      	b.n	8004468 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004414:	b29b      	uxth	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1c8      	bne.n	80043ac <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	6839      	ldr	r1, [r7, #0]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	0018      	movs	r0, r3
 8004422:	f000 f95d 	bl	80046e0 <SPI_EndRxTxTransaction>
 8004426:	1e03      	subs	r3, r0, #0
 8004428:	d002      	beq.n	8004430 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2220      	movs	r2, #32
 800442e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d10a      	bne.n	800444e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004438:	2300      	movs	r3, #0
 800443a:	613b      	str	r3, [r7, #16]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	613b      	str	r3, [r7, #16]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	613b      	str	r3, [r7, #16]
 800444c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004452:	2b00      	cmp	r3, #0
 8004454:	d004      	beq.n	8004460 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8004456:	231f      	movs	r3, #31
 8004458:	18fb      	adds	r3, r7, r3
 800445a:	2201      	movs	r2, #1
 800445c:	701a      	strb	r2, [r3, #0]
 800445e:	e003      	b.n	8004468 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	225d      	movs	r2, #93	@ 0x5d
 8004464:	2101      	movs	r1, #1
 8004466:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	225c      	movs	r2, #92	@ 0x5c
 800446c:	2100      	movs	r1, #0
 800446e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004470:	231f      	movs	r3, #31
 8004472:	18fb      	adds	r3, r7, r3
 8004474:	781b      	ldrb	r3, [r3, #0]
}
 8004476:	0018      	movs	r0, r3
 8004478:	46bd      	mov	sp, r7
 800447a:	b008      	add	sp, #32
 800447c:	bd80      	pop	{r7, pc}
	...

08004480 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b088      	sub	sp, #32
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	603b      	str	r3, [r7, #0]
 800448c:	1dfb      	adds	r3, r7, #7
 800448e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004490:	f7fd fe62 	bl	8002158 <HAL_GetTick>
 8004494:	0002      	movs	r2, r0
 8004496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	18d3      	adds	r3, r2, r3
 800449e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044a0:	f7fd fe5a 	bl	8002158 <HAL_GetTick>
 80044a4:	0003      	movs	r3, r0
 80044a6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004594 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	015b      	lsls	r3, r3, #5
 80044ae:	0d1b      	lsrs	r3, r3, #20
 80044b0:	69fa      	ldr	r2, [r7, #28]
 80044b2:	4353      	muls	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044b6:	e058      	b.n	800456a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	3301      	adds	r3, #1
 80044bc:	d055      	beq.n	800456a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044be:	f7fd fe4b 	bl	8002158 <HAL_GetTick>
 80044c2:	0002      	movs	r2, r0
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	69fa      	ldr	r2, [r7, #28]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d902      	bls.n	80044d4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d142      	bne.n	800455a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685a      	ldr	r2, [r3, #4]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	21e0      	movs	r1, #224	@ 0xe0
 80044e0:	438a      	bics	r2, r1
 80044e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	2382      	movs	r3, #130	@ 0x82
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d113      	bne.n	8004518 <SPI_WaitFlagStateUntilTimeout+0x98>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	689a      	ldr	r2, [r3, #8]
 80044f4:	2380      	movs	r3, #128	@ 0x80
 80044f6:	021b      	lsls	r3, r3, #8
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d005      	beq.n	8004508 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	2380      	movs	r3, #128	@ 0x80
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	429a      	cmp	r2, r3
 8004506:	d107      	bne.n	8004518 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2140      	movs	r1, #64	@ 0x40
 8004514:	438a      	bics	r2, r1
 8004516:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800451c:	2380      	movs	r3, #128	@ 0x80
 800451e:	019b      	lsls	r3, r3, #6
 8004520:	429a      	cmp	r2, r3
 8004522:	d110      	bne.n	8004546 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	491a      	ldr	r1, [pc, #104]	@ (8004598 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004530:	400a      	ands	r2, r1
 8004532:	601a      	str	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2180      	movs	r1, #128	@ 0x80
 8004540:	0189      	lsls	r1, r1, #6
 8004542:	430a      	orrs	r2, r1
 8004544:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	225d      	movs	r2, #93	@ 0x5d
 800454a:	2101      	movs	r1, #1
 800454c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	225c      	movs	r2, #92	@ 0x5c
 8004552:	2100      	movs	r1, #0
 8004554:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e017      	b.n	800458a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004560:	2300      	movs	r3, #0
 8004562:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	3b01      	subs	r3, #1
 8004568:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	4013      	ands	r3, r2
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	425a      	negs	r2, r3
 800457a:	4153      	adcs	r3, r2
 800457c:	b2db      	uxtb	r3, r3
 800457e:	001a      	movs	r2, r3
 8004580:	1dfb      	adds	r3, r7, #7
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	429a      	cmp	r2, r3
 8004586:	d197      	bne.n	80044b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	0018      	movs	r0, r3
 800458c:	46bd      	mov	sp, r7
 800458e:	b008      	add	sp, #32
 8004590:	bd80      	pop	{r7, pc}
 8004592:	46c0      	nop			@ (mov r8, r8)
 8004594:	20000018 	.word	0x20000018
 8004598:	ffffdfff 	.word	0xffffdfff

0800459c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b08a      	sub	sp, #40	@ 0x28
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
 80045a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80045aa:	2317      	movs	r3, #23
 80045ac:	18fb      	adds	r3, r7, r3
 80045ae:	2200      	movs	r2, #0
 80045b0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80045b2:	f7fd fdd1 	bl	8002158 <HAL_GetTick>
 80045b6:	0002      	movs	r2, r0
 80045b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ba:	1a9b      	subs	r3, r3, r2
 80045bc:	683a      	ldr	r2, [r7, #0]
 80045be:	18d3      	adds	r3, r2, r3
 80045c0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80045c2:	f7fd fdc9 	bl	8002158 <HAL_GetTick>
 80045c6:	0003      	movs	r3, r0
 80045c8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	330c      	adds	r3, #12
 80045d0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80045d2:	4b41      	ldr	r3, [pc, #260]	@ (80046d8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	0013      	movs	r3, r2
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	189b      	adds	r3, r3, r2
 80045dc:	00da      	lsls	r2, r3, #3
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	0d1b      	lsrs	r3, r3, #20
 80045e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e4:	4353      	muls	r3, r2
 80045e6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80045e8:	e068      	b.n	80046bc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	23c0      	movs	r3, #192	@ 0xc0
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d10a      	bne.n	800460a <SPI_WaitFifoStateUntilTimeout+0x6e>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d107      	bne.n	800460a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	b2da      	uxtb	r2, r3
 8004600:	2117      	movs	r1, #23
 8004602:	187b      	adds	r3, r7, r1
 8004604:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004606:	187b      	adds	r3, r7, r1
 8004608:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	3301      	adds	r3, #1
 800460e:	d055      	beq.n	80046bc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004610:	f7fd fda2 	bl	8002158 <HAL_GetTick>
 8004614:	0002      	movs	r2, r0
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800461c:	429a      	cmp	r2, r3
 800461e:	d902      	bls.n	8004626 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004622:	2b00      	cmp	r3, #0
 8004624:	d142      	bne.n	80046ac <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	685a      	ldr	r2, [r3, #4]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	21e0      	movs	r1, #224	@ 0xe0
 8004632:	438a      	bics	r2, r1
 8004634:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	685a      	ldr	r2, [r3, #4]
 800463a:	2382      	movs	r3, #130	@ 0x82
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	429a      	cmp	r2, r3
 8004640:	d113      	bne.n	800466a <SPI_WaitFifoStateUntilTimeout+0xce>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	2380      	movs	r3, #128	@ 0x80
 8004648:	021b      	lsls	r3, r3, #8
 800464a:	429a      	cmp	r2, r3
 800464c:	d005      	beq.n	800465a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	689a      	ldr	r2, [r3, #8]
 8004652:	2380      	movs	r3, #128	@ 0x80
 8004654:	00db      	lsls	r3, r3, #3
 8004656:	429a      	cmp	r2, r3
 8004658:	d107      	bne.n	800466a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2140      	movs	r1, #64	@ 0x40
 8004666:	438a      	bics	r2, r1
 8004668:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800466e:	2380      	movs	r3, #128	@ 0x80
 8004670:	019b      	lsls	r3, r3, #6
 8004672:	429a      	cmp	r2, r3
 8004674:	d110      	bne.n	8004698 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4916      	ldr	r1, [pc, #88]	@ (80046dc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004682:	400a      	ands	r2, r1
 8004684:	601a      	str	r2, [r3, #0]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2180      	movs	r1, #128	@ 0x80
 8004692:	0189      	lsls	r1, r1, #6
 8004694:	430a      	orrs	r2, r1
 8004696:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	225d      	movs	r2, #93	@ 0x5d
 800469c:	2101      	movs	r1, #1
 800469e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	225c      	movs	r2, #92	@ 0x5c
 80046a4:	2100      	movs	r1, #0
 80046a6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e010      	b.n	80046ce <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80046b2:	2300      	movs	r3, #0
 80046b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	3b01      	subs	r3, #1
 80046ba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	68ba      	ldr	r2, [r7, #8]
 80046c4:	4013      	ands	r3, r2
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d18e      	bne.n	80045ea <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	0018      	movs	r0, r3
 80046d0:	46bd      	mov	sp, r7
 80046d2:	b00a      	add	sp, #40	@ 0x28
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	46c0      	nop			@ (mov r8, r8)
 80046d8:	20000018 	.word	0x20000018
 80046dc:	ffffdfff 	.word	0xffffdfff

080046e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b086      	sub	sp, #24
 80046e4:	af02      	add	r7, sp, #8
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	23c0      	movs	r3, #192	@ 0xc0
 80046f0:	0159      	lsls	r1, r3, #5
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	0013      	movs	r3, r2
 80046fa:	2200      	movs	r2, #0
 80046fc:	f7ff ff4e 	bl	800459c <SPI_WaitFifoStateUntilTimeout>
 8004700:	1e03      	subs	r3, r0, #0
 8004702:	d007      	beq.n	8004714 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004708:	2220      	movs	r2, #32
 800470a:	431a      	orrs	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e027      	b.n	8004764 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004714:	68ba      	ldr	r2, [r7, #8]
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	0013      	movs	r3, r2
 800471e:	2200      	movs	r2, #0
 8004720:	2180      	movs	r1, #128	@ 0x80
 8004722:	f7ff fead 	bl	8004480 <SPI_WaitFlagStateUntilTimeout>
 8004726:	1e03      	subs	r3, r0, #0
 8004728:	d007      	beq.n	800473a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800472e:	2220      	movs	r2, #32
 8004730:	431a      	orrs	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e014      	b.n	8004764 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	23c0      	movs	r3, #192	@ 0xc0
 800473e:	00d9      	lsls	r1, r3, #3
 8004740:	68f8      	ldr	r0, [r7, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	0013      	movs	r3, r2
 8004748:	2200      	movs	r2, #0
 800474a:	f7ff ff27 	bl	800459c <SPI_WaitFifoStateUntilTimeout>
 800474e:	1e03      	subs	r3, r0, #0
 8004750:	d007      	beq.n	8004762 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004756:	2220      	movs	r2, #32
 8004758:	431a      	orrs	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e000      	b.n	8004764 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	0018      	movs	r0, r3
 8004766:	46bd      	mov	sp, r7
 8004768:	b004      	add	sp, #16
 800476a:	bd80      	pop	{r7, pc}

0800476c <memset>:
 800476c:	0003      	movs	r3, r0
 800476e:	1882      	adds	r2, r0, r2
 8004770:	4293      	cmp	r3, r2
 8004772:	d100      	bne.n	8004776 <memset+0xa>
 8004774:	4770      	bx	lr
 8004776:	7019      	strb	r1, [r3, #0]
 8004778:	3301      	adds	r3, #1
 800477a:	e7f9      	b.n	8004770 <memset+0x4>

0800477c <__libc_init_array>:
 800477c:	b570      	push	{r4, r5, r6, lr}
 800477e:	2600      	movs	r6, #0
 8004780:	4c0c      	ldr	r4, [pc, #48]	@ (80047b4 <__libc_init_array+0x38>)
 8004782:	4d0d      	ldr	r5, [pc, #52]	@ (80047b8 <__libc_init_array+0x3c>)
 8004784:	1b64      	subs	r4, r4, r5
 8004786:	10a4      	asrs	r4, r4, #2
 8004788:	42a6      	cmp	r6, r4
 800478a:	d109      	bne.n	80047a0 <__libc_init_array+0x24>
 800478c:	2600      	movs	r6, #0
 800478e:	f000 f823 	bl	80047d8 <_init>
 8004792:	4c0a      	ldr	r4, [pc, #40]	@ (80047bc <__libc_init_array+0x40>)
 8004794:	4d0a      	ldr	r5, [pc, #40]	@ (80047c0 <__libc_init_array+0x44>)
 8004796:	1b64      	subs	r4, r4, r5
 8004798:	10a4      	asrs	r4, r4, #2
 800479a:	42a6      	cmp	r6, r4
 800479c:	d105      	bne.n	80047aa <__libc_init_array+0x2e>
 800479e:	bd70      	pop	{r4, r5, r6, pc}
 80047a0:	00b3      	lsls	r3, r6, #2
 80047a2:	58eb      	ldr	r3, [r5, r3]
 80047a4:	4798      	blx	r3
 80047a6:	3601      	adds	r6, #1
 80047a8:	e7ee      	b.n	8004788 <__libc_init_array+0xc>
 80047aa:	00b3      	lsls	r3, r6, #2
 80047ac:	58eb      	ldr	r3, [r5, r3]
 80047ae:	4798      	blx	r3
 80047b0:	3601      	adds	r6, #1
 80047b2:	e7f2      	b.n	800479a <__libc_init_array+0x1e>
 80047b4:	08004b00 	.word	0x08004b00
 80047b8:	08004b00 	.word	0x08004b00
 80047bc:	08004b04 	.word	0x08004b04
 80047c0:	08004b00 	.word	0x08004b00

080047c4 <memcpy>:
 80047c4:	2300      	movs	r3, #0
 80047c6:	b510      	push	{r4, lr}
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d100      	bne.n	80047ce <memcpy+0xa>
 80047cc:	bd10      	pop	{r4, pc}
 80047ce:	5ccc      	ldrb	r4, [r1, r3]
 80047d0:	54c4      	strb	r4, [r0, r3]
 80047d2:	3301      	adds	r3, #1
 80047d4:	e7f8      	b.n	80047c8 <memcpy+0x4>
	...

080047d8 <_init>:
 80047d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047da:	46c0      	nop			@ (mov r8, r8)
 80047dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047de:	bc08      	pop	{r3}
 80047e0:	469e      	mov	lr, r3
 80047e2:	4770      	bx	lr

080047e4 <_fini>:
 80047e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047e6:	46c0      	nop			@ (mov r8, r8)
 80047e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ea:	bc08      	pop	{r3}
 80047ec:	469e      	mov	lr, r3
 80047ee:	4770      	bx	lr
