Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 49ad63c6383e4074bbf56a0a92ccad92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NCO_behav xil_defaultlib.NCO -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture nco_arch of entity xil_defaultlib.nco
Built simulation snapshot NCO_behav
