
*** Running vivado
    with args -log Code_Conversion_MUX_2_vers_1_4bits_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Code_Conversion_MUX_2_vers_1_4bits_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Code_Conversion_MUX_2_vers_1_4bits_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Documents/INF1500/Labo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Users/Nathan/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Code_Conversion_MUX_2_vers_1_4bits_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 396.617 ; gain = 102.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Code_Conversion_MUX_2_vers_1_4bits_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/synth/Code_Conversion_MUX_2_vers_1_4bits_0_0.vhd:65]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:14' bound to instance 'U0' of component 'MUX_2_vers_1_4bits' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/synth/Code_Conversion_MUX_2_vers_1_4bits_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'MUX_2_vers_1_4bits' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:27]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0.vhd:56' bound to instance 'ATAD_SPLIT_4_0' of component 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:126]
INFO: [Synth 8-638] synthesizing module 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0.vhd:66]
INFO: [Synth 8-3491] module 'ATAD_SPLIT_4' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/0273/src/ATAD_SPLIT_4.vhd:34' bound to instance 'U0' of component 'ATAD_SPLIT_4' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ATAD_SPLIT_4' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/0273/src/ATAD_SPLIT_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ATAD_SPLIT_4' (1#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/0273/src/ATAD_SPLIT_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0' (2#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0.vhd:66]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0.vhd:56' bound to instance 'ATAD_SPLIT_4_1' of component 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:134]
INFO: [Synth 8-638] synthesizing module 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0.vhd:66]
INFO: [Synth 8-3491] module 'ATAD_SPLIT_4' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/0273/src/ATAD_SPLIT_4.vhd:34' bound to instance 'U0' of component 'ATAD_SPLIT_4' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0' (3#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0/synth/MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0.vhd:66]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_MUX_1B_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/synth/MUX_2_vers_1_4bits_MUX_1B_0_0.vhd:56' bound to instance 'MUX_1B_0' of component 'MUX_2_vers_1_4bits_MUX_1B_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:142]
INFO: [Synth 8-638] synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/synth/MUX_2_vers_1_4bits_MUX_1B_0_0.vhd:68]
INFO: [Synth 8-3491] module 'MUX_1B' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:14' bound to instance 'U0' of component 'MUX_1B' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/synth/MUX_2_vers_1_4bits_MUX_1B_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'MUX_1B' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:30]
INFO: [Synth 8-3491] module 'MUX_1B_xup_and3_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_0/synth/MUX_1B_xup_and3_0_0.v:57' bound to instance 'xup_and3_0' of component 'MUX_1B_xup_and3_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:105]
INFO: [Synth 8-6157] synthesizing module 'MUX_1B_xup_and3_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_0/synth/MUX_1B_xup_and3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_and3' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_and3' (4#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1B_xup_and3_0_0' (5#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_0/synth/MUX_1B_xup_and3_0_0.v:57]
INFO: [Synth 8-3491] module 'MUX_1B_xup_and3_0_1' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_1/synth/MUX_1B_xup_and3_0_1.v:57' bound to instance 'xup_and3_1' of component 'MUX_1B_xup_and3_0_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:112]
INFO: [Synth 8-6157] synthesizing module 'MUX_1B_xup_and3_0_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_1/synth/MUX_1B_xup_and3_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1B_xup_and3_0_1' (6#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_1/synth/MUX_1B_xup_and3_0_1.v:57]
INFO: [Synth 8-3491] module 'MUX_1B_xup_and3_0_2' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_2/synth/MUX_1B_xup_and3_0_2.v:57' bound to instance 'xup_and3_2' of component 'MUX_1B_xup_and3_0_2' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:119]
INFO: [Synth 8-6157] synthesizing module 'MUX_1B_xup_and3_0_2' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_2/synth/MUX_1B_xup_and3_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1B_xup_and3_0_2' (7#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_2/synth/MUX_1B_xup_and3_0_2.v:57]
INFO: [Synth 8-3491] module 'MUX_1B_xup_and3_0_3' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_3/synth/MUX_1B_xup_and3_0_3.v:57' bound to instance 'xup_and3_3' of component 'MUX_1B_xup_and3_0_3' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:126]
INFO: [Synth 8-6157] synthesizing module 'MUX_1B_xup_and3_0_3' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_3/synth/MUX_1B_xup_and3_0_3.v:57]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1B_xup_and3_0_3' (8#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_and3_0_3/synth/MUX_1B_xup_and3_0_3.v:57]
INFO: [Synth 8-3491] module 'MUX_1B_xup_inv_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_0/synth/MUX_1B_xup_inv_0_0.v:57' bound to instance 'xup_inv_0' of component 'MUX_1B_xup_inv_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:133]
INFO: [Synth 8-6157] synthesizing module 'MUX_1B_xup_inv_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_0/synth/MUX_1B_xup_inv_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_inv' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_inv' (9#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1B_xup_inv_0_0' (10#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_0/synth/MUX_1B_xup_inv_0_0.v:57]
INFO: [Synth 8-3491] module 'MUX_1B_xup_inv_0_1' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_1/synth/MUX_1B_xup_inv_0_1.v:57' bound to instance 'xup_inv_1' of component 'MUX_1B_xup_inv_0_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:138]
INFO: [Synth 8-6157] synthesizing module 'MUX_1B_xup_inv_0_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_1/synth/MUX_1B_xup_inv_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1B_xup_inv_0_1' (11#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_inv_0_1/synth/MUX_1B_xup_inv_0_1.v:57]
INFO: [Synth 8-3491] module 'MUX_1B_xup_or4_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_or4_0_0/synth/MUX_1B_xup_or4_0_0.v:57' bound to instance 'xup_or4_0' of component 'MUX_1B_xup_or4_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:143]
INFO: [Synth 8-6157] synthesizing module 'MUX_1B_xup_or4_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_or4_0_0/synth/MUX_1B_xup_or4_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_or4' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_or4' (12#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/ipshared/1eaf/xup_or4.srcs/sources_1/new/xup_or4.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MUX_1B_xup_or4_0_0' (13#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/src/MUX_1B_xup_or4_0_0/synth/MUX_1B_xup_or4_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'MUX_1B' (14#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_0_0' (15#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_0/synth/MUX_2_vers_1_4bits_MUX_1B_0_0.vhd:68]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_MUX_1B_0_1' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_1/synth/MUX_2_vers_1_4bits_MUX_1B_0_1.vhd:56' bound to instance 'MUX_1B_1' of component 'MUX_2_vers_1_4bits_MUX_1B_0_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:152]
INFO: [Synth 8-638] synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_0_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_1/synth/MUX_2_vers_1_4bits_MUX_1B_0_1.vhd:68]
INFO: [Synth 8-3491] module 'MUX_1B' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:14' bound to instance 'U0' of component 'MUX_1B' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_1/synth/MUX_2_vers_1_4bits_MUX_1B_0_1.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_0_1' (16#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_0_1/synth/MUX_2_vers_1_4bits_MUX_1B_0_1.vhd:68]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_MUX_1B_1_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_0/synth/MUX_2_vers_1_4bits_MUX_1B_1_0.vhd:56' bound to instance 'MUX_1B_2' of component 'MUX_2_vers_1_4bits_MUX_1B_1_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:162]
INFO: [Synth 8-638] synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_1_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_0/synth/MUX_2_vers_1_4bits_MUX_1B_1_0.vhd:68]
INFO: [Synth 8-3491] module 'MUX_1B' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:14' bound to instance 'U0' of component 'MUX_1B' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_0/synth/MUX_2_vers_1_4bits_MUX_1B_1_0.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_1_0' (17#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_0/synth/MUX_2_vers_1_4bits_MUX_1B_1_0.vhd:68]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_MUX_1B_1_1' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_1/synth/MUX_2_vers_1_4bits_MUX_1B_1_1.vhd:56' bound to instance 'MUX_1B_3' of component 'MUX_2_vers_1_4bits_MUX_1B_1_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:172]
INFO: [Synth 8-638] synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_1_1' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_1/synth/MUX_2_vers_1_4bits_MUX_1B_1_1.vhd:68]
INFO: [Synth 8-3491] module 'MUX_1B' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/306d/src/MUX_1B.vhd:14' bound to instance 'U0' of component 'MUX_1B' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_1/synth/MUX_2_vers_1_4bits_MUX_1B_1_1.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_vers_1_4bits_MUX_1B_1_1' (18#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_MUX_1B_1_1/synth/MUX_2_vers_1_4bits_MUX_1B_1_1.vhd:68]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_xlconcat_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconcat_0_0/synth/MUX_2_vers_1_4bits_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'MUX_2_vers_1_4bits_xlconcat_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:182]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_vers_1_4bits_xlconcat_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconcat_0_0/synth/MUX_2_vers_1_4bits_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (19#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_vers_1_4bits_xlconcat_0_0' (20#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconcat_0_0/synth/MUX_2_vers_1_4bits_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'MUX_2_vers_1_4bits_xlconstant_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconstant_0_0/synth/MUX_2_vers_1_4bits_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'MUX_2_vers_1_4bits_xlconstant_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:190]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_vers_1_4bits_xlconstant_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconstant_0_0/synth/MUX_2_vers_1_4bits_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (21#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_vers_1_4bits_xlconstant_0_0' (22#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_xlconstant_0_0/synth/MUX_2_vers_1_4bits_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_vers_1_4bits' (23#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/c5d0/src/MUX_2_vers_1_4bits.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Code_Conversion_MUX_2_vers_1_4bits_0_0' (24#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/synth/Code_Conversion_MUX_2_vers_1_4bits_0_0.vhd:65]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 453.129 ; gain = 158.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 453.129 ; gain = 158.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 453.129 ; gain = 158.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/src/MUX_2_vers_1_4bits_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/Code_Conversion_MUX_2_vers_1_4bits_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/Code_Conversion_MUX_2_vers_1_4bits_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.449 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 769.824 ; gain = 0.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 769.824 ; gain = 475.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 769.824 ; gain = 475.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/Code_Conversion_MUX_2_vers_1_4bits_0_0_synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0/U0/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1/U0/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2/U0/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3/U0/xup_and3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0/U0/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1/U0/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2/U0/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3/U0/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0/U0/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1/U0/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2/U0/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3/U0/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0/U0/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1/U0/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2/U0/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3/U0/xup_and3_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0/U0/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1/U0/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2/U0/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3/U0/xup_and3_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0/U0/xup_and3_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1/U0/xup_and3_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2/U0/xup_and3_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3/U0/xup_and3_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_0/U0/xup_or4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_1/U0/xup_or4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_2/U0/xup_or4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/MUX_1B_3/U0/xup_or4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/ATAD_SPLIT_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/ATAD_SPLIT_4_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 769.824 ; gain = 475.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 769.824 ; gain = 475.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 769.824 ; gain = 475.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 778.559 ; gain = 484.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 778.559 ; gain = 484.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     8|
|2     |LUT3 |    16|
|3     |LUT4 |     4|
+------+-----+------+

Report Instance Areas: 
+------+-------------------+------------------------------------+------+
|      |Instance           |Module                              |Cells |
+------+-------------------+------------------------------------+------+
|1     |top                |                                    |    28|
|2     |  U0               |MUX_2_vers_1_4bits                  |    28|
|3     |    ATAD_SPLIT_4_0 |MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0 |     0|
|4     |    ATAD_SPLIT_4_1 |MUX_2_vers_1_4bits_ATAD_SPLIT_4_1_0 |     0|
|5     |    MUX_1B_0       |MUX_2_vers_1_4bits_MUX_1B_0_0       |     7|
|6     |      U0           |MUX_1B__xdcDup__1                   |     7|
|7     |        xup_and3_0 |MUX_1B_xup_and3_0_0__4              |     1|
|8     |          inst     |xup_and3_17                         |     1|
|9     |        xup_and3_1 |MUX_1B_xup_and3_0_1__4              |     1|
|10    |          inst     |xup_and3_16                         |     1|
|11    |        xup_and3_2 |MUX_1B_xup_and3_0_2__4              |     1|
|12    |          inst     |xup_and3_15                         |     1|
|13    |        xup_and3_3 |MUX_1B_xup_and3_0_3__4              |     1|
|14    |          inst     |xup_and3_14                         |     1|
|15    |        xup_inv_0  |MUX_1B_xup_inv_0_0__4               |     1|
|16    |        xup_inv_1  |MUX_1B_xup_inv_0_1__4               |     1|
|17    |        xup_or4_0  |MUX_1B_xup_or4_0_0__4               |     1|
|18    |          inst     |xup_or4_13                          |     1|
|19    |    MUX_1B_1       |MUX_2_vers_1_4bits_MUX_1B_0_1       |     7|
|20    |      U0           |MUX_1B__xdcDup__2                   |     7|
|21    |        xup_and3_0 |MUX_1B_xup_and3_0_0__5              |     1|
|22    |          inst     |xup_and3_12                         |     1|
|23    |        xup_and3_1 |MUX_1B_xup_and3_0_1__5              |     1|
|24    |          inst     |xup_and3_11                         |     1|
|25    |        xup_and3_2 |MUX_1B_xup_and3_0_2__5              |     1|
|26    |          inst     |xup_and3_10                         |     1|
|27    |        xup_and3_3 |MUX_1B_xup_and3_0_3__5              |     1|
|28    |          inst     |xup_and3_9                          |     1|
|29    |        xup_inv_0  |MUX_1B_xup_inv_0_0__5               |     1|
|30    |        xup_inv_1  |MUX_1B_xup_inv_0_1__5               |     1|
|31    |        xup_or4_0  |MUX_1B_xup_or4_0_0__5               |     1|
|32    |          inst     |xup_or4_8                           |     1|
|33    |    MUX_1B_2       |MUX_2_vers_1_4bits_MUX_1B_1_0       |     7|
|34    |      U0           |MUX_1B__xdcDup__3                   |     7|
|35    |        xup_and3_0 |MUX_1B_xup_and3_0_0__6              |     1|
|36    |          inst     |xup_and3_7                          |     1|
|37    |        xup_and3_1 |MUX_1B_xup_and3_0_1__6              |     1|
|38    |          inst     |xup_and3_6                          |     1|
|39    |        xup_and3_2 |MUX_1B_xup_and3_0_2__6              |     1|
|40    |          inst     |xup_and3_5                          |     1|
|41    |        xup_and3_3 |MUX_1B_xup_and3_0_3__6              |     1|
|42    |          inst     |xup_and3_4                          |     1|
|43    |        xup_inv_0  |MUX_1B_xup_inv_0_0__6               |     1|
|44    |        xup_inv_1  |MUX_1B_xup_inv_0_1__6               |     1|
|45    |        xup_or4_0  |MUX_1B_xup_or4_0_0__6               |     1|
|46    |          inst     |xup_or4_3                           |     1|
|47    |    MUX_1B_3       |MUX_2_vers_1_4bits_MUX_1B_1_1       |     7|
|48    |      U0           |MUX_1B                              |     7|
|49    |        xup_and3_0 |MUX_1B_xup_and3_0_0                 |     1|
|50    |          inst     |xup_and3_2                          |     1|
|51    |        xup_and3_1 |MUX_1B_xup_and3_0_1                 |     1|
|52    |          inst     |xup_and3_1                          |     1|
|53    |        xup_and3_2 |MUX_1B_xup_and3_0_2                 |     1|
|54    |          inst     |xup_and3_0                          |     1|
|55    |        xup_and3_3 |MUX_1B_xup_and3_0_3                 |     1|
|56    |          inst     |xup_and3                            |     1|
|57    |        xup_inv_0  |MUX_1B_xup_inv_0_0                  |     1|
|58    |        xup_inv_1  |MUX_1B_xup_inv_0_1                  |     1|
|59    |        xup_or4_0  |MUX_1B_xup_or4_0_0                  |     1|
|60    |          inst     |xup_or4                             |     1|
|61    |    xlconcat_0     |MUX_2_vers_1_4bits_xlconcat_0_0     |     0|
|62    |    xlconstant_0   |MUX_2_vers_1_4bits_xlconstant_0_0   |     0|
+------+-------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 788.090 ; gain = 176.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 788.090 ; gain = 493.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 801.160 ; gain = 518.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/Code_Conversion_MUX_2_vers_1_4bits_0_0_synth_1/Code_Conversion_MUX_2_vers_1_4bits_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Code_Conversion_MUX_2_vers_1_4bits_0_0, cache-ID = a59759787572d698
INFO: [Coretcl 2-1174] Renamed 61 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/Code_Conversion_MUX_2_vers_1_4bits_0_0_synth_1/Code_Conversion_MUX_2_vers_1_4bits_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Code_Conversion_MUX_2_vers_1_4bits_0_0_utilization_synth.rpt -pb Code_Conversion_MUX_2_vers_1_4bits_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 11:30:19 2019...
