###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-04.ece.iastate.edu)
#  Generated on:      Fri Oct  9 15:45:59 2015
#  Design:            lab1
#  Command:           optDesign -postRoute
###############################################################
Path 1: VIOLATED Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  1.212
= Slack Time                   -0.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.423 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.039 |   0.039 |   -0.383 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.074 |   0.113 |   -0.309 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.159 |   0.272 |   -0.151 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.029 |   0.301 |   -0.122 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.324 |   -0.098 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.026 |   0.350 |   -0.073 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.034 |   0.384 |   -0.039 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.053 |   0.437 |    0.014 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.052 |   0.488 |    0.066 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.049 |   0.537 |    0.114 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.562 |    0.139 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.032 |   0.594 |    0.171 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.041 |   0.634 |    0.212 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.667 |    0.244 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.692 |    0.270 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.027 |   0.719 |    0.297 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.035 |   0.755 |    0.332 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.048 |   0.803 |    0.380 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.024 |   0.827 |    0.405 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.034 |   0.862 |    0.439 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.033 |   0.895 |    0.472 | 
     | g124107      | A2 v -> ZN ^ | ND2D3   | 0.028 |   0.922 |    0.500 | 
     | g1644        | A1 ^ -> ZN v | ND2D4   | 0.028 |   0.950 |    0.527 | 
     | FE_RC_482_0  | A1 v -> ZN ^ | OAI21D4 | 0.037 |   0.987 |    0.564 | 
     | FE_RC_1005_0 | A1 ^ -> ZN v | ND2D2   | 0.027 |   1.014 |    0.592 | 
     | FE_RC_1006_0 | A1 v -> ZN ^ | ND2D2   | 0.026 |   1.040 |    0.617 | 
     | g253         | A1 ^ -> ZN v | ND2D3   | 0.027 |   1.067 |    0.645 | 
     | g124766      | A1 v -> ZN ^ | ND2D4   | 0.023 |   1.090 |    0.668 | 
     | g123607      | A1 ^ -> ZN v | ND2D3   | 0.024 |   1.114 |    0.692 | 
     | g123605      | A2 v -> ZN ^ | ND2D3   | 0.024 |   1.138 |    0.715 | 
     | g123900      | A1 ^ -> ZN v | CKND2D4 | 0.022 |   1.160 |    0.737 | 
     | g123611      | I v -> ZN ^  | CKND2   | 0.016 |   1.176 |    0.754 | 
     | g123610      | A1 ^ -> ZN v | CKND2D2 | 0.019 |   1.195 |    0.773 | 
     | g115370      | A1 v -> ZN ^ | ND2D2   | 0.017 |   1.212 |    0.789 | 
     | oR_reg[16]   | D ^          | DFKCND1 | 0.000 |   1.212 |    0.789 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.423 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |    0.438 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.467 | 
     | oR_reg[16]  | CP ^        | DFKCND1 | 0.005 |   0.050 |    0.473 | 
     +------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  1.204
= Slack Time                   -0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.414 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.047 |   -0.368 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.054 |   0.101 |   -0.313 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.161 |   0.262 |   -0.153 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.028 |   0.290 |   -0.124 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.317 |   -0.097 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.340 |   -0.074 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.030 |   0.370 |   -0.044 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.070 |   0.440 |    0.025 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.037 |   0.477 |    0.062 | 
     | g121986      | A1 v -> ZN v | IND2D2  | 0.060 |   0.537 |    0.122 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.560 |    0.145 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3 | 0.030 |   0.590 |    0.176 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2 | 0.031 |   0.621 |    0.207 | 
     | g281         | A1 ^ -> ZN v | ND2D2   | 0.040 |   0.661 |    0.247 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2 | 0.029 |   0.691 |    0.276 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2   | 0.033 |   0.723 |    0.309 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4   | 0.033 |   0.756 |    0.342 | 
     | FE_RC_3444_0 | A2 ^ -> ZN v | OAI21D4 | 0.035 |   0.791 |    0.377 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.042 |   0.833 |    0.418 | 
     | g126361      | A2 ^ -> ZN v | NR2D4   | 0.023 |   0.856 |    0.441 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4 | 0.041 |   0.897 |    0.483 | 
     | g124107      | A2 ^ -> ZN v | ND2D3   | 0.038 |   0.935 |    0.521 | 
     | g1644        | A1 v -> ZN ^ | ND2D4   | 0.025 |   0.960 |    0.546 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4 | 0.027 |   0.987 |    0.573 | 
     | FE_RC_1005_0 | A1 v -> ZN ^ | ND2D2   | 0.023 |   1.010 |    0.595 | 
     | FE_RC_1006_0 | A1 ^ -> ZN v | ND2D2   | 0.029 |   1.039 |    0.624 | 
     | g253         | A1 v -> ZN ^ | ND2D3   | 0.025 |   1.063 |    0.649 | 
     | g124766      | A1 ^ -> ZN v | ND2D4   | 0.026 |   1.089 |    0.675 | 
     | g124765      | I v -> ZN ^  | CKND3   | 0.026 |   1.115 |    0.701 | 
     | FE_RC_3451_0 | A1 ^ -> ZN v | AOI21D4 | 0.027 |   1.142 |    0.728 | 
     | g393         | I v -> ZN ^  | CKND2   | 0.018 |   1.160 |    0.746 | 
     | g125666      | A2 ^ -> ZN v | CKND2D2 | 0.023 |   1.183 |    0.769 | 
     | g125665      | A2 v -> ZN ^ | ND2D2   | 0.020 |   1.204 |    0.789 | 
     | oR_reg[15]   | D ^          | DFKCND1 | 0.000 |   1.204 |    0.789 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.414 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |    0.430 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.459 | 
     | oR_reg[15]  | CP ^        | DFKCND1 | 0.005 |   0.050 |    0.464 | 
     +------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin oR_reg[14]/CP 
Endpoint:   oR_reg[14]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.027
+ Phase Shift                   0.800
= Required Time                 0.823
- Arrival Time                  1.192
= Slack Time                   -0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.369 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.039 |   0.039 |   -0.329 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.074 |   0.113 |   -0.255 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.159 |   0.272 |   -0.097 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.029 |   0.301 |   -0.068 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.324 |   -0.044 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.026 |   0.350 |   -0.019 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.034 |   0.384 |    0.015 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.053 |   0.437 |    0.068 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.052 |   0.488 |    0.120 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.049 |   0.537 |    0.168 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.562 |    0.193 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.032 |   0.594 |    0.225 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.041 |   0.634 |    0.266 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.667 |    0.298 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.692 |    0.324 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.027 |   0.719 |    0.351 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.035 |   0.754 |    0.386 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.048 |   0.803 |    0.434 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.024 |   0.827 |    0.459 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.034 |   0.862 |    0.493 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.033 |   0.895 |    0.526 | 
     | g124107      | A2 v -> ZN ^ | ND2D3   | 0.028 |   0.922 |    0.554 | 
     | g1644        | A1 ^ -> ZN v | ND2D4   | 0.028 |   0.950 |    0.581 | 
     | FE_RC_482_0  | A1 v -> ZN ^ | OAI21D4 | 0.037 |   0.987 |    0.618 | 
     | FE_RC_1005_0 | A1 ^ -> ZN v | ND2D2   | 0.027 |   1.014 |    0.646 | 
     | FE_RC_1006_0 | A1 v -> ZN ^ | ND2D2   | 0.026 |   1.040 |    0.671 | 
     | g253         | A1 ^ -> ZN v | ND2D3   | 0.027 |   1.067 |    0.699 | 
     | g124766      | A1 v -> ZN ^ | ND2D4   | 0.023 |   1.090 |    0.722 | 
     | g124765      | I ^ -> ZN v  | CKND3   | 0.023 |   1.113 |    0.744 | 
     | FE_RC_1039_0 | I v -> ZN ^  | CKND1   | 0.023 |   1.136 |    0.767 | 
     | FE_RC_1041_0 | A1 ^ -> ZN v | CKND2D2 | 0.023 |   1.159 |    0.791 | 
     | FE_RC_2056_0 | A1 v -> ZN ^ | AOI21D2 | 0.033 |   1.192 |    0.823 | 
     | oR_reg[14]   | D ^          | DFQD1   | 0.000 |   1.192 |    0.823 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |    0.369 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |    0.384 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.029 |   0.045 |    0.413 | 
     | oR_reg[14]  | CP ^        | DFQD1  | 0.005 |   0.050 |    0.419 | 
     +-----------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.067
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  1.151
= Slack Time                   -0.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | iSEL v       |         |       |   0.000 |   -0.368 | 
     | g119726               | I v -> ZN ^  | CKND16  | 0.047 |   0.047 |   -0.322 | 
     | g117837               | A2 ^ -> ZN v | AOI22D1 | 0.054 |   0.101 |   -0.267 | 
     | g117520               | B v -> CO v  | FA1D1   | 0.161 |   0.262 |   -0.107 | 
     | g125921               | I v -> ZN ^  | CKND2   | 0.028 |   0.290 |   -0.078 | 
     | g125920               | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.317 |   -0.051 | 
     | FE_RC_1382_0          | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.340 |   -0.028 | 
     | FE_RC_1383_0          | A1 ^ -> ZN v | CKND2D2 | 0.030 |   0.370 |    0.002 | 
     | g261                  | B1 v -> ZN ^ | INR2D1  | 0.070 |   0.440 |    0.071 | 
     | g260                  | B ^ -> ZN v  | AOI21D4 | 0.037 |   0.477 |    0.108 | 
     | g121986               | A1 v -> ZN v | IND2D2  | 0.060 |   0.537 |    0.168 | 
     | FE_RC_1219_0          | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.560 |    0.191 | 
     | FE_RC_1220_0          | A1 ^ -> ZN v | CKND2D3 | 0.030 |   0.590 |    0.222 | 
     | FE_RC_3435_0          | B v -> ZN ^  | OAI21D2 | 0.031 |   0.621 |    0.253 | 
     | g281                  | A1 ^ -> ZN v | ND2D2   | 0.040 |   0.661 |    0.293 | 
     | FE_RC_3765_0          | A1 v -> ZN ^ | CKND2D2 | 0.029 |   0.691 |    0.322 | 
     | FE_RC_3766_0          | A2 ^ -> ZN v | ND2D2   | 0.033 |   0.723 |    0.355 | 
     | FE_RC_3767_0          | A1 v -> ZN ^ | ND2D4   | 0.033 |   0.756 |    0.388 | 
     | FE_RC_3444_0          | A2 ^ -> ZN v | OAI21D4 | 0.035 |   0.791 |    0.423 | 
     | g124145               | A1 v -> ZN ^ | NR2D4   | 0.042 |   0.833 |    0.464 | 
     | g126361               | A2 ^ -> ZN v | NR2D4   | 0.023 |   0.856 |    0.488 | 
     | g124103               | A1 v -> ZN ^ | AOI21D4 | 0.041 |   0.897 |    0.529 | 
     | g124107               | A2 ^ -> ZN v | ND2D3   | 0.038 |   0.935 |    0.567 | 
     | g1644                 | A1 v -> ZN ^ | ND2D4   | 0.025 |   0.960 |    0.592 | 
     | FE_RC_482_0           | A1 ^ -> ZN v | OAI21D4 | 0.027 |   0.987 |    0.619 | 
     | FE_RC_1005_0          | A1 v -> ZN ^ | ND2D2   | 0.023 |   1.010 |    0.641 | 
     | FE_RC_1006_0          | A1 ^ -> ZN v | ND2D2   | 0.029 |   1.039 |    0.670 | 
     | FE_OCP_RBC449_n_13210 | I v -> ZN ^  | CKND0   | 0.045 |   1.084 |    0.715 | 
     | FE_RC_1540_0          | A1 ^ -> ZN v | CKND2D1 | 0.035 |   1.119 |    0.751 | 
     | FE_RC_1541_0          | B v -> ZN ^  | OAI21D1 | 0.032 |   1.151 |    0.782 | 
     | oR_reg[13]            | D ^          | DFKCND1 | 0.000 |   1.151 |    0.782 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.368 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |    0.384 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.413 | 
     | oR_reg[13]  | CP ^        | DFKCND1 | 0.005 |   0.050 |    0.418 | 
     +------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin oR_reg[12]/CP 
Endpoint:   oR_reg[12]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.032
+ Phase Shift                   0.800
= Required Time                 0.818
- Arrival Time                  1.179
= Slack Time                   -0.361
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | iSEL v       |           |       |   0.000 |   -0.361 | 
     | g119726      | I v -> ZN ^  | CKND16    | 0.047 |   0.047 |   -0.315 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1   | 0.054 |   0.101 |   -0.260 | 
     | g117520      | B v -> CO v  | FA1D1     | 0.161 |   0.262 |   -0.100 | 
     | g125921      | I v -> ZN ^  | CKND2     | 0.028 |   0.290 |   -0.072 | 
     | g125920      | A1 ^ -> ZN v | ND2D2     | 0.027 |   0.317 |   -0.044 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2     | 0.023 |   0.340 |   -0.021 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2   | 0.030 |   0.370 |    0.009 | 
     | g261         | B1 v -> ZN ^ | INR2D1    | 0.070 |   0.440 |    0.078 | 
     | g260         | B ^ -> ZN v  | AOI21D4   | 0.037 |   0.477 |    0.115 | 
     | g121986      | A1 v -> ZN v | IND2D2    | 0.060 |   0.537 |    0.175 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2     | 0.023 |   0.560 |    0.198 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3   | 0.030 |   0.590 |    0.229 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2   | 0.031 |   0.621 |    0.260 | 
     | g281         | A1 ^ -> ZN v | ND2D2     | 0.040 |   0.661 |    0.300 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2   | 0.029 |   0.691 |    0.329 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2     | 0.033 |   0.723 |    0.362 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4     | 0.033 |   0.756 |    0.395 | 
     | FE_RC_3444_0 | A2 ^ -> ZN v | OAI21D4   | 0.035 |   0.791 |    0.430 | 
     | g124145      | A1 v -> ZN ^ | NR2D4     | 0.042 |   0.833 |    0.471 | 
     | g126361      | A2 ^ -> ZN v | NR2D4     | 0.023 |   0.856 |    0.494 | 
     | g124103      | A1 v -> ZN ^ | AOI21D4   | 0.041 |   0.897 |    0.536 | 
     | g124107      | A2 ^ -> ZN v | ND2D3     | 0.038 |   0.935 |    0.574 | 
     | g1644        | A1 v -> ZN ^ | ND2D4     | 0.025 |   0.960 |    0.599 | 
     | FE_RC_482_0  | A1 ^ -> ZN v | OAI21D4   | 0.027 |   0.987 |    0.626 | 
     | g126131      | I v -> ZN ^  | CKND0     | 0.066 |   1.053 |    0.691 | 
     | FE_RC_1013_0 | A1 ^ -> ZN v | NR3D0     | 0.054 |   1.107 |    0.746 | 
     | FE_RC_1443_0 | C v -> ZN ^  | AOI211XD1 | 0.072 |   1.179 |    0.818 | 
     | oR_reg[12]   | D ^          | DFQD1     | 0.000 |   1.179 |    0.818 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |    0.361 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |    0.377 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.029 |   0.045 |    0.406 | 
     | oR_reg[12]  | CP ^        | DFQD1  | 0.005 |   0.050 |    0.411 | 
     +-----------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.067
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  1.059
= Slack Time                   -0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.277 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.039 |   0.039 |   -0.238 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.074 |   0.113 |   -0.164 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.159 |   0.272 |   -0.005 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.029 |   0.301 |    0.024 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.324 |    0.047 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.026 |   0.350 |    0.073 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.034 |   0.384 |    0.107 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.053 |   0.437 |    0.159 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.052 |   0.488 |    0.211 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.049 |   0.537 |    0.260 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.562 |    0.284 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.032 |   0.594 |    0.316 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.041 |   0.634 |    0.357 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.667 |    0.390 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.692 |    0.415 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.027 |   0.719 |    0.442 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.035 |   0.755 |    0.477 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.048 |   0.803 |    0.526 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.024 |   0.827 |    0.550 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.034 |   0.862 |    0.584 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.033 |   0.895 |    0.617 | 
     | g124107      | A2 v -> ZN ^ | ND2D3   | 0.028 |   0.922 |    0.645 | 
     | g1644        | A1 ^ -> ZN v | ND2D4   | 0.028 |   0.950 |    0.673 | 
     | g1643        | I v -> ZN ^  | CKND0   | 0.040 |   0.990 |    0.713 | 
     | FE_RC_3449_0 | A2 ^ -> ZN v | CKND2D1 | 0.034 |   1.024 |    0.747 | 
     | FE_RC_3450_0 | B v -> ZN ^  | OAI21D1 | 0.035 |   1.059 |    0.782 | 
     | oR_reg[11]   | D ^          | DFKCND1 | 0.000 |   1.059 |    0.782 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.277 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.293 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.322 | 
     | oR_reg[11]  | CP ^        | DFKCND1 | 0.005 |   0.049 |    0.327 | 
     +------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin oR_reg[10]/CP 
Endpoint:   oR_reg[10]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.022
+ Phase Shift                   0.800
= Required Time                 0.828
- Arrival Time                  1.054
= Slack Time                   -0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.226 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.039 |   0.039 |   -0.186 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.074 |   0.113 |   -0.112 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.159 |   0.272 |    0.046 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.029 |   0.301 |    0.075 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.324 |    0.099 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.026 |   0.350 |    0.124 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.034 |   0.384 |    0.159 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.053 |   0.437 |    0.211 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.052 |   0.488 |    0.263 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.049 |   0.537 |    0.312 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.562 |    0.336 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.032 |   0.594 |    0.368 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.041 |   0.634 |    0.409 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.667 |    0.441 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.692 |    0.467 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.027 |   0.719 |    0.494 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.035 |   0.755 |    0.529 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.048 |   0.803 |    0.577 | 
     | g124145      | A1 ^ -> ZN v | NR2D4   | 0.024 |   0.827 |    0.602 | 
     | g126361      | A2 v -> ZN ^ | NR2D4   | 0.034 |   0.862 |    0.636 | 
     | g124103      | A1 ^ -> ZN v | AOI21D4 | 0.033 |   0.895 |    0.669 | 
     | g124102      | I v -> ZN ^  | CKND0   | 0.039 |   0.933 |    0.708 | 
     | FE_RC_1438_0 | I ^ -> ZN v  | CKND0   | 0.031 |   0.964 |    0.739 | 
     | FE_RC_1440_0 | A2 v -> ZN ^ | ND2D1   | 0.028 |   0.992 |    0.766 | 
     | FE_RC_1441_0 | A1 ^ -> ZN v | CKND2D2 | 0.034 |   1.027 |    0.801 | 
     | g115497      | A1 v -> ZN ^ | NR2XD1  | 0.027 |   1.054 |    0.828 | 
     | oR_reg[10]   | D ^          | DFQD1   | 0.000 |   1.054 |    0.828 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |    0.226 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.015 |    0.241 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.029 |   0.045 |    0.270 | 
     | oR_reg[10]  | CP ^        | DFQD1  | 0.005 |   0.050 |    0.276 | 
     +-----------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.068
+ Phase Shift                   0.800
= Required Time                 0.780
- Arrival Time                  0.985
= Slack Time                   -0.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.205 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.047 |   -0.158 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.054 |   0.101 |   -0.104 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.161 |   0.262 |    0.057 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.028 |   0.290 |    0.085 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.317 |    0.112 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.340 |    0.135 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.030 |   0.370 |    0.165 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.070 |   0.440 |    0.235 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.037 |   0.477 |    0.272 | 
     | g121986      | A1 v -> ZN v | IND2D2  | 0.060 |   0.537 |    0.332 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.560 |    0.355 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3 | 0.030 |   0.590 |    0.385 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2 | 0.031 |   0.621 |    0.417 | 
     | g281         | A1 ^ -> ZN v | ND2D2   | 0.040 |   0.661 |    0.457 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2 | 0.029 |   0.691 |    0.486 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2   | 0.033 |   0.723 |    0.519 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4   | 0.033 |   0.756 |    0.552 | 
     | FE_RC_3444_0 | A2 ^ -> ZN v | OAI21D4 | 0.035 |   0.791 |    0.587 | 
     | g124145      | A1 v -> ZN ^ | NR2D4   | 0.042 |   0.833 |    0.628 | 
     | g124108      | A1 ^ -> ZN ^ | IND2D0  | 0.081 |   0.914 |    0.710 | 
     | FE_RC_1435_0 | A2 ^ -> ZN v | CKND2D1 | 0.040 |   0.954 |    0.750 | 
     | FE_RC_1436_0 | B v -> ZN ^  | OAI21D1 | 0.030 |   0.985 |    0.780 | 
     | oR_reg[9]    | D ^          | DFKCND1 | 0.000 |   0.985 |    0.780 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.205 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.220 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.249 | 
     | oR_reg[9]   | CP ^        | DFKCND1 | 0.004 |   0.049 |    0.253 | 
     +------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.066
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.952
= Slack Time                   -0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |   -0.170 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.039 |   0.039 |   -0.131 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.074 |   0.113 |   -0.057 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.159 |   0.272 |    0.102 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.029 |   0.301 |    0.131 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.324 |    0.154 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.026 |   0.350 |    0.180 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.034 |   0.384 |    0.214 | 
     | g262         | B1 ^ -> ZN v | IND2D1  | 0.053 |   0.437 |    0.267 | 
     | g260         | A2 v -> ZN ^ | AOI21D4 | 0.052 |   0.488 |    0.318 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2  | 0.049 |   0.537 |    0.367 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2   | 0.024 |   0.562 |    0.392 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3 | 0.032 |   0.594 |    0.424 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2 | 0.041 |   0.634 |    0.464 | 
     | g281         | A1 v -> ZN ^ | ND2D2   | 0.033 |   0.667 |    0.497 | 
     | FE_RC_3765_0 | A1 ^ -> ZN v | CKND2D2 | 0.025 |   0.692 |    0.522 | 
     | FE_RC_3766_0 | A2 v -> ZN ^ | ND2D2   | 0.027 |   0.719 |    0.549 | 
     | FE_RC_3767_0 | A1 ^ -> ZN v | ND2D4   | 0.035 |   0.755 |    0.585 | 
     | FE_RC_3444_0 | A2 v -> ZN ^ | OAI21D4 | 0.048 |   0.803 |    0.633 | 
     | g124137      | I ^ -> ZN v  | CKND0   | 0.035 |   0.838 |    0.668 | 
     | g115669      | A3 v -> Z ^  | XOR3D0  | 0.114 |   0.952 |    0.782 | 
     | oR_reg[8]    | D ^          | DFKCND1 | 0.000 |   0.952 |    0.782 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.170 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.185 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.215 | 
     | oR_reg[8]   | CP ^        | DFKCND1 | 0.004 |   0.048 |    0.218 | 
     +------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.066
+ Phase Shift                   0.800
= Required Time                 0.783
- Arrival Time                  0.865
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL v       |         |       |   0.000 |   -0.082 | 
     | g119726      | I v -> ZN ^  | CKND16  | 0.047 |   0.047 |   -0.035 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1 | 0.054 |   0.101 |    0.019 | 
     | g117520      | B v -> CO v  | FA1D1   | 0.161 |   0.262 |    0.180 | 
     | g125921      | I v -> ZN ^  | CKND2   | 0.028 |   0.290 |    0.208 | 
     | g125920      | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.317 |    0.235 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.340 |    0.258 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2 | 0.030 |   0.370 |    0.288 | 
     | g261         | B1 v -> ZN ^ | INR2D1  | 0.070 |   0.440 |    0.358 | 
     | g260         | B ^ -> ZN v  | AOI21D4 | 0.037 |   0.477 |    0.395 | 
     | g121986      | A1 v -> ZN v | IND2D2  | 0.060 |   0.537 |    0.455 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.560 |    0.478 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3 | 0.030 |   0.590 |    0.508 | 
     | FE_RC_3435_0 | B v -> ZN ^  | OAI21D2 | 0.031 |   0.621 |    0.539 | 
     | g281         | A1 ^ -> ZN v | ND2D2   | 0.040 |   0.661 |    0.579 | 
     | FE_RC_3765_0 | A1 v -> ZN ^ | CKND2D2 | 0.029 |   0.691 |    0.609 | 
     | FE_RC_3766_0 | A2 ^ -> ZN v | ND2D2   | 0.033 |   0.723 |    0.641 | 
     | FE_RC_3767_0 | A1 v -> ZN ^ | ND2D4   | 0.033 |   0.756 |    0.674 | 
     | g124149      | A2 ^ -> ZN ^ | XNR2D0  | 0.109 |   0.865 |    0.783 | 
     | oR_reg[7]    | D ^          | DFKCND1 | 0.000 |   0.865 |    0.783 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.082 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |    0.098 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.127 | 
     | oR_reg[7]   | CP ^        | DFKCND1 | 0.004 |   0.049 |    0.131 | 
     +------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.066
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.789
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL ^       |          |       |   0.000 |   -0.007 | 
     | g119726      | I ^ -> ZN v  | CKND16   | 0.039 |   0.039 |    0.032 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1  | 0.074 |   0.113 |    0.106 | 
     | g117520      | B ^ -> CO ^  | FA1D1    | 0.159 |   0.272 |    0.265 | 
     | g125921      | I ^ -> ZN v  | CKND2    | 0.029 |   0.301 |    0.294 | 
     | g125920      | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.324 |    0.317 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2    | 0.026 |   0.350 |    0.343 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2  | 0.034 |   0.384 |    0.377 | 
     | g262         | B1 ^ -> ZN v | IND2D1   | 0.053 |   0.437 |    0.430 | 
     | g260         | A2 v -> ZN ^ | AOI21D4  | 0.052 |   0.488 |    0.482 | 
     | g121986      | A1 ^ -> ZN ^ | IND2D2   | 0.049 |   0.537 |    0.530 | 
     | FE_RC_1219_0 | A1 ^ -> ZN v | ND2D2    | 0.024 |   0.562 |    0.555 | 
     | FE_RC_1220_0 | A1 v -> ZN ^ | CKND2D3  | 0.032 |   0.594 |    0.587 | 
     | FE_RC_3435_0 | B ^ -> ZN v  | OAI21D2  | 0.041 |   0.634 |    0.627 | 
     | g281         | A1 v -> ZN ^ | ND2D2    | 0.033 |   0.667 |    0.660 | 
     | g125305      | A2 ^ -> Z ^  | CKXOR2D0 | 0.122 |   0.789 |    0.782 | 
     | oR_reg[6]    | D ^          | DFKCND1  | 0.000 |   0.789 |    0.782 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |    0.007 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.022 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |    0.051 | 
     | oR_reg[6]   | CP ^        | DFKCND1 | 0.004 |   0.049 |    0.055 | 
     +------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.764
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL v       |          |       |   0.000 |    0.007 | 
     | g119726      | I v -> ZN ^  | CKND16   | 0.047 |   0.047 |    0.054 | 
     | g117837      | A2 ^ -> ZN v | AOI22D1  | 0.054 |   0.101 |    0.108 | 
     | g117520      | B v -> CO v  | FA1D1    | 0.161 |   0.262 |    0.269 | 
     | g125921      | I v -> ZN ^  | CKND2    | 0.028 |   0.290 |    0.297 | 
     | g125920      | A1 ^ -> ZN v | ND2D2    | 0.027 |   0.317 |    0.324 | 
     | FE_RC_1382_0 | A2 v -> ZN ^ | ND2D2    | 0.023 |   0.340 |    0.347 | 
     | FE_RC_1383_0 | A1 ^ -> ZN v | CKND2D2  | 0.030 |   0.370 |    0.377 | 
     | g261         | B1 v -> ZN ^ | INR2D1   | 0.070 |   0.440 |    0.447 | 
     | g260         | B ^ -> ZN v  | AOI21D4  | 0.037 |   0.477 |    0.484 | 
     | g121986      | A1 v -> ZN v | IND2D2   | 0.060 |   0.537 |    0.544 | 
     | FE_RC_1219_0 | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.560 |    0.567 | 
     | FE_RC_1220_0 | A1 ^ -> ZN v | CKND2D3  | 0.030 |   0.590 |    0.597 | 
     | g282         | A1 v -> ZN ^ | NR2D0    | 0.052 |   0.642 |    0.649 | 
     | g280         | B1 ^ -> ZN v | AOI32D0  | 0.063 |   0.705 |    0.712 | 
     | g121994      | B v -> ZN ^  | OAI211D0 | 0.059 |   0.764 |    0.771 | 
     | oR_reg[5]    | D ^          | DFKCND1  | 0.000 |   0.764 |    0.771 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.007 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |    0.008 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |    0.033 | 
     | oR_reg[5]   | CP ^        | DFKCND1 | 0.007 |   0.047 |    0.040 | 
     +------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.033
+ Phase Shift                   0.800
= Required Time                 0.815
- Arrival Time                  0.725
= Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |              |              |          |       |  Time   |   Time   | 
     |--------------+--------------+----------+-------+---------+----------| 
     |              | iSEL ^       |          |       |   0.000 |    0.090 | 
     | g119726      | I ^ -> ZN v  | CKND16   | 0.039 |   0.039 |    0.129 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1  | 0.074 |   0.113 |    0.203 | 
     | g117520      | B ^ -> CO ^  | FA1D1    | 0.159 |   0.272 |    0.362 | 
     | g125921      | I ^ -> ZN v  | CKND2    | 0.029 |   0.301 |    0.391 | 
     | g125920      | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.324 |    0.414 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2    | 0.026 |   0.350 |    0.440 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2  | 0.034 |   0.384 |    0.474 | 
     | g262         | B1 ^ -> ZN v | IND2D1   | 0.053 |   0.437 |    0.527 | 
     | g260         | A2 v -> ZN ^ | AOI21D4  | 0.052 |   0.488 |    0.578 | 
     | g121998      | A1 ^ -> ZN v | NR2D0    | 0.032 |   0.520 |    0.610 | 
     | g121997      | B1 v -> ZN ^ | AOI32D0  | 0.086 |   0.607 |    0.697 | 
     | g283         | C ^ -> ZN v  | OAI221D0 | 0.118 |   0.725 |    0.815 | 
     | oR_reg[4]    | D v          | DFKCND2  | 0.000 |   0.725 |    0.815 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.090 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.074 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.050 | 
     | oR_reg[4]   | CP ^        | DFKCND2 | 0.007 |   0.047 |   -0.043 | 
     +------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.064
+ Phase Shift                   0.800
= Required Time                 0.783
- Arrival Time                  0.570
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL v       |         |       |   0.000 |    0.213 | 
     | g119726   | I v -> ZN ^  | CKND16  | 0.047 |   0.047 |    0.260 | 
     | g117837   | A2 ^ -> ZN v | AOI22D1 | 0.054 |   0.101 |    0.314 | 
     | g117520   | B v -> CO v  | FA1D1   | 0.161 |   0.262 |    0.475 | 
     | g125921   | I v -> ZN ^  | CKND2   | 0.028 |   0.290 |    0.503 | 
     | g264      | B2 ^ -> ZN v | OAI33D0 | 0.064 |   0.353 |    0.566 | 
     | g263      | C v -> Z v   | AO221D0 | 0.188 |   0.542 |    0.755 | 
     | g117177   | I v -> ZN ^  | CKND1   | 0.029 |   0.570 |    0.783 | 
     | oR_reg[2] | D ^          | DFKCND1 | 0.000 |   0.570 |    0.783 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.213 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.197 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.173 | 
     | oR_reg[2]   | CP ^        | DFKCND1 | 0.007 |   0.047 |   -0.166 | 
     +------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.065
+ Phase Shift                   0.800
= Required Time                 0.782
- Arrival Time                  0.555
= Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iSEL ^       |         |       |   0.000 |    0.227 | 
     | g119726      | I ^ -> ZN v  | CKND16  | 0.039 |   0.039 |    0.266 | 
     | g117837      | A2 v -> ZN ^ | AOI22D1 | 0.074 |   0.113 |    0.340 | 
     | g117520      | B ^ -> CO ^  | FA1D1   | 0.159 |   0.272 |    0.499 | 
     | g125921      | I ^ -> ZN v  | CKND2   | 0.029 |   0.301 |    0.528 | 
     | g125920      | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.324 |    0.551 | 
     | FE_RC_1382_0 | A2 ^ -> ZN v | ND2D2   | 0.026 |   0.350 |    0.577 | 
     | FE_RC_1383_0 | A1 v -> ZN ^ | CKND2D2 | 0.034 |   0.384 |    0.611 | 
     | g125307      | A2 ^ -> ZN ^ | XNR3D2  | 0.171 |   0.555 |    0.782 | 
     | oR_reg[3]    | D ^          | DFKCND1 | 0.000 |   0.555 |    0.782 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.227 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.211 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.187 | 
     | oR_reg[3]   | CP ^        | DFKCND1 | 0.007 |   0.047 |   -0.180 | 
     +------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.063
+ Phase Shift                   0.800
= Required Time                 0.784
- Arrival Time                  0.298
= Slack Time                    0.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL ^       |         |       |   0.000 |    0.486 | 
     | g119726   | I ^ -> ZN v  | CKND16  | 0.039 |   0.039 |    0.525 | 
     | g117837   | A2 v -> ZN ^ | AOI22D1 | 0.074 |   0.113 |    0.600 | 
     | g117520   | B ^ -> S v   | FA1D1   | 0.162 |   0.275 |    0.762 | 
     | g117519   | I v -> ZN ^  | CKND1   | 0.023 |   0.298 |    0.784 | 
     | oR_reg[1] | D ^          | DFKCND1 | 0.000 |   0.298 |    0.784 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.486 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -0.471 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.446 | 
     | oR_reg[1]   | CP ^        | DFKCND1 | 0.007 |   0.047 |   -0.439 | 
     +------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iSEL        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.068
+ Phase Shift                   0.800
= Required Time                 0.781
- Arrival Time                  0.230
= Slack Time                    0.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | iSEL ^       |         |       |   0.000 |    0.551 | 
     | g119183   | A2 ^ -> ZN v | NR2XD2  | 0.036 |   0.036 |    0.587 | 
     | g118582   | B1 v -> ZN ^ | AOI32D1 | 0.072 |   0.108 |    0.659 | 
     | g118216   | A2 ^ -> Z ^  | XOR2D1  | 0.121 |   0.230 |    0.781 | 
     | oR_reg[0] | D ^          | DFKCND1 | 0.000 |   0.230 |    0.781 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.551 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.536 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.507 | 
     | oR_reg[0]   | CP ^        | DFKCND1 | 0.004 |   0.049 |   -0.503 | 
     +------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.062
+ Phase Shift                   0.800
= Required Time                 0.785
- Arrival Time                  0.003
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.782 | 
     | oR_reg[4] | CN ^     | DFKCND2 | 0.003 |   0.003 |    0.785 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.782 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.766 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.742 | 
     | oR_reg[4]   | CP ^        | DFKCND2 | 0.007 |   0.047 |   -0.735 | 
     +------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.786
- Arrival Time                  0.003
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.783 | 
     | oR_reg[2] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.786 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.783 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.768 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.743 | 
     | oR_reg[2]   | CP ^        | DFKCND1 | 0.007 |   0.047 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.786
- Arrival Time                  0.003
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.783 | 
     | oR_reg[3] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.786 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.783 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.768 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.743 | 
     | oR_reg[3]   | CP ^        | DFKCND1 | 0.007 |   0.047 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.786
- Arrival Time                  0.003
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.783 | 
     | oR_reg[1] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.786 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.783 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.768 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.743 | 
     | oR_reg[1]   | CP ^        | DFKCND1 | 0.007 |   0.047 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.061
+ Phase Shift                   0.800
= Required Time                 0.786
- Arrival Time                  0.003
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.783 | 
     | oR_reg[5] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.786 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.783 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.768 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24  | 0.025 |   0.040 |   -0.743 | 
     | oR_reg[5]   | CP ^        | DFKCND1 | 0.007 |   0.047 |   -0.736 | 
     +------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  0.003
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.786 | 
     | oR_reg[0] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.789 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.786 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.741 | 
     | oR_reg[0]   | CP ^        | DFKCND1 | 0.004 |   0.049 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  0.003
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.786 | 
     | oR_reg[6] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.789 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.786 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[6]   | CP ^        | DFKCND1 | 0.004 |   0.049 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  0.002
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.786 | 
     | oR_reg[7] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.789 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.786 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[7]   | CP ^        | DFKCND1 | 0.004 |   0.049 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.788
- Arrival Time                  0.002
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.786 | 
     | oR_reg[8] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.788 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.786 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[8]   | CP ^        | DFKCND1 | 0.004 |   0.048 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.049
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.789
- Arrival Time                  0.002
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.786 | 
     | oR_reg[9] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.789 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.786 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[9]   | CP ^        | DFKCND1 | 0.004 |   0.049 |   -0.738 | 
     +------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.790
- Arrival Time                  0.003
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.786 | 
     | oR_reg[11] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.790 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.786 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[11]  | CP ^        | DFKCND1 | 0.005 |   0.049 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.790
- Arrival Time                  0.004
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.787 | 
     | oR_reg[13] | CN ^     | DFKCND1 | 0.004 |   0.004 |    0.790 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.787 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[13]  | CP ^        | DFKCND1 | 0.005 |   0.050 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.791
- Arrival Time                  0.004
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.787 | 
     | oR_reg[15] | CN ^     | DFKCND1 | 0.004 |   0.004 |    0.791 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.787 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[15]  | CP ^        | DFKCND1 | 0.005 |   0.050 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.050
- Setup                         0.060
+ Phase Shift                   0.800
= Required Time                 0.791
- Arrival Time                  0.004
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.787 | 
     | oR_reg[16] | CN ^     | DFKCND1 | 0.004 |   0.004 |    0.791 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | iCLK ^      |         |       |   0.000 |   -0.787 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24  | 0.015 |   0.016 |   -0.771 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24  | 0.029 |   0.045 |   -0.742 | 
     | oR_reg[16]  | CP ^        | DFKCND1 | 0.005 |   0.050 |   -0.737 | 
     +------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin B0_reg[1]/CP 
Endpoint:   B0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.825
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[1] ^ |       |       |   0.001 |    0.825 | 
     | B0_reg[1] | D ^      | DFQD4 | 0.000 |   0.001 |    0.825 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.808 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.784 | 
     | B0_reg[1]   | CP ^        | DFQD4  | 0.006 |   0.046 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B0_reg[4]/CP 
Endpoint:   B0_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.824
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[4] ^ |       |       |   0.001 |    0.825 | 
     | B0_reg[4] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.824 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.784 | 
     | B0_reg[4]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin A1_reg[5]/CP 
Endpoint:   A1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[5] ^ |       |       |   0.001 |    0.826 | 
     | A1_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.784 | 
     | A1_reg[5]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin A0_reg[0]/CP 
Endpoint:   A0_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[0] ^ |       |       |   0.001 |    0.826 | 
     | A0_reg[0] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.785 | 
     | A0_reg[0]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin A1_reg[4]/CP 
Endpoint:   A1_reg[4]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[4]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[4] ^ |       |       |   0.001 |    0.826 | 
     | A1_reg[4] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.809 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.785 | 
     | A1_reg[4]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin A1_reg[6]/CP 
Endpoint:   A1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.002
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[6] ^ |       |       |   0.001 |    0.826 | 
     | A1_reg[6] | D ^      | DFQD4 | 0.000 |   0.002 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.029 |   0.045 |   -0.780 | 
     | A1_reg[6]   | CP ^        | DFQD4  | 0.002 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin B1_reg[3]/CP 
Endpoint:   B1_reg[3]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[3]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[3] v |       |       |   0.001 |    0.826 | 
     | B1_reg[3] | D v      | DFD4  | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.785 | 
     | B1_reg[3]   | CP ^        | DFD4   | 0.006 |   0.046 |   -0.779 | 
     +-----------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A1_reg[2]/CP 
Endpoint:   A1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[2] ^ |       |       |   0.001 |    0.826 | 
     | A1_reg[2] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.785 | 
     | A1_reg[2]   | CP ^        | DFQD4  | 0.007 |   0.047 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin B0_reg[5]/CP 
Endpoint:   B0_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[5]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.046
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[5] v |       |       |   0.001 |    0.826 | 
     | B0_reg[5] | D v      | DFD4  | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.785 | 
     | B0_reg[5]   | CP ^        | DFD4   | 0.006 |   0.046 |   -0.779 | 
     +-----------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A0_reg[7]/CP 
Endpoint:   A0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[7] ^ |       |       |   0.001 |    0.826 | 
     | A0_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.029 |   0.045 |   -0.781 | 
     | A0_reg[7]   | CP ^        | DFQD4  | 0.002 |   0.047 |   -0.779 | 
     +-----------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin A0_reg[3]/CP 
Endpoint:   A0_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.826
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[3] ^ |       |       |   0.001 |    0.826 | 
     | A0_reg[3] | D ^      | DFQD4 | 0.000 |   0.001 |    0.826 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.785 | 
     | A0_reg[3]   | CP ^        | DFQD4  | 0.007 |   0.048 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A0_reg[2]/CP 
Endpoint:   A0_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[2] ^ |       |       |   0.001 |    0.826 | 
     | A0_reg[2] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.825 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.785 | 
     | A0_reg[2]   | CP ^        | DFQD4  | 0.007 |   0.048 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A1_reg[7]/CP 
Endpoint:   A1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[7] ^ |       |       |   0.001 |    0.827 | 
     | A1_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.826 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.786 | 
     | A1_reg[7]   | CP ^        | DFQD4  | 0.008 |   0.048 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A1_reg[3]/CP 
Endpoint:   A1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[3] ^ |       |       |   0.001 |    0.827 | 
     | A1_reg[3] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.826 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.786 | 
     | A1_reg[3]   | CP ^        | DFQD4  | 0.008 |   0.048 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A0_reg[5]/CP 
Endpoint:   A0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[5] ^ |       |       |   0.001 |    0.827 | 
     | A0_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.826 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.786 | 
     | A0_reg[5]   | CP ^        | DFQD4  | 0.008 |   0.048 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A0_reg[1]/CP 
Endpoint:   A0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[1] ^ |       |       |   0.001 |    0.827 | 
     | A0_reg[1] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.826 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.810 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.786 | 
     | A0_reg[1]   | CP ^        | DFQD4  | 0.008 |   0.048 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin B1_reg[1]/CP 
Endpoint:   B1_reg[1]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[1]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.047
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[1] v |       |       |   0.001 |    0.827 | 
     | B1_reg[1] | D v      | DFD4  | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.826 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.811 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.786 | 
     | B1_reg[1]   | CP ^        | DFD4   | 0.007 |   0.047 |   -0.779 | 
     +-----------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin A1_reg[0]/CP 
Endpoint:   A1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.021
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[0] ^ |       |       |   0.001 |    0.827 | 
     | A1_reg[0] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.826 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.811 | 
     | iCLK__L2_I0 | I v -> ZN ^ | INVD24 | 0.025 |   0.040 |   -0.786 | 
     | A1_reg[0]   | CP ^        | DFQD4  | 0.008 |   0.049 |   -0.778 | 
     +-----------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin B0_reg[0]/CP 
Endpoint:   B0_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB0[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.048
- Setup                         0.020
+ Phase Shift                   0.800
= Required Time                 0.827
- Arrival Time                  0.001
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[0] ^ |       |       |   0.001 |    0.827 | 
     | B0_reg[0] | D ^      | DFQD4 | 0.000 |   0.001 |    0.827 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | iCLK ^      |        |       |   0.000 |   -0.826 | 
     | iCLK__L1_I0 | I ^ -> ZN v | INVD24 | 0.015 |   0.016 |   -0.811 | 
     | iCLK__I0    | I v -> ZN ^ | INVD24 | 0.029 |   0.045 |   -0.782 | 
     | B0_reg[0]   | CP ^        | DFQD4  | 0.003 |   0.048 |   -0.779 | 
     +-----------------------------------------------------------------+ 

