==39142== Cachegrind, a cache and branch-prediction profiler
==39142== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39142== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39142== Command: ./sift .
==39142== 
--39142-- warning: L3 cache found, using its data for the LL simulation.
--39142-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39142-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39142== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39142== (see section Limitations in user manual)
==39142== NOTE: further instances of this message will not be shown
==39142== 
==39142== I   refs:      3,167,698,658
==39142== I1  misses:            2,060
==39142== LLi misses:            1,987
==39142== I1  miss rate:          0.00%
==39142== LLi miss rate:          0.00%
==39142== 
==39142== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39142== D1  misses:       40,684,542  ( 31,417,344 rd   +   9,267,198 wr)
==39142== LLd misses:        3,651,539  (  1,888,865 rd   +   1,762,674 wr)
==39142== D1  miss rate:           4.2% (        4.6%     +         3.1%  )
==39142== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39142== 
==39142== LL refs:          40,686,602  ( 31,419,404 rd   +   9,267,198 wr)
==39142== LL misses:         3,653,526  (  1,890,852 rd   +   1,762,674 wr)
==39142== LL miss rate:            0.1% (        0.0%     +         0.6%  )
