read -sv run_verilog_mid/adder_32b_10_88_b8efde71c5272ef507c39ef96fff3c1b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_88_b8efde71c5272ef507c39ef96fff3c1b_yosys.v
