Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/andrew/zz/unnamed.qsys --block-symbol-file --output-directory=/home/andrew/zz/unnamed --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading zz/unnamed.qsys
Progress: Reading input file
Progress: Adding adc_0 [adc 1.0]
Progress: Parameterizing module adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/andrew/zz/unnamed.qsys --synthesis=VERILOG --output-directory=/home/andrew/zz/unnamed/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading zz/unnamed.qsys
Progress: Reading input file
Progress: Adding adc_0 [adc 1.0]
Progress: Parameterizing module adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: adc_0: "unnamed" instantiated adc "adc_0"
Info: unnamed: Done "unnamed" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
