if { [catch {vsimulink rca_eight_bit -t 1ns   } errmsg] } {
    echo "Loading simulation and HDL Verifier library failed."; 
    echo $errmsg; 
    quit -f; 
}
# vsim rca_eight_bit -t 1ns -foreign "simlinkserver {C:/Program Files/MATLAB/R2017a/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450vc12.dll}  ; -batch  ; -socket 55522 " 
# Start time: 13:31:20 on Jan 16,2018
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rca_eight_bit(rca_eight_bit_arch)#1
# Loading C:/Program Files/MATLAB/R2017a/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450vc12.dll
# ************************************************************************
# HDL server has been started in batch mode. The HDL simulator will be 
# blocked until Simulink starts cosimulation. If you do not want to run
# in batch mode, restart the HDL simulator in a different run mode. To 
# exit the HDL simulator without running a cosimulation session, issue 
# the breakHdlSim('55522') command in MATLAB.

# 
# <EOF>
# End time: 13:31:22 on Jan 16,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
