{"vcs1":{"timestamp_begin":1740049702.435970750, "rt":3.78, "ut":3.56, "st":0.18}}
{"vcselab":{"timestamp_begin":1740049706.300718128, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740049706.628311469, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740049702.135018546}
{"VCS_COMP_START_TIME": 1740049702.135018546}
{"VCS_COMP_END_TIME": 1740049706.938602784}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287884}}
{"vcselab": {"peak_mem": 150352}}
