==============================================================
File generated on Wed Dec 18 10:08:58 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.008 ; gain = 17.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.008 ; gain = 17.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.297 ; gain = 18.738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.816 ; gain = 19.258
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 127.473 ; gain = 41.914
INFO: [XFORM 203-541] Flattening a loop nest 'W_Outer_Loop' (conv2D.cpp:33:58) in function 'write_output'.
INFO: [XFORM 203-541] Flattening a loop nest 'Outer_Loop' (conv2D.cpp:7:46) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 146.605 ; gain = 61.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.42 seconds; current allocated memory: 106.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 106.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 107.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 107.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Outer_Loop_W_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 107.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 107.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 107.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 107.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 108.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 108.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 109.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 109.669 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 161.508 ; gain = 75.949
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 8.916 seconds; peak allocated memory: 109.669 MB.
==============================================================
File generated on Wed Dec 18 10:11:24 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.273 ; gain = 18.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.273 ; gain = 18.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.328 ; gain = 19.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.586 ; gain = 19.945
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 132.816 ; gain = 48.176
INFO: [XFORM 203-541] Flattening a loop nest 'Outer_Loop' (conv2D.cpp:7:46) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 409.520 ; gain = 324.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.344 seconds; current allocated memory: 346.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 346.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 347.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 347.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 355.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.076 seconds; current allocated memory: 367.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.815 seconds; current allocated memory: 367.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 368.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 368.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 369.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.909 seconds; current allocated memory: 388.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 8.591 seconds; current allocated memory: 390.803 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 520.648 ; gain = 436.008
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 38.872 seconds; peak allocated memory: 390.803 MB.
==============================================================
File generated on Wed Dec 18 10:13:35 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.270 ; gain = 17.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.270 ; gain = 17.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.410 ; gain = 18.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.668 ; gain = 19.156
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 125.363 ; gain = 39.852
INFO: [XFORM 203-541] Flattening a loop nest 'Outer_Loop' (conv2D.cpp:7:46) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 147.719 ; gain = 62.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.779 seconds; current allocated memory: 107.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 107.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 108.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 108.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 108.956 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 109.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 109.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 109.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 109.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 110.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 111.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 112.195 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 166.602 ; gain = 81.090
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 11.365 seconds; peak allocated memory: 112.195 MB.
==============================================================
File generated on Wed Dec 18 10:14:04 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.176 ; gain = 18.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.176 ; gain = 18.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.371 ; gain = 19.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.625 ; gain = 20.035
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 132.254 ; gain = 47.664
INFO: [XFORM 203-541] Flattening a loop nest 'Outer_Loop' (conv2D.cpp:7:46) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 409.723 ; gain = 325.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.263 seconds; current allocated memory: 346.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 346.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 347.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 347.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.053 seconds; current allocated memory: 355.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.087 seconds; current allocated memory: 367.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 367.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 368.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 368.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 369.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.939 seconds; current allocated memory: 388.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.687 seconds; current allocated memory: 390.803 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 519.309 ; gain = 434.719
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 33.236 seconds; peak allocated memory: 390.803 MB.
==============================================================
File generated on Wed Dec 18 10:15:15 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.047 ; gain = 17.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.047 ; gain = 17.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.430 ; gain = 19.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.688 ; gain = 19.594
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 132.402 ; gain = 47.309
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 410.250 ; gain = 325.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.342 seconds; current allocated memory: 347.445 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 348.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 348.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 348.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.063 seconds; current allocated memory: 357.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.151 seconds; current allocated memory: 369.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.799 seconds; current allocated memory: 369.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 369.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 370.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 371.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.896 seconds; current allocated memory: 390.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.759 seconds; current allocated memory: 392.920 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 524.207 ; gain = 439.113
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 32.791 seconds; peak allocated memory: 392.920 MB.
==============================================================
File generated on Wed Dec 18 10:16:17 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.352 ; gain = 18.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.352 ; gain = 18.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.367 ; gain = 19.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.621 ; gain = 19.840
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 132.703 ; gain = 47.922
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 410.555 ; gain = 325.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.551 seconds; current allocated memory: 347.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 348.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 348.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 348.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.056 seconds; current allocated memory: 357.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.146 seconds; current allocated memory: 369.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.741 seconds; current allocated memory: 369.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 369.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 370.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 371.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.923 seconds; current allocated memory: 390.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.774 seconds; current allocated memory: 393.228 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 525.504 ; gain = 440.723
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 33 seconds; peak allocated memory: 393.228 MB.
==============================================================
File generated on Wed Dec 18 10:17:10 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.219 ; gain = 18.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.219 ; gain = 18.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.590 ; gain = 19.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.844 ; gain = 20.184
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 132.652 ; gain = 47.992
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 410.039 ; gain = 325.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.701 seconds; current allocated memory: 347.450 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 348.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 348.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 348.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.025 seconds; current allocated memory: 357.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.809 seconds; current allocated memory: 369.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.499 seconds; current allocated memory: 369.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 369.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 370.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 371.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 2.026 seconds; current allocated memory: 390.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.963 seconds; current allocated memory: 392.927 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 524.879 ; gain = 440.219
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 45.339 seconds; peak allocated memory: 392.927 MB.
==============================================================
File generated on Wed Dec 18 10:19:22 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.383 ; gain = 18.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.383 ; gain = 18.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.602 ; gain = 19.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.855 ; gain = 19.941
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' has been removed because the loop is unrolled completely.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 137.555 ; gain = 52.641
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 828.188 ; gain = 743.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.121 seconds; current allocated memory: 665.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 680.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.545 seconds; current allocated memory: 680.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 680.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.187 seconds; current allocated memory: 689.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.623 seconds; current allocated memory: 701.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.216 seconds; current allocated memory: 701.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 701.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 2.436 seconds; current allocated memory: 724.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 4.662 seconds; current allocated memory: 727.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.987 seconds; current allocated memory: 746.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 4.158 seconds; current allocated memory: 748.592 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:05 . Memory (MB): peak = 1037.766 ; gain = 952.852
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 65.574 seconds; peak allocated memory: 748.592 MB.
==============================================================
File generated on Wed Dec 18 10:22:37 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.254 ; gain = 18.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.254 ; gain = 18.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.555 ; gain = 19.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.809 ; gain = 20.035
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 131.207 ; gain = 46.434
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 410.312 ; gain = 325.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.057 seconds; current allocated memory: 347.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 348.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 348.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 348.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.068 seconds; current allocated memory: 357.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.146 seconds; current allocated memory: 369.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.759 seconds; current allocated memory: 369.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 369.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 370.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 371.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.907 seconds; current allocated memory: 390.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 393.245 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 524.957 ; gain = 440.184
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 34.195 seconds; peak allocated memory: 393.245 MB.
==============================================================
File generated on Wed Dec 18 10:25:07 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.227 ; gain = 18.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.227 ; gain = 18.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.793 ; gain = 19.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 105.047 ; gain = 20.113
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop4' (conv2D.cpp:23) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 131.770 ; gain = 46.836
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 410.105 ; gain = 325.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.689 seconds; current allocated memory: 347.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 348.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 348.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 349.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.091 seconds; current allocated memory: 357.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.121 seconds; current allocated memory: 369.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.755 seconds; current allocated memory: 369.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 369.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 370.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 371.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 2.098 seconds; current allocated memory: 390.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.864 seconds; current allocated memory: 393.261 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 524.789 ; gain = 439.855
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 34.547 seconds; peak allocated memory: 393.261 MB.
==============================================================
File generated on Wed Dec 18 10:26:37 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 103.312 ; gain = 18.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 103.312 ; gain = 18.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.531 ; gain = 19.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 104.785 ; gain = 20.055
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 133.188 ; gain = 48.457
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 410.789 ; gain = 326.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.882 seconds; current allocated memory: 347.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 348.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 348.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 348.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.043 seconds; current allocated memory: 357.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.089 seconds; current allocated memory: 369.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.734 seconds; current allocated memory: 369.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 369.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 370.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 371.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.879 seconds; current allocated memory: 390.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.673 seconds; current allocated memory: 393.245 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 525.625 ; gain = 440.895
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 33.122 seconds; peak allocated memory: 393.245 MB.
==============================================================
File generated on Wed Dec 18 10:27:44 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.141 ; gain = 18.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.141 ; gain = 18.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.402 ; gain = 19.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.664 ; gain = 19.914
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 132.621 ; gain = 47.871
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 410.605 ; gain = 325.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.352 seconds; current allocated memory: 347.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 348.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 348.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 349.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.194 seconds; current allocated memory: 357.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.156 seconds; current allocated memory: 369.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.757 seconds; current allocated memory: 369.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 369.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 370.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 1.202 seconds; current allocated memory: 371.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 5.283 seconds; current allocated memory: 390.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.755 seconds; current allocated memory: 393.245 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 525.730 ; gain = 440.980
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 48.676 seconds; peak allocated memory: 393.245 MB.
==============================================================
File generated on Wed Dec 18 10:29:19 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.203 ; gain = 17.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 103.203 ; gain = 17.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.438 ; gain = 19.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.695 ; gain = 19.348
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop4' (conv2D.cpp:23) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
WARNING: [XFORM 203-713] Reading dataflow channel 'kernel' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'kernel' has read operations in process function 'convolution_kernel'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 132.500 ; gain = 47.152
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 410.695 ; gain = 325.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.642 seconds; current allocated memory: 347.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 348.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 348.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 349.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.099 seconds; current allocated memory: 357.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.096 seconds; current allocated memory: 369.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.747 seconds; current allocated memory: 369.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 369.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 370.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 371.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.945 seconds; current allocated memory: 390.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.755 seconds; current allocated memory: 393.293 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 526.035 ; gain = 440.688
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 33.131 seconds; peak allocated memory: 393.293 MB.
==============================================================
File generated on Wed Dec 18 10:32:24 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.266 ; gain = 18.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.266 ; gain = 18.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.602 ; gain = 19.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 105.117 ; gain = 20.324
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 132.754 ; gain = 47.961
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 411.109 ; gain = 326.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.356 seconds; current allocated memory: 347.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 348.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_load_1', conv2D.cpp:24) on array 'kernel' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 348.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 349.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.222 seconds; current allocated memory: 357.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.293 seconds; current allocated memory: 373.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.847 seconds; current allocated memory: 374.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 374.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 375.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 376.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 3.055 seconds; current allocated memory: 428.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'kernel' and 'result' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 4.035 seconds; current allocated memory: 430.897 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 566.809 ; gain = 482.016
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 34.836 seconds; peak allocated memory: 430.897 MB.
==============================================================
File generated on Wed Dec 18 10:34:32 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.973 ; gain = 18.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 102.973 ; gain = 18.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.703 ; gain = 19.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.961 ; gain = 20.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 132.852 ; gain = 48.098
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 410.816 ; gain = 326.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.077 seconds; current allocated memory: 347.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 348.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 348.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 349.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.048 seconds; current allocated memory: 357.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 369.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.756 seconds; current allocated memory: 369.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 369.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 370.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 371.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 1.961 seconds; current allocated memory: 390.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.762 seconds; current allocated memory: 393.641 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 526.348 ; gain = 441.594
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 33.725 seconds; peak allocated memory: 393.641 MB.
==============================================================
File generated on Wed Dec 18 10:40:49 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from conv2D.cpp:1:
conv2D.cpp:31:52: error: use of undeclared identifier 'input'
            line_buffer[3 - 1][j] = (i + 3 < 32) ? input[i + 3][j] : 0;
                                                   ^
1 error generated.
==============================================================
File generated on Wed Dec 18 10:45:15 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.605 ; gain = 18.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.605 ; gain = 18.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 105.062 ; gain = 19.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 105.383 ; gain = 20.105
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_Row' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Load_Next_Row' (conv2D.cpp:30) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop_Col' (conv2D.cpp:36) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:53) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:55) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:55) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Update_Buffer' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'convolution_kernel_label1' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Load_Next_Row' (conv2D.cpp:30) in function 'convolution_kernel' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop_Col' (conv2D.cpp:36) in function 'convolution_kernel' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Row' (conv2D.cpp:40) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Col' (conv2D.cpp:42) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' (conv2D.cpp:69) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'output' (conv2D.cpp:70) in dimension 2 automatically.
ERROR: [XFORM 203-711] Array 'input' failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'input' has read operations in process function 'load_input'.
WARNING: [XFORM 203-713] Argument 'input' has read operations in process function 'convolution_kernel'.
ERROR: [XFORM 203-711] Variable 'line_buffer[0]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[0]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[0]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[0]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[1]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[1]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[1]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[1]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[2]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[2]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[2]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[2]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[3]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[3]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[3]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[3]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[3]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[4]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[4]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[4]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[4]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[5]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[5]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[5]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[5]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[5]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[6]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[6]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[6]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[6]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[7]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[7]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[7]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[7]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[7]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[8]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[8]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[8]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[8]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[9]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[9]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[9]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[9]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[9]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[10]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[10]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[10]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[10]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[11]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[11]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[11]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[11]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[11]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[12]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[12]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[12]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[12]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[13]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[13]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[13]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[13]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[13]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[14]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[14]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[14]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[14]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[15]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[15]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[15]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[15]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[15]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[16]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[16]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[16]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[16]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[17]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[17]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[17]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[17]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[17]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[18]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[18]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[18]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[18]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[19]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[19]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[19]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[19]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[19]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[20]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[20]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[20]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[20]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[21]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[21]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[21]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[21]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[21]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[22]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[22]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[22]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[22]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[23]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[23]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[23]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[23]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[23]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[24]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[24]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[24]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[24]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[25]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[25]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[25]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[25]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[25]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[26]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[26]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[26]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[26]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[27]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[27]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[27]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[27]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[27]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[28]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[28]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[28]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[28]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[29]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[29]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[29]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[29]' should be updated in process function 'load_input', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[29]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[30]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[30]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[30]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[30]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [XFORM 203-711] Variable 'line_buffer[31]' failed dataflow checking: it can only be written in one process function.
WARNING: [XFORM 203-713] Variable 'line_buffer[31]' has write operations in process function 'load_input'.
WARNING: [XFORM 203-713] Variable 'line_buffer[31]' has read and write operations in process function 'convolution_kernel'.
WARNING: [XFORM 203-713] All the elements of global array 'line_buffer[31]' should be updated in process function 'convolution_kernel', otherwise it may not be synthesized correctly.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Wed Dec 18 10:54:39 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from conv2D.cpp:1:
conv2D.cpp:31:52: error: use of undeclared identifier 'input'
            line_buffer[3 - 1][j] = (i + 3 < 32) ? input[i + 3][j] : 0;
                                                   ^
1 error generated.
==============================================================
File generated on Wed Dec 18 10:55:19 +0700 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2D.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.344 ; gain = 17.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 103.344 ; gain = 17.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 104.891 ; gain = 19.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 105.148 ; gain = 19.797
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop2' (conv2D.cpp:19) in function 'convolution_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Outer_Loop' (conv2D.cpp:7) in function 'load_input' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Inner_Loop' (conv2D.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'W_Outer_Loop' (conv2D.cpp:33) in function 'write_output' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' completely with a factor of 30.
WARNING: [XFORM 203-505] Pipeline directive for loop 'W_Inner_Loop' (conv2D.cpp:34) in function 'write_output' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop3' (conv2D.cpp:22) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop4' (conv2D.cpp:23) in function 'convolution_kernel' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Inner_Loop' (conv2D.cpp:9) in function 'load_input' completely with a factor of 32.
INFO: [XFORM 203-712] Applying dataflow to function 'conv2d', detected/extracted 3 process function(s): 
	 'load_input'
	 'convolution_kernel'
	 'write_output'.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_kernel' (conv2D.cpp:15)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 133.004 ; gain = 47.652
INFO: [XFORM 203-541] Flattening a loop nest 'Loop1' (conv2D.cpp:18:51) in function 'convolution_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 411.246 ; gain = 325.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
WARNING: [SYN 201-107] Renaming port name 'conv2d/input' to 'conv2d/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Outer_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_2', conv2D.cpp:10) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.32 seconds; current allocated memory: 347.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 348.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop1_Loop2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buffer_load_2', conv2D.cpp:24) on array 'buffer_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buffer_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 348.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 349.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.016 seconds; current allocated memory: 357.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.181 seconds; current allocated memory: 369.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.721 seconds; current allocated memory: 369.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 369.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input/input_r_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 370.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution_kernel/kernel_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_kernel'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 371.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111]  Elapsed time: 2.126 seconds; current allocated memory: 391.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/input_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/kernel' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/result' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 393.740 MB.
INFO: [RTMG 210-278] Implementing memory 'conv2d_buffer_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_output_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 526.492 ; gain = 441.141
INFO: [SYSC 207-301] Generating SystemC RTL for conv2d.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 34.351 seconds; peak allocated memory: 393.740 MB.
