t sign digit addit relat oper threshold logic a abstractassum sign digit number represent investig implement addit relat oper assum linear threshold network measur depth size network term linear threshold gate show first depth network on size weight fanin complex perform sign digit symmetr function consequ assum radix sign digit represent show two operand addit perform threshold network depth on size complex o weight fanin complex furthermor show that assum radixn sign digit represent multioperand addit comput depth network on size weight fanin complex polynomi bound final show multipl perform linear threshold network depth size on requir on weight on log n fanin b introduct high perform addit addit relat oper multipl play import role comput base comput paradigm major impedi improv speed arithmet execut unit incorpor addit addit relat oper presenc carri borrow chain one solut elimin carri chain use redund represent operand propos avizieni sign digit sd number represent method allow certain assumpt call total parallel addit limit propag carri expens overhead data storag space process time convers result potenti operand redund represent oper follow radix r signdigit integ number repres n digit algebra digit x x number assum valu digit set sigma ffg cardin set sigma r ff maximum digit magnitud ff must satisfi relat state equat order minimum redund consequ minimum storag overhead one assum ri order break carri chain ie total parallel addit valu ff satisfi relat state equat base signdigit represent number highspe architectur re port see exampl thu far investig sd arithmet architectur assum logic implement technolog directli implement boolean gate current possibl exist vlsi implement boolean function use threshold devic cmo technolog assum threshold logic tl basic process element linear threshold note given radix r might ff uniqu therefor one possibl digit set onlin parallel gate ltg comput boolean function f x that set input variabl weight defin ltg contain threshold valu summat devic sigma comput fx threshold element comput given may promis interest investig new scheme applic new technolog end assum binari nonredund represent number recent propos regard addit multipl see exampl develop assum threshold rather boolean logic thu far studi assum redund represent tl paper assum sd number represent investig linear threshold network addit multioperand addit multipl assum operand nsd number mainli concern establish limit circuit design use threshold base network measur depth size network propos term ltg main contribut propos summar as ffl sd symmetr function implement depth feedforward linear threshold network ltn on size weight fanin valu ffl assum radix redund operand represent addit two nsd number comput depth ltn on size o weight fanin valu assum operand represent multioperand addit n nsd number comput explicit depth ltn size order on maximum weight valu order on maximum fanin valu order on threshold gate correspond boolean output neuron introduc mccullochpitt neural model learn featur assum represent multipl two nsd number comput explicit depth ltn size order on maximum weight valu order on maximum fanin valu order on log n also note result primarili theoret exist technolog propos see exampl may implement least propos scheme eg two operand addit present organ follow section discuss background inform boolean symmetr function implement preliminari result section present scheme addit radix sd number section studi multipl radix sd number present scheme multioperand addit multipl sd number conclud present final remark ii background preliminari order make present self consist introduc section definit boolean symmetr function base implement techniqu use investig definit boolean function n variabl f symmetr permut oe n input variabl symmetr boolean function f sum rang all input variabl n all input variabl insid definit domain n r interv q outsid interv function graphic depict figur formal describ equat elsewher number interv depend function definit prove elsewher boolean symmetr function maximum number interv r upper june c c fig interv base represent f bound ne definit boolean function n variabl f gs gener symmetr entir depend weight sum input variabl w essenc gener symmetr boolean function f gs either symmetr boolean function non symmetr boolean function transform symmetr boolean function trivial transform eg assign differ weight valu input input replic f gs describ function definit domain extend n max result stand true symmetr boolean function appli also gener symmetr boolean function clarifi gener symmetr boolean function concept let consid bit multioperand addit produc bit result truth tabl schemat diagram function depict figur first observ order produc sum bit posit need consid bit first column lsb posit easili verifi boolean function comput sum clearli determin integ valu definit also definit specif function boolean input variabl symmetri intrins properti function depend input variabl type therefor appli also function type input variabl eg integ real weight w also real number assum integ valu practic consider relat ltg fabric technolog decim sum binari sumi fig bit multioperand addit fig interv base represent properti howev hold sum bit exampl boolean function symmetr boolean function valu depend posit input alway correctli determin x valu function howev gener symmetr boolean function made symmetr boolean function weight associ input bit column consequ sum bit comput symmetr boolean function base represent graphic depict figur given symmetr gener not function constitut frequent use class boolean function expens implement hardwar term area delay implement feedforward ltn subject numer theoret practic scientif investig see exampl network size effici approach known far depth implement symmetr boolean function tl telescop sum method introduc minick method use implement boolean symmetr function produc depth feedforward ltn size order on measur term ltg linear weight fanin valu shortli describ method introduc follow lemma lemma minick boolean symmetr function f describ equat implement twolay feedforward ltn size complex measur term ltg order on follow r where formal proof lemma implement exampl found given assum sd operand that consid function boolean input variabl need map gener boolean function order achiev map first choos represent sd one possibl represent s complement given fix radix r sd number repres s present consid digit assum valu symmetr digit set maximum digit magnitud ff satisfi equat cardin digit set ff consequ also possibl s complement notat seem natur choic later suggest particular case codif scheme conveni lead reduct network depth symmetri digit set restrict make assumpt simplic notat digit set symmetr also consid without chang result report next chapter binari repres ktupl x l f g particular case s complement codif sd dimens ktupl comput also e valu x l comput assum s complement represent codif sd prove in follow lemma gener symmetr sd function implement depth ltn polynomi bound size lemma let fs arbitrari gener symmetr function ff satisfi equat fix radix r f implement ltn cost order on proof given f gener symmetr express equat arbitrari integ constant weight s complement represent sd equat equival to gamma dlog consequ equat f express gener boolean symmetr function ndlog ff comput scheme lemma size ltn implement f depend number interv definit domain given case maximum absolut valu digit assum argument f describ equat worst case scenario take valu insid definit domain gamma consequ maximum number interv upper bound assum weight w radix r arbitrari integ constant ltn cost order on obvious weight fanin valu order on total parallel addit digit posit iii sign digit section addit scheme use total parallel addit approach use fix radix correspond digit set f g denot gamma consid two nsd integ propos two scheme comput sum repres tradit context boolean logic gamma addit radix sd repres operand achiev two step approach first intermedi carri c intermedi sum satisfi equat x y comput digit posit i second sum digit z comput approach use total parallel addit describ tabl also assum digit x set f g repres s complement notat two bit shown tabl ii note codif combin allow appear comput observ tabl digit posit contribut june ii digit codif x f g comput c sign therefor comput order implement scheme present tabl function two function directli impli tabl symmetr input variabl made symmetr comput weight sum input state equat equat proper determin weight w w hold true possibl input combin comput weight w w igamma take consider specif structur function c choic w straightforward given digit posit account x gamma bit minimum valu equal consequ weight sum equat comput gammax gamma descript symmetr function comput c describ tabl iii tabl deriv interv descript similar descript equat requir boolean function greater maximum valu assum w case iii c symmetr function x assum ff comput equat introduc next implicit depth implement techniqu base fact symmetr boolean function f defin equat express as r q r where q concaten repres logic or respect lemma boolean symmetr function f describ equat implement implicit depth feedforward ltn size order on follow proof verifi equat shown f inde sum lie insid interv q specif j f j q case q need ffl case r q case three possibl prove f need first subcas ie second subcas consequ f ie last subcas consequ f ie given q j obtain ltg comput sgnf gamma q j g q ltg comput g entir network built r ltg ie implement cost order on input weight fanin gate n method present lemma also appli implement gener symmetr function given case number interv upper bound implement cost upper bound ie still order on remark scheme lemma chang explicit one connect output gate comput q j gate threshold valu output extra gate provid explicitli valu f delay tg remark q alway equat becom r alway equat becom alway equat becom note use cascad comput method describ lemma increas fanin next stage valu function f carri r signal tabl iii use equat four boolean symmetr function describ comput intermedi sum carri c express follow appli lemma deriv equat implicit depth implement first step total parallel addit scheme gamma alway remark that order make intuit way implicit scheme work depict figur region threshold signal ff activ four signal second step total parallel addit comput z follow reason use comput fig descript threshold signal where c theorem assum radix sd operand represent sd codif tabl ii addit two nsd number comput implicit depth ltn weight valu maximum fanin proof quantiti equat comput proper substitut use equat as ni c gamma gammagamma gammagamma june consequ equat provid implicit depth implement scheme comput sum digit z first level network comput digit posit i use tg per digit second level need tg digit posit i order comput state equat therefor network produc sum digit construct n tg digit posit produc carryout explicitli gener depth expans two tg comput therefor cost entir addit network n ie on complex obvious weight valu fanin valu depend n maximum fanin maximum weight valu ie o complex note scheme valu z carri two signal one threshold valu z gamma actual depth explicitli comput use cascad comput method increas fanin next stage contribut threshold valu gate next stage compar scheme introduc theorem depth scheme present network size n maximum fanin maximum weight valu one observ achiev substanti reduct network size weight fanin valu network depth howev new depth scheme implicit fact increas fanin stage requir input digit z remaind section show possibl explicitli comput sum maintain network depth complex method describ equat implicit way comput final sum bit z signal ie z gamma explicitli comput two level tg consequ equat modifi appear induc fundament chang equat end assum order repres sd x set f g use codif describ tabl iv instead s complement codif tabl ii iv new digit codif x f g c function note new codif combin x allow appear comput assumpt quantiti express equat take valu definit interv gamma thu first step total parallel addit scheme describ tabl v tabl deduc boolean symmetr function describ june comput intermedi sum carri c follow prove lemma equat deriv implicit depth implement first step total parallel addit scheme gamma alway result remark also includ deriv thu second step total parallel addit comput z case z second step describ tabl vi follow reason appli previous comput step implement by theorem assum radix sd operand represent sd codif tabl iv addit two nsd number comput explicit depth ltn weight valu maximum fanin proof proper substitut use equat equat provid explicit depth implement scheme addit follow ni june vi z function z gamma gammagamma gammagamma first level comput digit posit i valu digit second level need tg digit posit i order comput state equat digit posit produc carryout also explicitli gener depth expans two tg comput therefor cost entir addit network n maximum fanin maximum weight valu one observ quantiti involv theorem order magnitud theorem even though scheme theorem requir slightli larger maximum fanin instead weight valu instead advantag explicitli comput sum digit delay tg iv sign digit multioperand addit multipl threshold network multioperand addit multipl nbit binari operand report gener speak multioperand addit multipl achiev two step name first reduc multioperand addit in multipl addit requir reduct partial product two row second add two row produc final result addit two step multipl also requir third step product partial product matrix section investig process scheme nonredund represent follow suggest ffl reduct multioperand addit or reduct multipl partial product matrix two row achiev depth network cost network term ltg order on maximum fanin order on log n see exampl ffl entir multipl implement depth network also suggest base result multioperand addit comput depth multipl depth explicit construct network complex bound provid construct approach deriv result suggest singl threshold gate comput arbitrari weight simul explicit polynomials depth network use logspaceuniform construct state produc network olog w n wire weight wire order olog w n total size on log n total size construct reduc on log n logspaceuniform construct depth multioperand addit depth multipl suggest discuss depth multioperand addit depth multipl scheme margin complex bound explicitli given attempt ass complex scheme multioperand addit oper n input function instead ninput function use least expens scheme estim depth multioperand addit depth multipl network may requir total size on log n b one step reduct a two step reduct fig addit bit number section investig potenti benefit expect use sd repres operand multipl scheme first prove multioperand addit achiev depth network on size on weight on fanin complex must note propos network perform n operand one result reduct depth n operand two reduct depth previous propos scheme do subsequ show multipl that gener partial product matrix reduct one row repres product achiev depth network on size on weight on log n fanin complex a depth multioperand addit well known order perform nbit multioperand addit first n row repres n number reduc two two row ad produc final result two step process depict particular case bit number figur a indic introduct section first step multi operand addit use redund digit represent requir depth network addit depth requir perform second step follow prove assum sd operand appropri represent radix multioperand addit n nsd number consequ reduct partial product matrix multipl oper one row achiev one comput step june figur b requir depth network achiev determin radix allow ndigit total parallel addit avizieni investig issu dual point view assum given radixr sd represent determin maximum number digit ad total parallel mode within radixr sd represent investig number digit n given minimum valu radixr must found comput n sd addit total parallel mode answer question follow lemma lemma simultan addit n sd done total parallel mode assum represent radix greater equal n gamma proof simultan addit n sd done way similar addit two digit order add n digit x total parallel mode first produc intermedi sum digit u transport digit satisfi equat also satisfi constraint indic subsequ addit equat give valu sum digit z posit i perform without gener carryout is find valu radix r comput equat achiev also maximum absolut valu allow intermedi sum digit u transport digit order consist assum jx j therefor map absolut maxim valu equat becom equat deriv follow inequ order obtain greatest rang jtj max assum maximum redund digit set ie jxj intermedi sum absolut maximum valu june juj ri togeth equat depend assum even one r e lead r e n r therefor order perform simultan addit n sd total parallel mode use represent radix greater equal n gamma assum represent radix n gamma introduc depth multioperand addit scheme n nsd number theorem assum represent multioperand addit that reduct via addit ndigit n row matrix one row comput explicit depth ltn size on maximum weight valu order on maximum fanin valu order on proof assum n sd number add x digit x j take valu within symmetr digit set given radixn gamma allow total parallel addit n sd comput sum n number follow posit produc intermedi sum digit u transport digit satisfi sum digit z posit comput z gener carryout assum greatest absolut valu input digit transport digit intermedi sum digit jxj sum digit z depend valu digit column multioperand addit matrix comput two step approach scheme network implement multioperand addit contain one subcircuit perform comput digit posit i obvious cost entir network n time cost circuit perform total parallel addit n digit delay multioperand addit maximum weight fanin valu impos similar valu circuit perform total parallel addit n digit direct implement two step comput procedur scheme lemma conveni lead depth ltn howev given june gener symmetr boolean function implement depth network reduc depth network abl comput valu z symmetr function n input variabl ie digit column multioperand addit matrix done observ direct link exist valu z valu assum weight sum n digit x column comput equat link exist consequ fact maximum valu assumpt made input digit transport digit intermedi product digit radix represent sum valu z follow equat maximum absolut valu assum deriv equat assumpt x j digit lead jj variat domain equal digit involv comput equat belong set need log bit s complement codif codif digit x j repres bit take part comput weight correspond posit insid digit follow s complement codif convent assumpt equat becom ia assum product digit z express function f obvious weight manner comput sum function f symmetr input variabl consequ implement use number input boolean variabl given product number digit involv comput z number bit need order repres digit d ie method describ lemma depth ltn z assum digit valu set need codif therefor order comput f comput log n gamma symmetr boolean function f implement symmetr boolean function f need r ltg first layer network number interv definit domain f assum valu ltg second layer consequ comput function f done ltg definit domain f given gamman f chang valu thetan ngamma time consequ boolean function f number interv r greater i given chang valu f appear certain fix posit common them use gate share concept introduc way gate associ upper limit interv share network implement boolean function f fact lead upper bound l n ngamma maximum number tg first level network second level network contain one gate f ie bit posit s complement represent z build gate therefor network comput sum digit z f built l n ngamma ltg need one network digit posit multioperand addit matrix n column cost entir multioperand addit upper bound n asymptot speak lead implement multioperand addit n nsd number depth network number ltg order on maximum weight valu upper bound dimens definit domain consequ order on multioperand addit matrix partial product matrix correspond multipl two nsd number number column n cost chang consequ howev chang asymptot cost maximum fanin valu impos gate second level network take input bit particip comput ie nlogn gamma output gate first level total number gate first level network upper bound l n ngamma consequ maximum fanin valu order on conclud investig network multipl sd operand introduc depth ltn multipl use multioperand addit scheme present theorem b depth multipl multipl achiev gener reduct partial product ma trix previou subsect shown multioperand addit and extens reduct multipl partial product matrix perform depth use threshold network sd represent section investig entir multipl oper includ gener partial product matrix case non redund operand represent gener partial product matrix perform expans n tg depth need one gate produc partial product z may true sign digit operand partial product z ij sd comput product two sd x j essenc even though use represent partial product reduct achiev depth said multipl achiev depth network achiev depth multipl use theorem reduct partial product matrix use implicit comput network connect partial product product first stage partial product reduct given order use scheme theorem partial product z ij assum valu insid digit set restrict maximum absolut valu sd x j follow lemma assum operand digit repres s complement codif discuss section ii prove entir partial product matrix produc depth ltn polynomi bound size weight june fanin valu lemma assum two nsd operand jy partial product matrix produc depth ltn size measur term ltg order on maximum weight valu order on maximum fanin valu order on proof assum sd repres s complement notat x valu impos maximum absolut valu assum operand digit equal log ii assumpt partial product z ij express follow equat z gamma gamma hand z ij sd set repres logngammatupl z logngamma consequ bit z r express symmetr boolean function f r weight sum m comput equat function implement depth network shown lemma construct m assum valu definit domain consequ definit domain f r describ partial product z ij given definit domain f r chang valu ngammatim use way reason theorem upper bound l ngammam obtain maximum number tg first level network second level network contain one gate f r ie bit posit s complement represent partial product z ij build gate therefor network comput partial product z ij built l ngammam one network digit pair i j requir cost network produc entir partial product matrix upper bound n lead implement cost depth network produc partial product matrix order on maximum weight valu upper bound dimens definit domain f r function ie consequ order on maximum fanin valu impos gate second level network take input bit particip comput log ii output gate first level prove total number gate first level network upper bound l ngammam maximum fanin valu also order on connect result multioperand addit gener partial product matrix sd operand obtain depth scheme multipl sd number state follow corollari corollari assum represent multipl two nsd number comput explicit depth ltn size measur term ltg order on maximum weight valu order on maximum fanin valu order on proof trivial lemma theorem delay multipl network still reduc produc partial product matrix use implicit comput scheme present lemma theorem assum represent multipl two nsd number comput explicit depth ltn size order on maximum weight valu order on maximum fanin valu order on log n proof trivial first use implicit implement lemma order produc partial product z ij delay one tg deriv chang asymptot cost deriv lemma second use depth multioperand addit theorem produc product implicit comput partial product increas fanin gate first level network perform multioperand addit nlogn nn gamma logn chang asymptot bound fanin on on log n asymptot size network maximum weight valu remain unchang consequ depth scheme network size order on maximum weight valu order on v conclus investig ltn symmetr boolean function addit multipl assum sd number represent mainli concern establish limit circuit design use threshold base network shown assum radix represent addit two nsd number comput explicit depth ltn on size o weight fanin valu higher radix n gamma assum prove multioperand addit n nsd number comput explicit depth ltn size order on maximum weight valu order on maximum fanin valu order on final shown multipl two nsd number comput explicit depth ltn size order on maximum weight valu order on maximum fanin valu order on log n r signeddigit number represent fast parallel arithmet logic design redund binari adder highspe vlsi multipl algorithm redund binari addit tree fast radix divis quotientdigit predict simpl radix divis operand scale high radix squar root a function mo transistor featur gatelevel weight sum threshold oper neuron mo binarylog integr circuit part ii simplifi techniqu circuit configur practic applic a capacit thresholdlog gate a logic calculu idea imman nervou activ how know univers percept auditori visual form neural comput arithmet function some note threshold circuit multipl depth effici implement neural multipli depthsiz tradeoff neural comput addit relat arithmet oper threshold logic ffibit serial addit linear threshold gate a compact highspe parallel counter circuit base capacit thresholdlog gate on applic neuron mo transistor principl modern vlsi design period symmetr function feedforward neural network the principl major decis element complex circuit linear input logic the realiz symmetr switch function linearinput logic element on threshold circuit pariti block save addit telescop sum comput arithmet principl j redund binari addit threshold logic block save addit threshold logic on optim depth threshold circuit multipl relat problem major gate vs gener weight threshold gate simul threshold circuit major circuit a note simul exponenti threshold weight tr