<stg><name>rej_gamma1m1</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="6">
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="6">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="2">
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %buflen_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %buflen)

]]></Node>
<StgValue><ssdm name="buflen_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %len_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %len)

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %a_offset1_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %a_offset1)

]]></Node>
<StgValue><ssdm name="a_offset1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %a_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_offset)

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:4  %tmp_39 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_offset_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="11">
<![CDATA[
:5  %tmp_40_cast = zext i11 %tmp_39 to i12

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="11">
<![CDATA[
:6  %tmp_44 = trunc i11 %buflen_read to i10

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %tmp = add i10 -5, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="10">
<![CDATA[
:8  %tmp_cast = zext i10 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="10">
<![CDATA[
:9  %tmp_45 = trunc i10 %len_read to i9

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge4:0  %ctr = phi i9 [ 0, %0 ], [ %ctr_2, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge4:1  %pos = phi i32 [ 0, %0 ], [ %pos_1, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="pos"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge4:2  %tmp_s = icmp ult i9 %ctr, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:3  br i1 %tmp_s, label %1, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_12 = add i32 %pos, 2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_13 = zext i32 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %buf_addr = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="10">
<![CDATA[
:3  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="10">
<![CDATA[
:3  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %t = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %buf_load, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_14 = add i32 %pos, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_15 = zext i32 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buf_addr_1 = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="10">
<![CDATA[
:9  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_17 = add i32 %pos, 4

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_18 = zext i32 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %buf_addr_2 = getelementptr [680 x i8]* %buf_r, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="10">
<![CDATA[
:14  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:5  %t_2 = zext i4 %t to i8

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="10">
<![CDATA[
:9  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:10  %tmp_16 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buf_load_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="10">
<![CDATA[
:14  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
:15  %tmp_20 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %t_2)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:16  %tmp_21 = or i12 %tmp_20, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
:17  %t_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %buf_load_2, i12 %tmp_21)

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="20">
<![CDATA[
:18  %t_2_cast = zext i20 %t_1 to i24

]]></Node>
<StgValue><ssdm name="t_2_cast"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %pos_1 = add i32 %pos, 5

]]></Node>
<StgValue><ssdm name="pos_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:20  %tmp_19 = icmp ult i20 %t_1, -1025

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %tmp_19, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %tmp_22 = sub i24 -7873024, %t_2_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %ctr_4 = add i9 %ctr, 1

]]></Node>
<StgValue><ssdm name="ctr_4"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum = add i9 %a_offset1_read, %ctr

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="9">
<![CDATA[
:3  %sum_cast_cast = zext i9 %sum to i12

]]></Node>
<StgValue><ssdm name="sum_cast_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_40 = add i12 %tmp_40_cast, %sum_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_42_cast = zext i12 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr = getelementptr [1024 x i24]* %a, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:7  store i24 %tmp_22, i24* %a_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge:0  %ctr_1 = phi i9 [ %ctr_4, %2 ], [ %ctr, %1 ]

]]></Node>
<StgValue><ssdm name="ctr_1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:1  %tmp_23 = icmp ult i9 %ctr_1, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:2  %or_cond = and i1 %tmp_19, %tmp_23

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %or_cond, label %3, label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %sum3 = add i9 %a_offset1_read, %ctr_1

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="9">
<![CDATA[
:3  %sum3_cast_cast = zext i9 %sum3 to i12

]]></Node>
<StgValue><ssdm name="sum3_cast_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_41 = add i12 %tmp_40_cast, %sum3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  %tmp_24 = sub i24 -7873024, %t_2_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %ctr_5 = add i9 %ctr_1, 1

]]></Node>
<StgValue><ssdm name="ctr_5"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_43_cast = zext i12 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr_1 = getelementptr [1024 x i24]* %a, i64 0, i64 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:7  store i24 %tmp_24, i24* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge2:0  %ctr_2 = phi i9 [ %ctr_5, %3 ], [ %ctr_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="ctr_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:1  %tmp_25 = icmp ugt i32 %pos_1, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:2  br i1 %tmp_25, label %.loopexit, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:0  %ctr_3 = phi i9 [ %ctr, %._crit_edge4 ], [ %ctr_2, %._crit_edge2 ]

]]></Node>
<StgValue><ssdm name="ctr_3"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="9">
<![CDATA[
.loopexit:1  ret i9 %ctr_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
