sv2v --write=adjacent *.sv
yosys -p 'synth_ice40 -top decode_block' *.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `alu.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: alu.v
Parsing Verilog input from `alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

-- Parsing `alu_forwarder.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: alu_forwarder.v
Parsing Verilog input from `alu_forwarder.v' to AST representation.
Generating RTLIL representation for module `\alu_forwarder'.
Successfully finished Verilog frontend.

-- Parsing `alu_wrapper.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: alu_wrapper.v
Parsing Verilog input from `alu_wrapper.v' to AST representation.
Generating RTLIL representation for module `\alu_wrapper'.
Successfully finished Verilog frontend.

-- Parsing `arm_cpu.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: arm_cpu.v
Parsing Verilog input from `arm_cpu.v' to AST representation.
Generating RTLIL representation for module `\arm_cpu'.
Successfully finished Verilog frontend.

-- Parsing `branch_controller.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: branch_controller.v
Parsing Verilog input from `branch_controller.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:44)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:50)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:56)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:57)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:58)
Warning: Yosys has only limited support for tri-state logic at the moment. (branch_controller.v:59)
Generating RTLIL representation for module `\branch_controller'.
Successfully finished Verilog frontend.

-- Parsing `clocked_reg_file.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: clocked_reg_file.v
Parsing Verilog input from `clocked_reg_file.v' to AST representation.
Generating RTLIL representation for module `\clocked_reg_file'.
Successfully finished Verilog frontend.

-- Parsing `cpu_controller.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: cpu_controller.v
Parsing Verilog input from `cpu_controller.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:62)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:63)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:65)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:69)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:70)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:71)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:72)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:73)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:74)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:77)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:79)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:80)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:81)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:85)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:86)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:89)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:91)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:96)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:97)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:100)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:101)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:102)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:103)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:205)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:216)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:217)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:218)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:219)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:220)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:221)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:222)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:223)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:224)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:227)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:238)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:242)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:243)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:244)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:245)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:246)
Generating RTLIL representation for module `\cpu_controller'.
Successfully finished Verilog frontend.

-- Parsing `data_mem.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: data_mem.v
Parsing Verilog input from `data_mem.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:23)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:24)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:25)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:26)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:27)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (data_mem.v:33)
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

-- Parsing `decode_block.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: decode_block.v
Parsing Verilog input from `decode_block.v' to AST representation.
Generating RTLIL representation for module `\decode_block'.
Successfully finished Verilog frontend.

-- Parsing `decode_execution_register.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: decode_execution_register.v
Parsing Verilog input from `decode_execution_register.v' to AST representation.
Generating RTLIL representation for module `\decode_execution_register'.
Successfully finished Verilog frontend.

-- Parsing `execution_block.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: execution_block.v
Parsing Verilog input from `execution_block.v' to AST representation.
Generating RTLIL representation for module `\execution_block'.
Successfully finished Verilog frontend.

-- Parsing `execution_datapath.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: execution_datapath.v
Parsing Verilog input from `execution_datapath.v' to AST representation.
Generating RTLIL representation for module `\execution_datapath'.
Successfully finished Verilog frontend.

-- Parsing `execution_memory_register.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: execution_memory_register.v
Parsing Verilog input from `execution_memory_register.v' to AST representation.
Generating RTLIL representation for module `\execution_memory_register'.
Successfully finished Verilog frontend.

-- Parsing `hazard_detector.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: hazard_detector.v
Parsing Verilog input from `hazard_detector.v' to AST representation.
Generating RTLIL representation for module `\hazard_detector'.
Successfully finished Verilog frontend.

-- Parsing `imm_gen.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: imm_gen.v
Parsing Verilog input from `imm_gen.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:19)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:20)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:21)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:23)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:24)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:26)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:27)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:38)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:39)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:40)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:41)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:43)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:44)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:45)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:46)
Generating RTLIL representation for module `\imm_gen'.
Successfully finished Verilog frontend.

-- Parsing `instruction_mem.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: instruction_mem.v
Parsing Verilog input from `instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_mem'.
Successfully finished Verilog frontend.

-- Parsing `instruction_ram.v' using frontend `verilog' --

17. Executing Verilog-2005 frontend: instruction_ram.v
Parsing Verilog input from `instruction_ram.v' to AST representation.
Generating RTLIL representation for module `\instruction_ram'.
Successfully finished Verilog frontend.

-- Parsing `memory_block.v' using frontend `verilog' --

18. Executing Verilog-2005 frontend: memory_block.v
Parsing Verilog input from `memory_block.v' to AST representation.
Generating RTLIL representation for module `\memory_block'.
Successfully finished Verilog frontend.

-- Parsing `program_counter.v' using frontend `verilog' --

19. Executing Verilog-2005 frontend: program_counter.v
Parsing Verilog input from `program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

-- Parsing `ram.v' using frontend `verilog' --

20. Executing Verilog-2005 frontend: ram.v
Parsing Verilog input from `ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

-- Parsing `reg_addr_decoder.v' using frontend `verilog' --

21. Executing Verilog-2005 frontend: reg_addr_decoder.v
Parsing Verilog input from `reg_addr_decoder.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:15)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:16)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:18)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:19)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:20)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:21)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:22)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:23)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:24)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:25)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:26)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:27)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:38)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:40)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:41)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:43)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:44)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:45)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:46)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:48)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:49)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:50)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:51)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:52)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:53)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:54)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:55)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:56)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:57)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:58)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:60)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:61)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:62)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:63)
Generating RTLIL representation for module `\reg_addr_decoder'.
Successfully finished Verilog frontend.

-- Parsing `reg_ram.v' using frontend `verilog' --

22. Executing Verilog-2005 frontend: reg_ram.v
Parsing Verilog input from `reg_ram.v' to AST representation.
Generating RTLIL representation for module `\reg_ram'.
Successfully finished Verilog frontend.

-- Parsing `write_back_block.v' using frontend `verilog' --

23. Executing Verilog-2005 frontend: write_back_block.v
Parsing Verilog input from `write_back_block.v' to AST representation.
Generating RTLIL representation for module `\write_back_block'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top decode_block' --

24. Executing SYNTH_ICE40 pass.

24.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

24.2. Executing HIERARCHY pass (managing design hierarchy).

24.2.1. Analyzing design hierarchy..
Top module:  \decode_block
Used module:     \decode_execution_register
Used module:     \clocked_reg_file
Used module:         \reg_ram
Used module:     \imm_gen
Used module:     \reg_addr_decoder
Used module:     \cpu_controller
Used module:     \hazard_detector

24.2.2. Analyzing design hierarchy..
Top module:  \decode_block
Used module:     \decode_execution_register
Used module:     \clocked_reg_file
Used module:         \reg_ram
Used module:     \imm_gen
Used module:     \reg_addr_decoder
Used module:     \cpu_controller
Used module:     \hazard_detector
Removing unused module `\write_back_block'.
Removing unused module `\ram'.
Removing unused module `\program_counter'.
Removing unused module `\memory_block'.
Removing unused module `\instruction_ram'.
Removing unused module `\instruction_mem'.
Removing unused module `\execution_memory_register'.
Removing unused module `\execution_datapath'.
Removing unused module `\execution_block'.
Removing unused module `\data_mem'.
Removing unused module `\branch_controller'.
Removing unused module `\arm_cpu'.
Removing unused module `\alu_wrapper'.
Removing unused module `\alu_forwarder'.
Removing unused module `\alu'.
Removed 15 unused modules.

24.3. Executing PROC pass (convert processes to netlists).

24.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

24.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 2 dead cases from process $proc$reg_addr_decoder.v:68$2098 in module reg_addr_decoder.
Marked 6 switch rules as full_case in process $proc$reg_addr_decoder.v:68$2098 in module reg_addr_decoder.
Marked 4 switch rules as full_case in process $proc$imm_gen.v:55$1972 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$hazard_detector.v:18$1954 in module hazard_detector.
Marked 2 switch rules as full_case in process $proc$decode_execution_register.v:91$1945 in module decode_execution_register.
Marked 2 switch rules as full_case in process $proc$decode_block.v:99$1939 in module decode_block.
Marked 19 switch rules as full_case in process $proc$cpu_controller.v:575$1733 in module cpu_controller.
Marked 4 switch rules as full_case in process $proc$cpu_controller.v:568$1701 in module cpu_controller.
Marked 1 switch rules as full_case in process $proc$cpu_controller.v:563$1695 in module cpu_controller.
Marked 1 switch rules as full_case in process $proc$cpu_controller.v:557$1694 in module cpu_controller.
Marked 1 switch rules as full_case in process $proc$cpu_controller.v:552$1693 in module cpu_controller.
Removed 3 dead cases from process $proc$cpu_controller.v:260$442 in module cpu_controller.
Marked 212 switch rules as full_case in process $proc$cpu_controller.v:260$442 in module cpu_controller.
Marked 3 switch rules as full_case in process $proc$clocked_reg_file.v:38$114 in module clocked_reg_file.
Removed a total of 5 dead cases.

24.3.3. Executing PROC_INIT pass (extract init attributes).

24.3.4. Executing PROC_ARST pass (detect async resets in processes).

24.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\reg_ram.$proc$reg_ram.v:30$2259'.
     1/3: $0\reg_data_3_o[31:0]
     2/3: $0\reg_data_2_o[31:0]
     3/3: $0\reg_data_1_o[31:0]
Creating decoders for process `\reg_ram.$proc$reg_ram.v:27$2255'.
     1/3: $0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258
     2/3: $0$memwr$\ram$reg_ram.v:29$2254_DATA[31:0]$2257
     3/3: $0$memwr$\ram$reg_ram.v:29$2254_ADDR[3:0]$2256
Creating decoders for process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
     1/173: $4\reg_addr_2_o[3:0]
     2/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\sv2v_cast_4[3:0]$2250
     3/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\inp[3:0]$2251
     4/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\inp[3:0]$2253
     5/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\sv2v_cast_4[3:0]$2252
     6/173: $5\reg_dest_addr_o[3:0]
     7/173: $4\reg_dest_addr_o[3:0]
     8/173: $5\reg_addr_1_o[3:0]
     9/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\inp[3:0]$2249
    10/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\sv2v_cast_4[3:0]$2248
    11/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\inp[3:0]$2247
    12/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\sv2v_cast_4[3:0]$2246
    13/173: $3\reg_dest_addr_o[3:0]
    14/173: $3\reg_addr_2_o[3:0]
    15/173: $4\reg_addr_1_o[3:0]
    16/173: $3\reg_addr_1_o[3:0]
    17/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\sv2v_cast_4[3:0]$2242
    18/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\inp[3:0]$2243
    19/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\inp[3:0]$2245
    20/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\sv2v_cast_4[3:0]$2244
    21/173: $2\reg_dest_addr_o[3:0]
    22/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\sv2v_cast_4[3:0]$2222
    23/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\inp[3:0]$2223
    24/173: $2\reg_addr_1_o[3:0]
    25/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\sv2v_cast_4[3:0]$2220
    26/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\inp[3:0]$2219
    27/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\inp[3:0]$2240
    28/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\sv2v_cast_4[3:0]$2239
    29/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\inp[3:0]$2238
    30/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\sv2v_cast_4[3:0]$2237
    31/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\inp[3:0]$2236
    32/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\sv2v_cast_4[3:0]$2235
    33/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\inp[3:0]$2234
    34/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\sv2v_cast_4[3:0]$2233
    35/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\inp[3:0]$2232
    36/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\sv2v_cast_4[3:0]$2231
    37/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\inp[3:0]$2230
    38/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\sv2v_cast_4[3:0]$2229
    39/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\inp[3:0]$2228
    40/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\inp[3:0]$2227
    41/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\sv2v_cast_4[3:0]$2226
    42/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\inp[3:0]$2225
    43/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\sv2v_cast_4[3:0]$2224
    44/173: $2$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\sv2v_cast_4[3:0]$2221
    45/173: $2\reg_addr_2_o[3:0]
    46/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\inp[3:0]$2180
    47/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\sv2v_cast_4[3:0]$2179
    48/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\inp[3:0]$2178
    49/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\sv2v_cast_4[3:0]$2177
    50/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\inp[3:0]$2176
    51/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\sv2v_cast_4[3:0]$2175
    52/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\inp[3:0]$2174
    53/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\sv2v_cast_4[3:0]$2173
    54/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\inp[3:0]$2172
    55/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\sv2v_cast_4[3:0]$2171
    56/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\inp[3:0]$2170
    57/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\sv2v_cast_4[3:0]$2169
    58/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\inp[3:0]$2168
    59/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\inp[3:0]$2167
    60/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\sv2v_cast_4[3:0]$2166
    61/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\inp[3:0]$2165
    62/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\sv2v_cast_4[3:0]$2164
    63/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\inp[3:0]$2163
    64/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\sv2v_cast_4[3:0]$2162
    65/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\sv2v_cast_4[3:0]$2161
    66/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\sv2v_cast_4[3:0]$2160
    67/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\inp[3:0]$2159
    68/173: $1\reg_addr_2_o[3:0]
    69/173: $1\reg_addr_1_o[3:0]
    70/173: $1\reg_dest_addr_o[3:0]
    71/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:177$2097$\inp[3:0]$2218
    72/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:177$2097$\sv2v_cast_4[3:0]$2217
    73/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:175$2096$\inp[3:0]$2216
    74/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:175$2096$\sv2v_cast_4[3:0]$2215
    75/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:171$2095$\inp[3:0]$2214
    76/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:171$2095$\sv2v_cast_4[3:0]$2213
    77/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\inp[3:0]$2212
    78/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\sv2v_cast_4[3:0]$2211
    79/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\inp[3:0]$2210
    80/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\sv2v_cast_4[3:0]$2209
    81/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:164$2092$\inp[3:0]$2208
    82/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:164$2092$\sv2v_cast_4[3:0]$2207
    83/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:161$2091$\inp[3:0]$2206
    84/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:161$2091$\sv2v_cast_4[3:0]$2205
    85/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:160$2090$\inp[3:0]$2204
    86/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:160$2090$\sv2v_cast_4[3:0]$2203
    87/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:159$2089$\inp[3:0]$2202
    88/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:159$2089$\sv2v_cast_4[3:0]$2201
    89/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:158$2088$\inp[3:0]$2200
    90/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:158$2088$\sv2v_cast_4[3:0]$2199
    91/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\inp[3:0]$2198
    92/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\sv2v_cast_4[3:0]$2197
    93/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\inp[3:0]$2196
    94/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\sv2v_cast_4[3:0]$2195
    95/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:138$2085$\inp[3:0]$2194
    96/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:138$2085$\sv2v_cast_4[3:0]$2193
    97/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:134$2084$\inp[3:0]$2192
    98/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:134$2084$\sv2v_cast_4[3:0]$2191
    99/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:130$2083$\inp[3:0]$2190
   100/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:130$2083$\sv2v_cast_4[3:0]$2189
   101/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:104$2082$\inp[3:0]$2188
   102/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:104$2082$\sv2v_cast_4[3:0]$2187
   103/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:103$2081$\inp[3:0]$2186
   104/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:103$2081$\sv2v_cast_4[3:0]$2185
   105/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\inp[3:0]$2184
   106/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\sv2v_cast_4[3:0]$2183
   107/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\inp[3:0]$2182
   108/173: $1$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\sv2v_cast_4[3:0]$2181
   109/173: $1\reg_addr_3_o[3:0]
   110/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:177$2097$\inp[3:0]$2158
   111/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:177$2097$\sv2v_cast_4[3:0]$2157
   112/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:175$2096$\inp[3:0]$2156
   113/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:175$2096$\sv2v_cast_4[3:0]$2155
   114/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:171$2095$\inp[3:0]$2154
   115/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:171$2095$\sv2v_cast_4[3:0]$2153
   116/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\inp[3:0]$2152
   117/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\sv2v_cast_4[3:0]$2151
   118/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\inp[3:0]$2150
   119/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\sv2v_cast_4[3:0]$2149
   120/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:164$2092$\inp[3:0]$2148
   121/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:164$2092$\sv2v_cast_4[3:0]$2147
   122/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:161$2091$\inp[3:0]$2146
   123/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:161$2091$\sv2v_cast_4[3:0]$2145
   124/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:160$2090$\inp[3:0]$2144
   125/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:160$2090$\sv2v_cast_4[3:0]$2143
   126/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:159$2089$\inp[3:0]$2142
   127/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:159$2089$\sv2v_cast_4[3:0]$2141
   128/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:158$2088$\inp[3:0]$2140
   129/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:158$2088$\sv2v_cast_4[3:0]$2139
   130/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\inp[3:0]$2138
   131/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\sv2v_cast_4[3:0]$2137
   132/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\inp[3:0]$2136
   133/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\sv2v_cast_4[3:0]$2135
   134/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:138$2085$\inp[3:0]$2134
   135/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:138$2085$\sv2v_cast_4[3:0]$2133
   136/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:134$2084$\inp[3:0]$2132
   137/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:134$2084$\sv2v_cast_4[3:0]$2131
   138/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:130$2083$\inp[3:0]$2130
   139/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:130$2083$\sv2v_cast_4[3:0]$2129
   140/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:104$2082$\inp[3:0]$2128
   141/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:104$2082$\sv2v_cast_4[3:0]$2127
   142/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:103$2081$\inp[3:0]$2126
   143/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:103$2081$\sv2v_cast_4[3:0]$2125
   144/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\inp[3:0]$2124
   145/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\sv2v_cast_4[3:0]$2123
   146/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\inp[3:0]$2122
   147/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\sv2v_cast_4[3:0]$2121
   148/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\inp[3:0]$2120
   149/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\sv2v_cast_4[3:0]$2119
   150/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\inp[3:0]$2118
   151/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\sv2v_cast_4[3:0]$2117
   152/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\inp[3:0]$2116
   153/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\sv2v_cast_4[3:0]$2115
   154/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\inp[3:0]$2114
   155/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\sv2v_cast_4[3:0]$2113
   156/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\inp[3:0]$2112
   157/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\sv2v_cast_4[3:0]$2111
   158/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\inp[3:0]$2110
   159/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\sv2v_cast_4[3:0]$2109
   160/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\inp[3:0]$2108
   161/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\inp[3:0]$2107
   162/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\sv2v_cast_4[3:0]$2106
   163/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\inp[3:0]$2105
   164/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\sv2v_cast_4[3:0]$2104
   165/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\inp[3:0]$2103
   166/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\sv2v_cast_4[3:0]$2102
   167/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\sv2v_cast_4[3:0]$2101
   168/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\sv2v_cast_4[3:0]$2100
   169/173: $0$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\inp[3:0]$2099
   170/173: $0\reg_addr_3_o[3:0]
   171/173: $0\reg_addr_2_o[3:0]
   172/173: $0\reg_addr_1_o[3:0]
   173/173: $0\reg_dest_addr_o[3:0]
Creating decoders for process `\imm_gen.$proc$imm_gen.v:95$2039'.
     1/1: $0\stored_instruction[15:0]
Creating decoders for process `\imm_gen.$proc$imm_gen.v:55$1972'.
     1/71: $4\immediate_value_o[31:0]
     2/71: $2$func$\sv2v_cast_32$imm_gen.v:84$1968$\sv2v_cast_32[31:0]$2032
     3/71: $2$func$\sv2v_cast_32$imm_gen.v:84$1968$\inp[31:0]$2033
     4/71: $3\immediate_value_o[31:0]
     5/71: $2\immediate_value_o[31:0]
     6/71: $2$func$\sv2v_cast_32$imm_gen.v:66$1959$\sv2v_cast_32[31:0]$2026
     7/71: $2$func$\sv2v_cast_32$imm_gen.v:66$1959$\inp[31:0]$2027
     8/71: $2$func$\sv2v_cast_32$imm_gen.v:68$1961$\inp[31:0]$2030
     9/71: $2$func$\sv2v_cast_32$imm_gen.v:68$1961$\sv2v_cast_32[31:0]$2029
    10/71: $2$func$\sv2v_cast_32$imm_gen.v:67$1960$\inp[31:0]$2028
    11/71: $2$func$\sv2v_cast_32$imm_gen.v:67$1960$\sv2v_cast_32[31:0]$2025
    12/71: $1$func$\sv2v_cast_32$imm_gen.v:68$1961$\inp[31:0]$2004
    13/71: $1$func$\sv2v_cast_32$imm_gen.v:68$1961$\sv2v_cast_32[31:0]$2003
    14/71: $1$func$\sv2v_cast_32$imm_gen.v:67$1960$\inp[31:0]$2002
    15/71: $1$func$\sv2v_cast_32$imm_gen.v:66$1959$\inp[31:0]$2001
    16/71: $1$func$\sv2v_cast_32$imm_gen.v:66$1959$\sv2v_cast_32[31:0]$2000
    17/71: $1$func$\sv2v_cast_32$imm_gen.v:67$1960$\sv2v_cast_32[31:0]$1999
    18/71: $1\immediate_value_o[31:0]
    19/71: $1$func$\sv2v_cast_32_signed$imm_gen.v:91$1971$\inp[31:0]$2024
    20/71: $1$func$\sv2v_cast_32_signed$imm_gen.v:91$1971$\sv2v_cast_32_signed[31:0]$2023
    21/71: $1$func$\sv2v_cast_32_signed$imm_gen.v:88$1970$\inp[31:0]$2022
    22/71: $1$func$\sv2v_cast_32_signed$imm_gen.v:88$1970$\sv2v_cast_32_signed[31:0]$2021
    23/71: $1$func$\sv2v_cast_32_signed$imm_gen.v:87$1969$\inp[31:0]$2020
    24/71: $1$func$\sv2v_cast_32_signed$imm_gen.v:87$1969$\sv2v_cast_32_signed[31:0]$2019
    25/71: $1$func$\sv2v_cast_32$imm_gen.v:84$1968$\inp[31:0]$2018
    26/71: $1$func$\sv2v_cast_32$imm_gen.v:84$1968$\sv2v_cast_32[31:0]$2017
    27/71: $1$func$\sv2v_cast_32$imm_gen.v:81$1967$\inp[31:0]$2016
    28/71: $1$func$\sv2v_cast_32$imm_gen.v:81$1967$\sv2v_cast_32[31:0]$2015
    29/71: $1$func$\sv2v_cast_32$imm_gen.v:80$1966$\inp[31:0]$2014
    30/71: $1$func$\sv2v_cast_32$imm_gen.v:80$1966$\sv2v_cast_32[31:0]$2013
    31/71: $1$func$\sv2v_cast_32$imm_gen.v:79$1965$\inp[31:0]$2012
    32/71: $1$func$\sv2v_cast_32$imm_gen.v:79$1965$\sv2v_cast_32[31:0]$2011
    33/71: $1$func$\sv2v_cast_32$imm_gen.v:78$1964$\inp[31:0]$2010
    34/71: $1$func$\sv2v_cast_32$imm_gen.v:78$1964$\sv2v_cast_32[31:0]$2009
    35/71: $1$func$\sv2v_cast_32$imm_gen.v:77$1963$\inp[31:0]$2008
    36/71: $1$func$\sv2v_cast_32$imm_gen.v:77$1963$\sv2v_cast_32[31:0]$2007
    37/71: $1$func$\sv2v_cast_32$imm_gen.v:76$1962$\inp[31:0]$2006
    38/71: $1$func$\sv2v_cast_32$imm_gen.v:76$1962$\sv2v_cast_32[31:0]$2005
    39/71: $0$func$\sv2v_cast_32_signed$imm_gen.v:91$1971$\inp[31:0]$1998
    40/71: $0$func$\sv2v_cast_32_signed$imm_gen.v:91$1971$\sv2v_cast_32_signed[31:0]$1997
    41/71: $0$func$\sv2v_cast_32_signed$imm_gen.v:88$1970$\inp[31:0]$1996
    42/71: $0$func$\sv2v_cast_32_signed$imm_gen.v:88$1970$\sv2v_cast_32_signed[31:0]$1995
    43/71: $0$func$\sv2v_cast_32_signed$imm_gen.v:87$1969$\inp[31:0]$1994
    44/71: $0$func$\sv2v_cast_32_signed$imm_gen.v:87$1969$\sv2v_cast_32_signed[31:0]$1993
    45/71: $0$func$\sv2v_cast_32$imm_gen.v:84$1968$\inp[31:0]$1992
    46/71: $0$func$\sv2v_cast_32$imm_gen.v:84$1968$\sv2v_cast_32[31:0]$1991
    47/71: $0$func$\sv2v_cast_32$imm_gen.v:81$1967$\inp[31:0]$1990
    48/71: $0$func$\sv2v_cast_32$imm_gen.v:81$1967$\sv2v_cast_32[31:0]$1989
    49/71: $0$func$\sv2v_cast_32$imm_gen.v:80$1966$\inp[31:0]$1988
    50/71: $0$func$\sv2v_cast_32$imm_gen.v:80$1966$\sv2v_cast_32[31:0]$1987
    51/71: $0$func$\sv2v_cast_32$imm_gen.v:79$1965$\inp[31:0]$1986
    52/71: $0$func$\sv2v_cast_32$imm_gen.v:79$1965$\sv2v_cast_32[31:0]$1985
    53/71: $0$func$\sv2v_cast_32$imm_gen.v:78$1964$\inp[31:0]$1984
    54/71: $0$func$\sv2v_cast_32$imm_gen.v:78$1964$\sv2v_cast_32[31:0]$1983
    55/71: $0$func$\sv2v_cast_32$imm_gen.v:77$1963$\inp[31:0]$1982
    56/71: $0$func$\sv2v_cast_32$imm_gen.v:77$1963$\sv2v_cast_32[31:0]$1981
    57/71: $0$func$\sv2v_cast_32$imm_gen.v:76$1962$\inp[31:0]$1980
    58/71: $0$func$\sv2v_cast_32$imm_gen.v:76$1962$\sv2v_cast_32[31:0]$1979
    59/71: $0$func$\sv2v_cast_32$imm_gen.v:68$1961$\inp[31:0]$1978
    60/71: $0$func$\sv2v_cast_32$imm_gen.v:68$1961$\sv2v_cast_32[31:0]$1977
    61/71: $0$func$\sv2v_cast_32$imm_gen.v:67$1960$\inp[31:0]$1976
    62/71: $0$func$\sv2v_cast_32$imm_gen.v:66$1959$\inp[31:0]$1975
    63/71: $0$func$\sv2v_cast_32$imm_gen.v:66$1959$\sv2v_cast_32[31:0]$1974
    64/71: $0$func$\sv2v_cast_32$imm_gen.v:67$1960$\sv2v_cast_32[31:0]$1973
    65/71: $0\immediate_value_o[31:0]
    66/71: $0\S[0:0]
    67/71: $0\stored_immediate[9:0]
    68/71: $0\J_2[0:0]
    69/71: $0\J_1[0:0]
    70/71: $0\current_immediate[10:0]
    71/71: $0\op[5:0]
Creating decoders for process `\hazard_detector.$proc$hazard_detector.v:18$1954'.
     1/3: $1\stall_pipeline_o[0:0]
     2/3: $0\hazard_detector_invaidate_o[0:0]
     3/3: $0\stall_pipeline_o[0:0]
Creating decoders for process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
     1/19: $0\program_counter_o[31:0]
     2/19: $0\reg_2_reg_3_select_sig_o[0:0]
     3/19: $0\reg_dest_addr_o[3:0]
     4/19: $0\reg_3_source_addr_o[3:0]
     5/19: $0\reg_2_source_addr_o[3:0]
     6/19: $0\reg_1_source_addr_o[3:0]
     7/19: $0\immediate_o[31:0]
     8/19: $0\accumulator_imm_o[31:0]
     9/19: $0\update_flag_o[0:0]
    10/19: $0\alu_control_signal_o[4:0]
    11/19: $0\alu_input_2_select_o[2:0]
    12/19: $0\alu_input_1_select_o[2:0]
    13/19: $0\reg_file_input_ctrl_sig_o[0:0]
    14/19: $0\reg_file_write_en_o[0:0]
    15/19: $0\mem_read_en_internal[0:0]
    16/19: $0\mem_write_en_o[0:0]
    17/19: $0\instruction_o[15:0]
    18/19: $0\branch_from_wb_o[0:0]
    19/19: $0\is_valid_o[0:0]
Creating decoders for process `\decode_block.$proc$decode_block.v:99$1939'.
     1/6: $1\final_reg_dest_addr_internal[3:0]
     2/6: $1\final_reg_2_addr_internal[3:0]
     3/6: $0\final_reg_dest_addr_internal[3:0]
     4/6: $0\final_reg_2_addr_internal[3:0]
     5/6: $0\pipeline_ctrl_sig_o[0:0]
     6/6: $0\branch_from_wb_to_reg[0:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
     1/173: $18$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1924
     2/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\sv2v_cast_4_signed[3:0]$1925
     3/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\inp[3:0]$1926
     4/173: $17$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1920
     5/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\sv2v_cast_4_signed[3:0]$1921
     6/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\inp[3:0]$1922
     7/173: $16$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1916
     8/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\sv2v_cast_4_signed[3:0]$1917
     9/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\inp[3:0]$1918
    10/173: $15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912
    11/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\sv2v_cast_4_signed[3:0]$1913
    12/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\inp[3:0]$1914
    13/173: $14$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1908
    14/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\sv2v_cast_4_signed[3:0]$1909
    15/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\inp[3:0]$1910
    16/173: $13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904
    17/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\sv2v_cast_4_signed[3:0]$1905
    18/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\inp[3:0]$1906
    19/173: $12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900
    20/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\sv2v_cast_4_signed[3:0]$1901
    21/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\inp[3:0]$1902
    22/173: $11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896
    23/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\sv2v_cast_4_signed[3:0]$1897
    24/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\inp[3:0]$1898
    25/173: $10$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1892
    26/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\sv2v_cast_4_signed[3:0]$1893
    27/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\inp[3:0]$1894
    28/173: $9$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1888
    29/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\sv2v_cast_4_signed[3:0]$1889
    30/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\inp[3:0]$1890
    31/173: $8$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1884
    32/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\sv2v_cast_4_signed[3:0]$1885
    33/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\inp[3:0]$1886
    34/173: $7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880
    35/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\sv2v_cast_4_signed[3:0]$1881
    36/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\inp[3:0]$1882
    37/173: $6$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1876
    38/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\sv2v_cast_4_signed[3:0]$1877
    39/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\inp[3:0]$1878
    40/173: $5$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1872
    41/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\sv2v_cast_4_signed[3:0]$1873
    42/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\inp[3:0]$1874
    43/173: $4$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1868
    44/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\sv2v_cast_4_signed[3:0]$1869
    45/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\inp[3:0]$1870
    46/173: $3$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1864
    47/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\sv2v_cast_4_signed[3:0]$1865
    48/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\inp[3:0]$1866
    49/173: $3$func$\priority_decode$cpu_controller.v:579$407$\decoder_signal[15:0]$1863
    50/173: $2$func$\sv2v_cast_4$cpu_controller.v:579$409$\sv2v_cast_4[3:0]$1827
    51/173: $2$func$\sv2v_cast_4$cpu_controller.v:579$409$\inp[3:0]$1828
    52/173: $2$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_to_bin[3:0]$1824
    53/173: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:579$408$\sv2v_autoblock_2\i[31:0]$1829
    54/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\inp[3:0]$1861
    55/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\sv2v_cast_4_signed[3:0]$1860
    56/173: $2$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1826
    57/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\inp[3:0]$1859
    58/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\sv2v_cast_4_signed[3:0]$1858
    59/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\inp[3:0]$1857
    60/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\sv2v_cast_4_signed[3:0]$1856
    61/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\inp[3:0]$1855
    62/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\sv2v_cast_4_signed[3:0]$1854
    63/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\inp[3:0]$1853
    64/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\sv2v_cast_4_signed[3:0]$1852
    65/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\inp[3:0]$1851
    66/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\sv2v_cast_4_signed[3:0]$1850
    67/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\inp[3:0]$1849
    68/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\sv2v_cast_4_signed[3:0]$1848
    69/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\inp[3:0]$1847
    70/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\sv2v_cast_4_signed[3:0]$1846
    71/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\inp[3:0]$1845
    72/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\sv2v_cast_4_signed[3:0]$1844
    73/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\inp[3:0]$1843
    74/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\sv2v_cast_4_signed[3:0]$1842
    75/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\inp[3:0]$1841
    76/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\sv2v_cast_4_signed[3:0]$1840
    77/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\inp[3:0]$1839
    78/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\sv2v_cast_4_signed[3:0]$1838
    79/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\inp[3:0]$1837
    80/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\sv2v_cast_4_signed[3:0]$1836
    81/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\inp[3:0]$1835
    82/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\sv2v_cast_4_signed[3:0]$1834
    83/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\inp[3:0]$1833
    84/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\sv2v_cast_4_signed[3:0]$1832
    85/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\inp[3:0]$1831
    86/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\sv2v_cast_4_signed[3:0]$1830
    87/173: $2$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_i[15:0]$1825
    88/173: $2$func$\priority_decode$cpu_controller.v:579$407$\priority_decode[15:0]$1821
    89/173: $2$func$\priority_decode$cpu_controller.v:579$407$\decoder_signal[15:0]$1823
    90/173: $2$func$\priority_decode$cpu_controller.v:579$407$\reg_list[15:0]$1822
    91/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\inp[3:0]$1819
    92/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\sv2v_cast_4_signed[3:0]$1818
    93/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\inp[3:0]$1817
    94/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\sv2v_cast_4_signed[3:0]$1816
    95/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\inp[3:0]$1815
    96/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\sv2v_cast_4_signed[3:0]$1814
    97/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\inp[3:0]$1813
    98/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\sv2v_cast_4_signed[3:0]$1812
    99/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\inp[3:0]$1811
   100/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\sv2v_cast_4_signed[3:0]$1810
   101/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\inp[3:0]$1809
   102/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\sv2v_cast_4_signed[3:0]$1808
   103/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\inp[3:0]$1807
   104/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\sv2v_cast_4_signed[3:0]$1806
   105/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\inp[3:0]$1805
   106/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\sv2v_cast_4_signed[3:0]$1804
   107/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\inp[3:0]$1803
   108/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\sv2v_cast_4_signed[3:0]$1802
   109/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\inp[3:0]$1801
   110/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\sv2v_cast_4_signed[3:0]$1800
   111/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\inp[3:0]$1799
   112/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\sv2v_cast_4_signed[3:0]$1798
   113/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\inp[3:0]$1797
   114/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\sv2v_cast_4_signed[3:0]$1796
   115/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\inp[3:0]$1795
   116/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\sv2v_cast_4_signed[3:0]$1794
   117/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\inp[3:0]$1793
   118/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\sv2v_cast_4_signed[3:0]$1792
   119/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\inp[3:0]$1791
   120/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\sv2v_cast_4_signed[3:0]$1790
   121/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\inp[3:0]$1789
   122/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\sv2v_cast_4_signed[3:0]$1788
   123/173: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:579$408$\sv2v_autoblock_2\i[31:0]$1787
   124/173: $1$func$\sv2v_cast_4$cpu_controller.v:579$409$\inp[3:0]$1786
   125/173: $1$func$\sv2v_cast_4$cpu_controller.v:579$409$\sv2v_cast_4[3:0]$1785
   126/173: $1$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1784
   127/173: $1$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_i[15:0]$1783
   128/173: $1$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_to_bin[3:0]$1782
   129/173: $1$func$\priority_decode$cpu_controller.v:579$407$\decoder_signal[15:0]$1781
   130/173: $1$func$\priority_decode$cpu_controller.v:579$407$\reg_list[15:0]$1780
   131/173: $1$func$\priority_decode$cpu_controller.v:579$407$\priority_decode[15:0]$1779
   132/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\inp[3:0]$1774
   133/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\sv2v_cast_4_signed[3:0]$1773
   134/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\inp[3:0]$1772
   135/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\sv2v_cast_4_signed[3:0]$1771
   136/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\inp[3:0]$1770
   137/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\sv2v_cast_4_signed[3:0]$1769
   138/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\inp[3:0]$1768
   139/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\sv2v_cast_4_signed[3:0]$1767
   140/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\inp[3:0]$1766
   141/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\sv2v_cast_4_signed[3:0]$1765
   142/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\inp[3:0]$1764
   143/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\sv2v_cast_4_signed[3:0]$1763
   144/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\inp[3:0]$1762
   145/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\sv2v_cast_4_signed[3:0]$1761
   146/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\inp[3:0]$1760
   147/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\sv2v_cast_4_signed[3:0]$1759
   148/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\inp[3:0]$1758
   149/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\sv2v_cast_4_signed[3:0]$1757
   150/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\inp[3:0]$1756
   151/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\sv2v_cast_4_signed[3:0]$1755
   152/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\inp[3:0]$1754
   153/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\sv2v_cast_4_signed[3:0]$1753
   154/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\inp[3:0]$1752
   155/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\sv2v_cast_4_signed[3:0]$1751
   156/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\inp[3:0]$1750
   157/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\sv2v_cast_4_signed[3:0]$1749
   158/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\inp[3:0]$1748
   159/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\sv2v_cast_4_signed[3:0]$1747
   160/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\inp[3:0]$1746
   161/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\sv2v_cast_4_signed[3:0]$1745
   162/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\inp[3:0]$1744
   163/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\sv2v_cast_4_signed[3:0]$1743
   164/173: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:579$408$\sv2v_autoblock_2\i[31:0]$1742
   165/173: $0$func$\sv2v_cast_4$cpu_controller.v:579$409$\inp[3:0]$1741
   166/173: $0$func$\sv2v_cast_4$cpu_controller.v:579$409$\sv2v_cast_4[3:0]$1740
   167/173: $0$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1739
   168/173: $0$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_i[15:0]$1738
   169/173: $0$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_to_bin[3:0]$1737
   170/173: $0$func$\priority_decode$cpu_controller.v:579$407$\decoder_signal[15:0]$1736
   171/173: $0$func$\priority_decode$cpu_controller.v:579$407$\reg_list[15:0]$1735
   172/173: $0$func$\priority_decode$cpu_controller.v:579$407$\priority_decode[15:0]$1734
   173/173: $0\base_reg_in_list_status_sig[0:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
     1/21: $3$func$\reverse_priority_decode$cpu_controller.v:574$406$\decoder_signal[15:0]$1730
     2/21: $3$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1726
     3/21: $2$func$\priority_decode$cpu_controller.v:572$405$\priority_decode[15:0]$1719
     4/21: $2$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1721
     5/21: $2$func$\priority_decode$cpu_controller.v:572$405$\reg_list[15:0]$1720
     6/21: $2$func$\reverse_priority_decode$cpu_controller.v:574$406$\decoder_signal[15:0]$1724
     7/21: $2$func$\reverse_priority_decode$cpu_controller.v:574$406$\data_i[7:0]$1723
     8/21: $2$func$\reverse_priority_decode$cpu_controller.v:574$406$\reverse_priority_decode[15:0]$1722
     9/21: $1$func$\reverse_priority_decode$cpu_controller.v:574$406$\decoder_signal[15:0]$1717
    10/21: $1$func$\reverse_priority_decode$cpu_controller.v:574$406$\data_i[7:0]$1716
    11/21: $1$func$\reverse_priority_decode$cpu_controller.v:574$406$\reverse_priority_decode[15:0]$1715
    12/21: $1$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1714
    13/21: $1$func$\priority_decode$cpu_controller.v:572$405$\reg_list[15:0]$1713
    14/21: $1$func$\priority_decode$cpu_controller.v:572$405$\priority_decode[15:0]$1712
    15/21: $0$func$\reverse_priority_decode$cpu_controller.v:574$406$\decoder_signal[15:0]$1707
    16/21: $0$func$\reverse_priority_decode$cpu_controller.v:574$406$\data_i[7:0]$1706
    17/21: $0$func$\reverse_priority_decode$cpu_controller.v:574$406$\reverse_priority_decode[15:0]$1705
    18/21: $0$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1704
    19/21: $0$func$\priority_decode$cpu_controller.v:572$405$\reg_list[15:0]$1703
    20/21: $0$func$\priority_decode$cpu_controller.v:572$405$\priority_decode[15:0]$1702
    21/21: $0\hold_counter[15:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:563$1695'.
     1/1: $0\accumulator[4:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:557$1694'.
     1/1: $0\stored_branch_link[0:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:552$1693'.
     1/1: $0\pop_stall_counter[1:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:260$442'.
     1/1130: $5\alu_input_2_select_o[2:0]
     2/1130: $5\alu_input_1_select_o[2:0]
     3/1130: $6\alu_control_signal_o[4:0]
     4/1130: $12\reg_write_en_o[0:0]
     5/1130: $2\next_branch_link[0:0]
     6/1130: $18$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1688
     7/1130: $17$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1686
     8/1130: $16$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1684
     9/1130: $15$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1682
    10/1130: $14$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1680
    11/1130: $13$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1678
    12/1130: $12$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1676
    13/1130: $11$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1674
    14/1130: $10$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1672
    15/1130: $9$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1670
    16/1130: $8$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1668
    17/1130: $7$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1666
    18/1130: $6$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1664
    19/1130: $5$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1662
    20/1130: $4$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1660
    21/1130: $3$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1658
    22/1130: $18$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1653
    23/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\sv2v_cast_4_signed[3:0]$1654
    24/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\inp[3:0]$1655
    25/1130: $17$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1649
    26/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\sv2v_cast_4_signed[3:0]$1650
    27/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\inp[3:0]$1651
    28/1130: $16$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1645
    29/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\sv2v_cast_4_signed[3:0]$1646
    30/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\inp[3:0]$1647
    31/1130: $15$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1641
    32/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\sv2v_cast_4_signed[3:0]$1642
    33/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\inp[3:0]$1643
    34/1130: $14$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1637
    35/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\sv2v_cast_4_signed[3:0]$1638
    36/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\inp[3:0]$1639
    37/1130: $13$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1633
    38/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\sv2v_cast_4_signed[3:0]$1634
    39/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\inp[3:0]$1635
    40/1130: $12$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1629
    41/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\sv2v_cast_4_signed[3:0]$1630
    42/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\inp[3:0]$1631
    43/1130: $11$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1625
    44/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\sv2v_cast_4_signed[3:0]$1626
    45/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\inp[3:0]$1627
    46/1130: $10$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1621
    47/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\sv2v_cast_4_signed[3:0]$1622
    48/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\inp[3:0]$1623
    49/1130: $9$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1617
    50/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\sv2v_cast_4_signed[3:0]$1618
    51/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\inp[3:0]$1619
    52/1130: $8$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1613
    53/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\sv2v_cast_4_signed[3:0]$1614
    54/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\inp[3:0]$1615
    55/1130: $7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609
    56/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\sv2v_cast_4_signed[3:0]$1610
    57/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\inp[3:0]$1611
    58/1130: $6$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1605
    59/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\sv2v_cast_4_signed[3:0]$1606
    60/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\inp[3:0]$1607
    61/1130: $5$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1601
    62/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\sv2v_cast_4_signed[3:0]$1602
    63/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\inp[3:0]$1603
    64/1130: $4$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1597
    65/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\sv2v_cast_4_signed[3:0]$1598
    66/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\inp[3:0]$1599
    67/1130: $3$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1593
    68/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\sv2v_cast_4_signed[3:0]$1594
    69/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\inp[3:0]$1595
    70/1130: $3$func$\reverse_priority_decode$cpu_controller.v:524$352$\decoder_signal[15:0]$1592
    71/1130: $11\reg_write_en_o[0:0]
    72/1130: $6\reg_file_addr_o[3:0]
    73/1130: $2$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_to_bin[3:0]$1547
    74/1130: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:524$353$\sv2v_autoblock_2\i[31:0]$1550
    75/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\inp[3:0]$1582
    76/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\sv2v_cast_4_signed[3:0]$1581
    77/1130: $2$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1549
    78/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\inp[3:0]$1580
    79/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\sv2v_cast_4_signed[3:0]$1579
    80/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\inp[3:0]$1578
    81/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\sv2v_cast_4_signed[3:0]$1577
    82/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\inp[3:0]$1576
    83/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\sv2v_cast_4_signed[3:0]$1575
    84/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\inp[3:0]$1574
    85/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\sv2v_cast_4_signed[3:0]$1573
    86/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\inp[3:0]$1572
    87/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\sv2v_cast_4_signed[3:0]$1571
    88/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\inp[3:0]$1570
    89/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\sv2v_cast_4_signed[3:0]$1569
    90/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\inp[3:0]$1568
    91/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\sv2v_cast_4_signed[3:0]$1567
    92/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\inp[3:0]$1566
    93/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\sv2v_cast_4_signed[3:0]$1565
    94/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\inp[3:0]$1564
    95/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\sv2v_cast_4_signed[3:0]$1563
    96/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\inp[3:0]$1562
    97/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\sv2v_cast_4_signed[3:0]$1561
    98/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\inp[3:0]$1560
    99/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\sv2v_cast_4_signed[3:0]$1559
   100/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\inp[3:0]$1558
   101/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\sv2v_cast_4_signed[3:0]$1557
   102/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\inp[3:0]$1556
   103/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\sv2v_cast_4_signed[3:0]$1555
   104/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\inp[3:0]$1554
   105/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\sv2v_cast_4_signed[3:0]$1553
   106/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\inp[3:0]$1552
   107/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\sv2v_cast_4_signed[3:0]$1551
   108/1130: $2$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_i[15:0]$1548
   109/1130: $2$func$\reverse_priority_decode$cpu_controller.v:524$352$\reverse_priority_decode[15:0]$1544
   110/1130: $2$func$\reverse_priority_decode$cpu_controller.v:524$352$\decoder_signal[15:0]$1546
   111/1130: $2$func$\reverse_priority_decode$cpu_controller.v:524$352$\data_i[7:0]$1545
   112/1130: $2$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:530$388$\sv2v_autoblock_1\i[31:0]$1590
   113/1130: $2$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1589
   114/1130: $2$func$\bit_count$cpu_controller.v:530$388$\data_in[15:0]$1588
   115/1130: $2$func$\bit_count$cpu_controller.v:530$388$\bit_count[4:0]$1587
   116/1130: $2$func$\sv2v_cast_16$cpu_controller.v:530$387$\inp[15:0]$1586
   117/1130: $2$func$\sv2v_cast_16$cpu_controller.v:530$387$\sv2v_cast_16[15:0]$1585
   118/1130: $2$func$\sv2v_cast_4$cpu_controller.v:528$386$\inp[3:0]$1584
   119/1130: $2$func$\sv2v_cast_4$cpu_controller.v:528$386$\sv2v_cast_4[3:0]$1583
   120/1130: $4\reg_file_data_source_o[0:0]
   121/1130: $6\accumulator_imm_o[31:0]
   122/1130: $17$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1539
   123/1130: $16$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1537
   124/1130: $15$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1535
   125/1130: $14$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1533
   126/1130: $13$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1531
   127/1130: $12$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1529
   128/1130: $11$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1527
   129/1130: $10$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1525
   130/1130: $9$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1523
   131/1130: $8$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1521
   132/1130: $7$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1519
   133/1130: $6$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1517
   134/1130: $5$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1515
   135/1130: $4$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1513
   136/1130: $3$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1511
   137/1130: $2$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$1509
   138/1130: $17$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1504
   139/1130: $16$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1502
   140/1130: $15$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1500
   141/1130: $14$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1498
   142/1130: $13$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1496
   143/1130: $12$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1494
   144/1130: $11$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1492
   145/1130: $10$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1490
   146/1130: $9$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1488
   147/1130: $8$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1486
   148/1130: $7$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1484
   149/1130: $6$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1482
   150/1130: $5$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1480
   151/1130: $4$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1478
   152/1130: $3$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1476
   153/1130: $2$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1474
   154/1130: $18$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1470
   155/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\sv2v_cast_4_signed[3:0]$1471
   156/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\inp[3:0]$1472
   157/1130: $17$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1466
   158/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\sv2v_cast_4_signed[3:0]$1467
   159/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\inp[3:0]$1468
   160/1130: $16$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1462
   161/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\sv2v_cast_4_signed[3:0]$1463
   162/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\inp[3:0]$1464
   163/1130: $15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458
   164/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\sv2v_cast_4_signed[3:0]$1459
   165/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\inp[3:0]$1460
   166/1130: $14$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1454
   167/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\sv2v_cast_4_signed[3:0]$1455
   168/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\inp[3:0]$1456
   169/1130: $13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450
   170/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\sv2v_cast_4_signed[3:0]$1451
   171/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\inp[3:0]$1452
   172/1130: $12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446
   173/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\sv2v_cast_4_signed[3:0]$1447
   174/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\inp[3:0]$1448
   175/1130: $11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442
   176/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\sv2v_cast_4_signed[3:0]$1443
   177/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\inp[3:0]$1444
   178/1130: $10$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1438
   179/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\sv2v_cast_4_signed[3:0]$1439
   180/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\inp[3:0]$1440
   181/1130: $9$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1434
   182/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\sv2v_cast_4_signed[3:0]$1435
   183/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\inp[3:0]$1436
   184/1130: $8$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1430
   185/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\sv2v_cast_4_signed[3:0]$1431
   186/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\inp[3:0]$1432
   187/1130: $7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426
   188/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\sv2v_cast_4_signed[3:0]$1427
   189/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\inp[3:0]$1428
   190/1130: $6$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1422
   191/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\sv2v_cast_4_signed[3:0]$1423
   192/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\inp[3:0]$1424
   193/1130: $5$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1418
   194/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\sv2v_cast_4_signed[3:0]$1419
   195/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\inp[3:0]$1420
   196/1130: $4$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1414
   197/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\sv2v_cast_4_signed[3:0]$1415
   198/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\inp[3:0]$1416
   199/1130: $3$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1410
   200/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\sv2v_cast_4_signed[3:0]$1411
   201/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\inp[3:0]$1412
   202/1130: $3$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal[15:0]$1409
   203/1130: $3\reg_file_addr_2_source_o[0:0]
   204/1130: $5\reg_file_addr_o[3:0]
   205/1130: $2$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_to_bin[3:0]$1370
   206/1130: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:506$281$\sv2v_autoblock_2\i[31:0]$1373
   207/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\inp[3:0]$1405
   208/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\sv2v_cast_4_signed[3:0]$1404
   209/1130: $2$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1372
   210/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\inp[3:0]$1403
   211/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\sv2v_cast_4_signed[3:0]$1402
   212/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\inp[3:0]$1401
   213/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\sv2v_cast_4_signed[3:0]$1400
   214/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\inp[3:0]$1399
   215/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\sv2v_cast_4_signed[3:0]$1398
   216/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\inp[3:0]$1397
   217/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\sv2v_cast_4_signed[3:0]$1396
   218/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\inp[3:0]$1395
   219/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\sv2v_cast_4_signed[3:0]$1394
   220/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\inp[3:0]$1393
   221/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\sv2v_cast_4_signed[3:0]$1392
   222/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\inp[3:0]$1391
   223/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\sv2v_cast_4_signed[3:0]$1390
   224/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\inp[3:0]$1389
   225/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\sv2v_cast_4_signed[3:0]$1388
   226/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\inp[3:0]$1387
   227/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\sv2v_cast_4_signed[3:0]$1386
   228/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\inp[3:0]$1385
   229/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\sv2v_cast_4_signed[3:0]$1384
   230/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\inp[3:0]$1383
   231/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\sv2v_cast_4_signed[3:0]$1382
   232/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\inp[3:0]$1381
   233/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\sv2v_cast_4_signed[3:0]$1380
   234/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\inp[3:0]$1379
   235/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\sv2v_cast_4_signed[3:0]$1378
   236/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\inp[3:0]$1377
   237/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\sv2v_cast_4_signed[3:0]$1376
   238/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\inp[3:0]$1375
   239/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\sv2v_cast_4_signed[3:0]$1374
   240/1130: $2$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_i[15:0]$1371
   241/1130: $2$func$\priority_decode$cpu_controller.v:506$280$\priority_decode[15:0]$1367
   242/1130: $2$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal[15:0]$1369
   243/1130: $2$func$\priority_decode$cpu_controller.v:506$280$\reg_list[15:0]$1368
   244/1130: $2$func$\sv2v_cast_4$cpu_controller.v:510$314$\inp[3:0]$1407
   245/1130: $2$func$\sv2v_cast_4$cpu_controller.v:510$314$\sv2v_cast_4[3:0]$1406
   246/1130: $4\reg_dest_addr_source_o[0:0]
   247/1130: $5\mem_write_en_o[0:0]
   248/1130: $17$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1361
   249/1130: $16$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1359
   250/1130: $15$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1357
   251/1130: $14$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1355
   252/1130: $13$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1353
   253/1130: $12$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1351
   254/1130: $11$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1349
   255/1130: $10$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1347
   256/1130: $9$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1345
   257/1130: $8$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1343
   258/1130: $7$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1341
   259/1130: $6$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1339
   260/1130: $5$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1337
   261/1130: $4$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1335
   262/1130: $3$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1333
   263/1130: $2$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1331
   264/1130: $20$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1327
   265/1130: $19$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1325
   266/1130: $18$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1323
   267/1130: $17$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1321
   268/1130: $16$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1319
   269/1130: $15$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1317
   270/1130: $14$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1315
   271/1130: $13$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1313
   272/1130: $12$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1311
   273/1130: $11$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1309
   274/1130: $10$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1307
   275/1130: $9$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1305
   276/1130: $8$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1303
   277/1130: $7$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1301
   278/1130: $6$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1299
   279/1130: $5$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1297
   280/1130: $4\next_pop_stall_counter[1:0]
   281/1130: $4\branch_from_wb_o[0:0]
   282/1130: $10\reg_write_en_o[0:0]
   283/1130: $4$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:481$229$\sv2v_autoblock_1\i[31:0]$1296
   284/1130: $4$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1295
   285/1130: $4$func$\bit_count$cpu_controller.v:481$229$\data_in[15:0]$1294
   286/1130: $4$func$\bit_count$cpu_controller.v:481$229$\bit_count[4:0]$1293
   287/1130: $4$func$\sv2v_cast_16$cpu_controller.v:481$228$\inp[15:0]$1292
   288/1130: $4$func$\sv2v_cast_16$cpu_controller.v:481$228$\sv2v_cast_16[15:0]$1291
   289/1130: $5\accumulator_imm_o[31:0]
   290/1130: $4\pipeline_ctrl_signal_o[0:0]
   291/1130: $19$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1286
   292/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\sv2v_cast_4_signed[3:0]$1287
   293/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\inp[3:0]$1288
   294/1130: $18$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1282
   295/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\sv2v_cast_4_signed[3:0]$1283
   296/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\inp[3:0]$1284
   297/1130: $17$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1278
   298/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\sv2v_cast_4_signed[3:0]$1279
   299/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\inp[3:0]$1280
   300/1130: $16$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1274
   301/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\sv2v_cast_4_signed[3:0]$1275
   302/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\inp[3:0]$1276
   303/1130: $15$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1270
   304/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\sv2v_cast_4_signed[3:0]$1271
   305/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\inp[3:0]$1272
   306/1130: $14$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1266
   307/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\sv2v_cast_4_signed[3:0]$1267
   308/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\inp[3:0]$1268
   309/1130: $13$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1262
   310/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\sv2v_cast_4_signed[3:0]$1263
   311/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\inp[3:0]$1264
   312/1130: $12$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1258
   313/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\sv2v_cast_4_signed[3:0]$1259
   314/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\inp[3:0]$1260
   315/1130: $11$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1254
   316/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\sv2v_cast_4_signed[3:0]$1255
   317/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\inp[3:0]$1256
   318/1130: $10$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1250
   319/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\sv2v_cast_4_signed[3:0]$1251
   320/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\inp[3:0]$1252
   321/1130: $9$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1246
   322/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\sv2v_cast_4_signed[3:0]$1247
   323/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\inp[3:0]$1248
   324/1130: $8$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1242
   325/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\sv2v_cast_4_signed[3:0]$1243
   326/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\inp[3:0]$1244
   327/1130: $7$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1238
   328/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\sv2v_cast_4_signed[3:0]$1239
   329/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\inp[3:0]$1240
   330/1130: $6$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1234
   331/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\sv2v_cast_4_signed[3:0]$1235
   332/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\inp[3:0]$1236
   333/1130: $5$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1230
   334/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\sv2v_cast_4_signed[3:0]$1231
   335/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\inp[3:0]$1232
   336/1130: $4$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1226
   337/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\sv2v_cast_4_signed[3:0]$1227
   338/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\inp[3:0]$1228
   339/1130: $4$func$\priority_decode$cpu_controller.v:466$194$\decoder_signal[15:0]$1225
   340/1130: $4\reg_file_addr_o[3:0]
   341/1130: $3$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_to_bin[3:0]$1182
   342/1130: $3$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:466$195$\sv2v_autoblock_2\i[31:0]$1185
   343/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\inp[3:0]$1217
   344/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\sv2v_cast_4_signed[3:0]$1216
   345/1130: $3$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1184
   346/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\inp[3:0]$1215
   347/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\sv2v_cast_4_signed[3:0]$1214
   348/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\inp[3:0]$1213
   349/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\sv2v_cast_4_signed[3:0]$1212
   350/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\inp[3:0]$1211
   351/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\sv2v_cast_4_signed[3:0]$1210
   352/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\inp[3:0]$1209
   353/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\sv2v_cast_4_signed[3:0]$1208
   354/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\inp[3:0]$1207
   355/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\sv2v_cast_4_signed[3:0]$1206
   356/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\inp[3:0]$1205
   357/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\sv2v_cast_4_signed[3:0]$1204
   358/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\inp[3:0]$1203
   359/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\sv2v_cast_4_signed[3:0]$1202
   360/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\inp[3:0]$1201
   361/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\sv2v_cast_4_signed[3:0]$1200
   362/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\inp[3:0]$1199
   363/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\sv2v_cast_4_signed[3:0]$1198
   364/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\inp[3:0]$1197
   365/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\sv2v_cast_4_signed[3:0]$1196
   366/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\inp[3:0]$1195
   367/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\sv2v_cast_4_signed[3:0]$1194
   368/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\inp[3:0]$1193
   369/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\sv2v_cast_4_signed[3:0]$1192
   370/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\inp[3:0]$1191
   371/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\sv2v_cast_4_signed[3:0]$1190
   372/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\inp[3:0]$1189
   373/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\sv2v_cast_4_signed[3:0]$1188
   374/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\inp[3:0]$1187
   375/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\sv2v_cast_4_signed[3:0]$1186
   376/1130: $3$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_i[15:0]$1183
   377/1130: $3$func$\priority_decode$cpu_controller.v:466$194$\priority_decode[15:0]$1179
   378/1130: $3$func$\priority_decode$cpu_controller.v:466$194$\decoder_signal[15:0]$1181
   379/1130: $3$func$\priority_decode$cpu_controller.v:466$194$\reg_list[15:0]$1180
   380/1130: $3\reg_file_data_source_o[0:0]
   381/1130: $9\reg_write_en_o[0:0]
   382/1130: $3\pipeline_ctrl_signal_o[0:0]
   383/1130: $3\reg_dest_addr_source_o[0:0]
   384/1130: $3$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:481$229$\sv2v_autoblock_1\i[31:0]$1223
   385/1130: $3$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1222
   386/1130: $3$func$\bit_count$cpu_controller.v:481$229$\data_in[15:0]$1221
   387/1130: $3$func$\bit_count$cpu_controller.v:481$229$\bit_count[4:0]$1220
   388/1130: $3$func$\sv2v_cast_16$cpu_controller.v:481$228$\inp[15:0]$1219
   389/1130: $3$func$\sv2v_cast_16$cpu_controller.v:481$228$\sv2v_cast_16[15:0]$1218
   390/1130: $3\next_pop_stall_counter[1:0]
   391/1130: $4\accumulator_imm_o[31:0]
   392/1130: $3\branch_from_wb_o[0:0]
   393/1130: $18$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1176
   394/1130: $17$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1174
   395/1130: $16$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1172
   396/1130: $15$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1170
   397/1130: $14$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1168
   398/1130: $13$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1166
   399/1130: $12$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1164
   400/1130: $11$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1162
   401/1130: $10$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1160
   402/1130: $9$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1158
   403/1130: $8$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1156
   404/1130: $7$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1154
   405/1130: $6$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1152
   406/1130: $5$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1150
   407/1130: $4$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1148
   408/1130: $3$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$1146
   409/1130: $19$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1140
   410/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\sv2v_cast_4_signed[3:0]$1141
   411/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\inp[3:0]$1142
   412/1130: $18$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1136
   413/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\sv2v_cast_4_signed[3:0]$1137
   414/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\inp[3:0]$1138
   415/1130: $17$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1132
   416/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\sv2v_cast_4_signed[3:0]$1133
   417/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\inp[3:0]$1134
   418/1130: $16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128
   419/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\sv2v_cast_4_signed[3:0]$1129
   420/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\inp[3:0]$1130
   421/1130: $15$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1124
   422/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\sv2v_cast_4_signed[3:0]$1125
   423/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\inp[3:0]$1126
   424/1130: $14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120
   425/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\sv2v_cast_4_signed[3:0]$1121
   426/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\inp[3:0]$1122
   427/1130: $13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116
   428/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\sv2v_cast_4_signed[3:0]$1117
   429/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\inp[3:0]$1118
   430/1130: $12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112
   431/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\sv2v_cast_4_signed[3:0]$1113
   432/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\inp[3:0]$1114
   433/1130: $11$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1108
   434/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\sv2v_cast_4_signed[3:0]$1109
   435/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\inp[3:0]$1110
   436/1130: $10$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1104
   437/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\sv2v_cast_4_signed[3:0]$1105
   438/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\inp[3:0]$1106
   439/1130: $9$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1100
   440/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\sv2v_cast_4_signed[3:0]$1101
   441/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\inp[3:0]$1102
   442/1130: $8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096
   443/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\sv2v_cast_4_signed[3:0]$1097
   444/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\inp[3:0]$1098
   445/1130: $7$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1092
   446/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\sv2v_cast_4_signed[3:0]$1093
   447/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\inp[3:0]$1094
   448/1130: $6$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1088
   449/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\sv2v_cast_4_signed[3:0]$1089
   450/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\inp[3:0]$1090
   451/1130: $5$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1084
   452/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\sv2v_cast_4_signed[3:0]$1085
   453/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\inp[3:0]$1086
   454/1130: $4$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1080
   455/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\sv2v_cast_4_signed[3:0]$1081
   456/1130: $4$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\inp[3:0]$1082
   457/1130: $4$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$1079
   458/1130: $3\reg_file_addr_o[3:0]
   459/1130: $3$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_to_bin[3:0]$1040
   460/1130: $3$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:449$159$\sv2v_autoblock_2\i[31:0]$1043
   461/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\inp[3:0]$1075
   462/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\sv2v_cast_4_signed[3:0]$1074
   463/1130: $3$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1042
   464/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\inp[3:0]$1073
   465/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\sv2v_cast_4_signed[3:0]$1072
   466/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\inp[3:0]$1071
   467/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\sv2v_cast_4_signed[3:0]$1070
   468/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\inp[3:0]$1069
   469/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\sv2v_cast_4_signed[3:0]$1068
   470/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\inp[3:0]$1067
   471/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\sv2v_cast_4_signed[3:0]$1066
   472/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\inp[3:0]$1065
   473/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\sv2v_cast_4_signed[3:0]$1064
   474/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\inp[3:0]$1063
   475/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\sv2v_cast_4_signed[3:0]$1062
   476/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\inp[3:0]$1061
   477/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\sv2v_cast_4_signed[3:0]$1060
   478/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\inp[3:0]$1059
   479/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\sv2v_cast_4_signed[3:0]$1058
   480/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\inp[3:0]$1057
   481/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\sv2v_cast_4_signed[3:0]$1056
   482/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\inp[3:0]$1055
   483/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\sv2v_cast_4_signed[3:0]$1054
   484/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\inp[3:0]$1053
   485/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\sv2v_cast_4_signed[3:0]$1052
   486/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\inp[3:0]$1051
   487/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\sv2v_cast_4_signed[3:0]$1050
   488/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\inp[3:0]$1049
   489/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\sv2v_cast_4_signed[3:0]$1048
   490/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\inp[3:0]$1047
   491/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\sv2v_cast_4_signed[3:0]$1046
   492/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\inp[3:0]$1045
   493/1130: $3$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\sv2v_cast_4_signed[3:0]$1044
   494/1130: $3$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_i[15:0]$1041
   495/1130: $3$func$\priority_decode$cpu_controller.v:449$158$\priority_decode[15:0]$1037
   496/1130: $3$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$1039
   497/1130: $3$func$\priority_decode$cpu_controller.v:449$158$\reg_list[15:0]$1038
   498/1130: $8\reg_write_en_o[0:0]
   499/1130: $3$func$\sv2v_cast_32$cpu_controller.v:454$192$\inp[31:0]$1077
   500/1130: $3$func$\sv2v_cast_32$cpu_controller.v:454$192$\sv2v_cast_32[31:0]$1076
   501/1130: $3\accumulator_imm_o[31:0]
   502/1130: $18$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1031
   503/1130: $17$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1029
   504/1130: $16$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1027
   505/1130: $15$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1025
   506/1130: $14$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1023
   507/1130: $13$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1021
   508/1130: $12$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1019
   509/1130: $11$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1017
   510/1130: $10$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1015
   511/1130: $9$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1013
   512/1130: $8$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1011
   513/1130: $7$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1009
   514/1130: $6$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1007
   515/1130: $5$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1005
   516/1130: $4$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1003
   517/1130: $3$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1001
   518/1130: $18$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$997
   519/1130: $17$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$995
   520/1130: $16$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$993
   521/1130: $15$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$991
   522/1130: $14$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$989
   523/1130: $13$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$987
   524/1130: $12$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$985
   525/1130: $11$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$983
   526/1130: $10$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$981
   527/1130: $9$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$979
   528/1130: $8$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$977
   529/1130: $7$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$975
   530/1130: $6$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$973
   531/1130: $5$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$971
   532/1130: $4$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$969
   533/1130: $3$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$967
   534/1130: $4\alu_input_2_select_o[2:0]
   535/1130: $5\alu_control_signal_o[4:0]
   536/1130: $2$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:461$193$\sv2v_autoblock_1\i[31:0]$966
   537/1130: $2$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:481$229$\sv2v_autoblock_1\i[31:0]$965
   538/1130: $2$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$964
   539/1130: $2$func$\bit_count$cpu_controller.v:481$229$\data_in[15:0]$963
   540/1130: $2$func$\bit_count$cpu_controller.v:481$229$\bit_count[4:0]$962
   541/1130: $2$func$\sv2v_cast_16$cpu_controller.v:481$228$\inp[15:0]$961
   542/1130: $2$func$\sv2v_cast_16$cpu_controller.v:481$228$\sv2v_cast_16[15:0]$960
   543/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\inp[3:0]$959
   544/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\sv2v_cast_4_signed[3:0]$958
   545/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\inp[3:0]$957
   546/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\sv2v_cast_4_signed[3:0]$956
   547/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\inp[3:0]$955
   548/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\sv2v_cast_4_signed[3:0]$954
   549/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\inp[3:0]$953
   550/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\sv2v_cast_4_signed[3:0]$952
   551/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\inp[3:0]$951
   552/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\sv2v_cast_4_signed[3:0]$950
   553/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\inp[3:0]$949
   554/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\sv2v_cast_4_signed[3:0]$948
   555/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\inp[3:0]$947
   556/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\sv2v_cast_4_signed[3:0]$946
   557/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\inp[3:0]$945
   558/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\sv2v_cast_4_signed[3:0]$944
   559/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\inp[3:0]$943
   560/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\sv2v_cast_4_signed[3:0]$942
   561/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\inp[3:0]$941
   562/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\sv2v_cast_4_signed[3:0]$940
   563/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\inp[3:0]$939
   564/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\sv2v_cast_4_signed[3:0]$938
   565/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\inp[3:0]$937
   566/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\sv2v_cast_4_signed[3:0]$936
   567/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\inp[3:0]$935
   568/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\sv2v_cast_4_signed[3:0]$934
   569/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\inp[3:0]$933
   570/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\sv2v_cast_4_signed[3:0]$932
   571/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\inp[3:0]$931
   572/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\sv2v_cast_4_signed[3:0]$930
   573/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\inp[3:0]$929
   574/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\sv2v_cast_4_signed[3:0]$928
   575/1130: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:466$195$\sv2v_autoblock_2\i[31:0]$927
   576/1130: $2$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$926
   577/1130: $2$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_i[15:0]$925
   578/1130: $2$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_to_bin[3:0]$924
   579/1130: $2$func$\priority_decode$cpu_controller.v:466$194$\decoder_signal[15:0]$923
   580/1130: $2$func$\priority_decode$cpu_controller.v:466$194$\reg_list[15:0]$922
   581/1130: $2$func$\priority_decode$cpu_controller.v:466$194$\priority_decode[15:0]$921
   582/1130: $2$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$920
   583/1130: $2$func$\bit_count$cpu_controller.v:461$193$\data_in[15:0]$919
   584/1130: $2$func$\bit_count$cpu_controller.v:461$193$\bit_count[4:0]$918
   585/1130: $2$func$\sv2v_cast_32$cpu_controller.v:454$192$\inp[31:0]$917
   586/1130: $2$func$\sv2v_cast_32$cpu_controller.v:454$192$\sv2v_cast_32[31:0]$916
   587/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\inp[3:0]$915
   588/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\sv2v_cast_4_signed[3:0]$914
   589/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\inp[3:0]$913
   590/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\sv2v_cast_4_signed[3:0]$912
   591/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\inp[3:0]$911
   592/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\sv2v_cast_4_signed[3:0]$910
   593/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\inp[3:0]$909
   594/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\sv2v_cast_4_signed[3:0]$908
   595/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\inp[3:0]$907
   596/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\sv2v_cast_4_signed[3:0]$906
   597/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\inp[3:0]$905
   598/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\sv2v_cast_4_signed[3:0]$904
   599/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\inp[3:0]$903
   600/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\sv2v_cast_4_signed[3:0]$902
   601/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\inp[3:0]$901
   602/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\sv2v_cast_4_signed[3:0]$900
   603/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\inp[3:0]$899
   604/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\sv2v_cast_4_signed[3:0]$898
   605/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\inp[3:0]$897
   606/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\sv2v_cast_4_signed[3:0]$896
   607/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\inp[3:0]$895
   608/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\sv2v_cast_4_signed[3:0]$894
   609/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\inp[3:0]$893
   610/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\sv2v_cast_4_signed[3:0]$892
   611/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\inp[3:0]$891
   612/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\sv2v_cast_4_signed[3:0]$890
   613/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\inp[3:0]$889
   614/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\sv2v_cast_4_signed[3:0]$888
   615/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\inp[3:0]$887
   616/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\sv2v_cast_4_signed[3:0]$886
   617/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\inp[3:0]$885
   618/1130: $2$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\sv2v_cast_4_signed[3:0]$884
   619/1130: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:449$159$\sv2v_autoblock_2\i[31:0]$883
   620/1130: $2$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$882
   621/1130: $2$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_i[15:0]$881
   622/1130: $2$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_to_bin[3:0]$880
   623/1130: $2$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$879
   624/1130: $2$func$\priority_decode$cpu_controller.v:449$158$\reg_list[15:0]$878
   625/1130: $2$func$\priority_decode$cpu_controller.v:449$158$\priority_decode[15:0]$877
   626/1130: $2$func$\sv2v_cast_32$cpu_controller.v:443$157$\inp[31:0]$876
   627/1130: $2$func$\sv2v_cast_32$cpu_controller.v:443$157$\sv2v_cast_32[31:0]$875
   628/1130: $2$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:442$140$\sv2v_autoblock_1\i[31:0]$874
   629/1130: $2$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$873
   630/1130: $2$func$\bit_count$cpu_controller.v:442$140$\data_in[15:0]$872
   631/1130: $2$func$\bit_count$cpu_controller.v:442$140$\bit_count[4:0]$871
   632/1130: $2$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:441$123$\sv2v_autoblock_1\i[31:0]$870
   633/1130: $2$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$869
   634/1130: $2$func$\bit_count$cpu_controller.v:441$123$\data_in[15:0]$868
   635/1130: $2$func$\bit_count$cpu_controller.v:441$123$\bit_count[4:0]$867
   636/1130: $2$func$\sv2v_cast_16$cpu_controller.v:440$122$\inp[15:0]$866
   637/1130: $2$func$\sv2v_cast_16$cpu_controller.v:440$122$\sv2v_cast_16[15:0]$865
   638/1130: $2\new_sp_offset[4:0]
   639/1130: $2\reg_list_from_instruction[15:0]
   640/1130: $2\reg_file_addr_2_source_o[0:0]
   641/1130: $2\next_pop_stall_counter[1:0]
   642/1130: $2\reg_file_addr_o[3:0]
   643/1130: $2\reg_dest_addr_source_o[0:0]
   644/1130: $2\pipeline_ctrl_signal_o[0:0]
   645/1130: $7\reg_write_en_o[0:0]
   646/1130: $2\reg_file_data_source_o[0:0]
   647/1130: $2\accumulator_imm_o[31:0]
   648/1130: $2\branch_from_wb_o[0:0]
   649/1130: $4\mem_write_en_o[0:0]
   650/1130: $3\mem_read_en_o[0:0]
   651/1130: $6\reg_write_en_o[0:0]
   652/1130: $3\mem_write_en_o[0:0]
   653/1130: $5\reg_write_en_o[0:0]
   654/1130: $2\mem_read_en_o[0:0]
   655/1130: $2\reg_2_reg_3_select_sig_o[0:0]
   656/1130: $2\mem_write_en_o[0:0]
   657/1130: $4\reg_write_en_o[0:0]
   658/1130: $4\alu_control_signal_o[4:0]
   659/1130: $2\update_flag_o[0:0]
   660/1130: $3\alu_input_2_select_o[2:0]
   661/1130: $4\alu_input_1_select_o[2:0]
   662/1130: $3\alu_control_signal_o[4:0]
   663/1130: $3\reg_write_en_o[0:0]
   664/1130: $3\alu_input_1_select_o[2:0]
   665/1130: $2\alu_input_2_select_o[2:0]
   666/1130: $2\alu_control_signal_o[4:0]
   667/1130: $2\reg_write_en_o[0:0]
   668/1130: $2\alu_input_1_select_o[2:0]
   669/1130: $1\reg_write_en_o[0:0]
   670/1130: $1\alu_control_signal_o[4:0]
   671/1130: $1\alu_input_2_select_o[2:0]
   672/1130: $1\alu_input_1_select_o[2:0]
   673/1130: $1\update_flag_o[0:0]
   674/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:530$388$\sv2v_autoblock_1\i[31:0]$862
   675/1130: $1$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$861
   676/1130: $1$func$\bit_count$cpu_controller.v:530$388$\data_in[15:0]$860
   677/1130: $1$func$\bit_count$cpu_controller.v:530$388$\bit_count[4:0]$859
   678/1130: $1$func$\sv2v_cast_16$cpu_controller.v:530$387$\inp[15:0]$858
   679/1130: $1$func$\sv2v_cast_16$cpu_controller.v:530$387$\sv2v_cast_16[15:0]$857
   680/1130: $1$func$\sv2v_cast_4$cpu_controller.v:528$386$\inp[3:0]$856
   681/1130: $1$func$\sv2v_cast_4$cpu_controller.v:528$386$\sv2v_cast_4[3:0]$855
   682/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\inp[3:0]$854
   683/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\sv2v_cast_4_signed[3:0]$853
   684/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\inp[3:0]$852
   685/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\sv2v_cast_4_signed[3:0]$851
   686/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\inp[3:0]$850
   687/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\sv2v_cast_4_signed[3:0]$849
   688/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\inp[3:0]$848
   689/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\sv2v_cast_4_signed[3:0]$847
   690/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\inp[3:0]$846
   691/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\sv2v_cast_4_signed[3:0]$845
   692/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\inp[3:0]$844
   693/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\sv2v_cast_4_signed[3:0]$843
   694/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\inp[3:0]$842
   695/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\sv2v_cast_4_signed[3:0]$841
   696/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\inp[3:0]$840
   697/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\sv2v_cast_4_signed[3:0]$839
   698/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\inp[3:0]$838
   699/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\sv2v_cast_4_signed[3:0]$837
   700/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\inp[3:0]$836
   701/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\sv2v_cast_4_signed[3:0]$835
   702/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\inp[3:0]$834
   703/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\sv2v_cast_4_signed[3:0]$833
   704/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\inp[3:0]$832
   705/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\sv2v_cast_4_signed[3:0]$831
   706/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\inp[3:0]$830
   707/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\sv2v_cast_4_signed[3:0]$829
   708/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\inp[3:0]$828
   709/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\sv2v_cast_4_signed[3:0]$827
   710/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\inp[3:0]$826
   711/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\sv2v_cast_4_signed[3:0]$825
   712/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\inp[3:0]$824
   713/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\sv2v_cast_4_signed[3:0]$823
   714/1130: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:524$353$\sv2v_autoblock_2\i[31:0]$822
   715/1130: $1$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$821
   716/1130: $1$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_i[15:0]$820
   717/1130: $1$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_to_bin[3:0]$819
   718/1130: $1$func$\reverse_priority_decode$cpu_controller.v:524$352$\decoder_signal[15:0]$818
   719/1130: $1$func$\reverse_priority_decode$cpu_controller.v:524$352$\data_i[7:0]$817
   720/1130: $1$func$\reverse_priority_decode$cpu_controller.v:524$352$\reverse_priority_decode[15:0]$816
   721/1130: $1$func$\sv2v_cast_32$cpu_controller.v:520$351$\inp[31:0]$815
   722/1130: $1$func$\sv2v_cast_32$cpu_controller.v:520$351$\sv2v_cast_32[31:0]$814
   723/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:519$334$\sv2v_autoblock_1\i[31:0]$813
   724/1130: $1$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$812
   725/1130: $1$func$\bit_count$cpu_controller.v:519$334$\data_in[15:0]$811
   726/1130: $1$func$\bit_count$cpu_controller.v:519$334$\bit_count[4:0]$810
   727/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:518$317$\sv2v_autoblock_1\i[31:0]$809
   728/1130: $1$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$808
   729/1130: $1$func$\bit_count$cpu_controller.v:518$317$\data_in[15:0]$807
   730/1130: $1$func$\bit_count$cpu_controller.v:518$317$\bit_count[4:0]$806
   731/1130: $1$func$\sv2v_cast_16$cpu_controller.v:518$316$\inp[15:0]$805
   732/1130: $1$func$\sv2v_cast_16$cpu_controller.v:518$316$\sv2v_cast_16[15:0]$804
   733/1130: $1$func$\sv2v_cast_16$cpu_controller.v:517$315$\inp[15:0]$803
   734/1130: $1$func$\sv2v_cast_16$cpu_controller.v:517$315$\sv2v_cast_16[15:0]$802
   735/1130: $1$func$\sv2v_cast_4$cpu_controller.v:510$314$\inp[3:0]$801
   736/1130: $1$func$\sv2v_cast_4$cpu_controller.v:510$314$\sv2v_cast_4[3:0]$800
   737/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\inp[3:0]$799
   738/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\sv2v_cast_4_signed[3:0]$798
   739/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\inp[3:0]$797
   740/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\sv2v_cast_4_signed[3:0]$796
   741/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\inp[3:0]$795
   742/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\sv2v_cast_4_signed[3:0]$794
   743/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\inp[3:0]$793
   744/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\sv2v_cast_4_signed[3:0]$792
   745/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\inp[3:0]$791
   746/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\sv2v_cast_4_signed[3:0]$790
   747/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\inp[3:0]$789
   748/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\sv2v_cast_4_signed[3:0]$788
   749/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\inp[3:0]$787
   750/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\sv2v_cast_4_signed[3:0]$786
   751/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\inp[3:0]$785
   752/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\sv2v_cast_4_signed[3:0]$784
   753/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\inp[3:0]$783
   754/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\sv2v_cast_4_signed[3:0]$782
   755/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\inp[3:0]$781
   756/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\sv2v_cast_4_signed[3:0]$780
   757/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\inp[3:0]$779
   758/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\sv2v_cast_4_signed[3:0]$778
   759/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\inp[3:0]$777
   760/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\sv2v_cast_4_signed[3:0]$776
   761/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\inp[3:0]$775
   762/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\sv2v_cast_4_signed[3:0]$774
   763/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\inp[3:0]$773
   764/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\sv2v_cast_4_signed[3:0]$772
   765/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\inp[3:0]$771
   766/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\sv2v_cast_4_signed[3:0]$770
   767/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\inp[3:0]$769
   768/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\sv2v_cast_4_signed[3:0]$768
   769/1130: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:506$281$\sv2v_autoblock_2\i[31:0]$767
   770/1130: $1$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$766
   771/1130: $1$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_i[15:0]$765
   772/1130: $1$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_to_bin[3:0]$764
   773/1130: $1$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal[15:0]$763
   774/1130: $1$func$\priority_decode$cpu_controller.v:506$280$\reg_list[15:0]$762
   775/1130: $1$func$\priority_decode$cpu_controller.v:506$280$\priority_decode[15:0]$761
   776/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:497$263$\sv2v_autoblock_1\i[31:0]$760
   777/1130: $1$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$759
   778/1130: $1$func$\bit_count$cpu_controller.v:497$263$\data_in[15:0]$758
   779/1130: $1$func$\bit_count$cpu_controller.v:497$263$\bit_count[4:0]$757
   780/1130: $1$func$\sv2v_cast_16$cpu_controller.v:496$262$\inp[15:0]$756
   781/1130: $1$func$\sv2v_cast_16$cpu_controller.v:496$262$\sv2v_cast_16[15:0]$755
   782/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:461$193$\sv2v_autoblock_1\i[31:0]$754
   783/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:481$229$\sv2v_autoblock_1\i[31:0]$753
   784/1130: $1$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$752
   785/1130: $1$func$\bit_count$cpu_controller.v:481$229$\data_in[15:0]$751
   786/1130: $1$func$\bit_count$cpu_controller.v:481$229$\bit_count[4:0]$750
   787/1130: $1$func$\sv2v_cast_16$cpu_controller.v:481$228$\inp[15:0]$749
   788/1130: $1$func$\sv2v_cast_16$cpu_controller.v:481$228$\sv2v_cast_16[15:0]$748
   789/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\inp[3:0]$747
   790/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\sv2v_cast_4_signed[3:0]$746
   791/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\inp[3:0]$745
   792/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\sv2v_cast_4_signed[3:0]$744
   793/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\inp[3:0]$743
   794/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\sv2v_cast_4_signed[3:0]$742
   795/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\inp[3:0]$741
   796/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\sv2v_cast_4_signed[3:0]$740
   797/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\inp[3:0]$739
   798/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\sv2v_cast_4_signed[3:0]$738
   799/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\inp[3:0]$737
   800/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\sv2v_cast_4_signed[3:0]$736
   801/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\inp[3:0]$735
   802/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\sv2v_cast_4_signed[3:0]$734
   803/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\inp[3:0]$733
   804/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\sv2v_cast_4_signed[3:0]$732
   805/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\inp[3:0]$731
   806/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\sv2v_cast_4_signed[3:0]$730
   807/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\inp[3:0]$729
   808/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\sv2v_cast_4_signed[3:0]$728
   809/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\inp[3:0]$727
   810/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\sv2v_cast_4_signed[3:0]$726
   811/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\inp[3:0]$725
   812/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\sv2v_cast_4_signed[3:0]$724
   813/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\inp[3:0]$723
   814/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\sv2v_cast_4_signed[3:0]$722
   815/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\inp[3:0]$721
   816/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\sv2v_cast_4_signed[3:0]$720
   817/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\inp[3:0]$719
   818/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\sv2v_cast_4_signed[3:0]$718
   819/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\inp[3:0]$717
   820/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\sv2v_cast_4_signed[3:0]$716
   821/1130: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:466$195$\sv2v_autoblock_2\i[31:0]$715
   822/1130: $1$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$714
   823/1130: $1$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_i[15:0]$713
   824/1130: $1$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_to_bin[3:0]$712
   825/1130: $1$func$\priority_decode$cpu_controller.v:466$194$\decoder_signal[15:0]$711
   826/1130: $1$func$\priority_decode$cpu_controller.v:466$194$\reg_list[15:0]$710
   827/1130: $1$func$\priority_decode$cpu_controller.v:466$194$\priority_decode[15:0]$709
   828/1130: $1$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$708
   829/1130: $1$func$\bit_count$cpu_controller.v:461$193$\data_in[15:0]$707
   830/1130: $1$func$\bit_count$cpu_controller.v:461$193$\bit_count[4:0]$706
   831/1130: $1$func$\sv2v_cast_32$cpu_controller.v:454$192$\inp[31:0]$705
   832/1130: $1$func$\sv2v_cast_32$cpu_controller.v:454$192$\sv2v_cast_32[31:0]$704
   833/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\inp[3:0]$703
   834/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\sv2v_cast_4_signed[3:0]$702
   835/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\inp[3:0]$701
   836/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\sv2v_cast_4_signed[3:0]$700
   837/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\inp[3:0]$699
   838/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\sv2v_cast_4_signed[3:0]$698
   839/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\inp[3:0]$697
   840/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\sv2v_cast_4_signed[3:0]$696
   841/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\inp[3:0]$695
   842/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\sv2v_cast_4_signed[3:0]$694
   843/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\inp[3:0]$693
   844/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\sv2v_cast_4_signed[3:0]$692
   845/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\inp[3:0]$691
   846/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\sv2v_cast_4_signed[3:0]$690
   847/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\inp[3:0]$689
   848/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\sv2v_cast_4_signed[3:0]$688
   849/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\inp[3:0]$687
   850/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\sv2v_cast_4_signed[3:0]$686
   851/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\inp[3:0]$685
   852/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\sv2v_cast_4_signed[3:0]$684
   853/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\inp[3:0]$683
   854/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\sv2v_cast_4_signed[3:0]$682
   855/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\inp[3:0]$681
   856/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\sv2v_cast_4_signed[3:0]$680
   857/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\inp[3:0]$679
   858/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\sv2v_cast_4_signed[3:0]$678
   859/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\inp[3:0]$677
   860/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\sv2v_cast_4_signed[3:0]$676
   861/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\inp[3:0]$675
   862/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\sv2v_cast_4_signed[3:0]$674
   863/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\inp[3:0]$673
   864/1130: $1$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\sv2v_cast_4_signed[3:0]$672
   865/1130: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:449$159$\sv2v_autoblock_2\i[31:0]$671
   866/1130: $1$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$670
   867/1130: $1$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_i[15:0]$669
   868/1130: $1$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_to_bin[3:0]$668
   869/1130: $1$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$667
   870/1130: $1$func$\priority_decode$cpu_controller.v:449$158$\reg_list[15:0]$666
   871/1130: $1$func$\priority_decode$cpu_controller.v:449$158$\priority_decode[15:0]$665
   872/1130: $1$func$\sv2v_cast_32$cpu_controller.v:443$157$\inp[31:0]$664
   873/1130: $1$func$\sv2v_cast_32$cpu_controller.v:443$157$\sv2v_cast_32[31:0]$663
   874/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:442$140$\sv2v_autoblock_1\i[31:0]$662
   875/1130: $1$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$661
   876/1130: $1$func$\bit_count$cpu_controller.v:442$140$\data_in[15:0]$660
   877/1130: $1$func$\bit_count$cpu_controller.v:442$140$\bit_count[4:0]$659
   878/1130: $1$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:441$123$\sv2v_autoblock_1\i[31:0]$658
   879/1130: $1$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$657
   880/1130: $1$func$\bit_count$cpu_controller.v:441$123$\data_in[15:0]$656
   881/1130: $1$func$\bit_count$cpu_controller.v:441$123$\bit_count[4:0]$655
   882/1130: $1$func$\sv2v_cast_16$cpu_controller.v:440$122$\inp[15:0]$654
   883/1130: $1$func$\sv2v_cast_16$cpu_controller.v:440$122$\sv2v_cast_16[15:0]$653
   884/1130: $1\new_sp_offset[4:0]
   885/1130: $1\reg_list_from_instruction[15:0]
   886/1130: $1\reverse_order_hold_counter[0:0]
   887/1130: $1\reg_file_addr_2_source_o[0:0]
   888/1130: $1\next_pop_stall_counter[1:0]
   889/1130: $1\reg_file_addr_o[3:0]
   890/1130: $1\reg_dest_addr_source_o[0:0]
   891/1130: $1\pipeline_ctrl_signal_o[0:0]
   892/1130: $1\next_branch_link[0:0]
   893/1130: $1\reg_file_data_source_o[0:0]
   894/1130: $1\accumulator_imm_o[31:0]
   895/1130: $1\branch_from_wb_o[0:0]
   896/1130: $1\reg_2_reg_3_select_sig_o[0:0]
   897/1130: $1\mem_read_en_o[0:0]
   898/1130: $1\mem_write_en_o[0:0]
   899/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:530$388$\sv2v_autoblock_1\i[31:0]$652
   900/1130: $0$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$651
   901/1130: $0$func$\bit_count$cpu_controller.v:530$388$\data_in[15:0]$650
   902/1130: $0$func$\bit_count$cpu_controller.v:530$388$\bit_count[4:0]$649
   903/1130: $0$func$\sv2v_cast_16$cpu_controller.v:530$387$\inp[15:0]$648
   904/1130: $0$func$\sv2v_cast_16$cpu_controller.v:530$387$\sv2v_cast_16[15:0]$647
   905/1130: $0$func$\sv2v_cast_4$cpu_controller.v:528$386$\inp[3:0]$646
   906/1130: $0$func$\sv2v_cast_4$cpu_controller.v:528$386$\sv2v_cast_4[3:0]$645
   907/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\inp[3:0]$644
   908/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\sv2v_cast_4_signed[3:0]$643
   909/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\inp[3:0]$642
   910/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\sv2v_cast_4_signed[3:0]$641
   911/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\inp[3:0]$640
   912/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\sv2v_cast_4_signed[3:0]$639
   913/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\inp[3:0]$638
   914/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\sv2v_cast_4_signed[3:0]$637
   915/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\inp[3:0]$636
   916/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\sv2v_cast_4_signed[3:0]$635
   917/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\inp[3:0]$634
   918/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\sv2v_cast_4_signed[3:0]$633
   919/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\inp[3:0]$632
   920/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\sv2v_cast_4_signed[3:0]$631
   921/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\inp[3:0]$630
   922/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\sv2v_cast_4_signed[3:0]$629
   923/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\inp[3:0]$628
   924/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\sv2v_cast_4_signed[3:0]$627
   925/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\inp[3:0]$626
   926/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\sv2v_cast_4_signed[3:0]$625
   927/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\inp[3:0]$624
   928/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\sv2v_cast_4_signed[3:0]$623
   929/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\inp[3:0]$622
   930/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\sv2v_cast_4_signed[3:0]$621
   931/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\inp[3:0]$620
   932/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\sv2v_cast_4_signed[3:0]$619
   933/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\inp[3:0]$618
   934/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\sv2v_cast_4_signed[3:0]$617
   935/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\inp[3:0]$616
   936/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\sv2v_cast_4_signed[3:0]$615
   937/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\inp[3:0]$614
   938/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\sv2v_cast_4_signed[3:0]$613
   939/1130: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:524$353$\sv2v_autoblock_2\i[31:0]$612
   940/1130: $0$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$611
   941/1130: $0$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_i[15:0]$610
   942/1130: $0$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_to_bin[3:0]$609
   943/1130: $0$func$\reverse_priority_decode$cpu_controller.v:524$352$\decoder_signal[15:0]$608
   944/1130: $0$func$\reverse_priority_decode$cpu_controller.v:524$352$\data_i[7:0]$607
   945/1130: $0$func$\reverse_priority_decode$cpu_controller.v:524$352$\reverse_priority_decode[15:0]$606
   946/1130: $0$func$\sv2v_cast_32$cpu_controller.v:520$351$\inp[31:0]$605
   947/1130: $0$func$\sv2v_cast_32$cpu_controller.v:520$351$\sv2v_cast_32[31:0]$604
   948/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:519$334$\sv2v_autoblock_1\i[31:0]$603
   949/1130: $0$func$\bit_count$cpu_controller.v:519$334$\sum[4:0]$602
   950/1130: $0$func$\bit_count$cpu_controller.v:519$334$\data_in[15:0]$601
   951/1130: $0$func$\bit_count$cpu_controller.v:519$334$\bit_count[4:0]$600
   952/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:518$317$\sv2v_autoblock_1\i[31:0]$599
   953/1130: $0$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$598
   954/1130: $0$func$\bit_count$cpu_controller.v:518$317$\data_in[15:0]$597
   955/1130: $0$func$\bit_count$cpu_controller.v:518$317$\bit_count[4:0]$596
   956/1130: $0$func$\sv2v_cast_16$cpu_controller.v:518$316$\inp[15:0]$595
   957/1130: $0$func$\sv2v_cast_16$cpu_controller.v:518$316$\sv2v_cast_16[15:0]$594
   958/1130: $0$func$\sv2v_cast_16$cpu_controller.v:517$315$\inp[15:0]$593
   959/1130: $0$func$\sv2v_cast_16$cpu_controller.v:517$315$\sv2v_cast_16[15:0]$592
   960/1130: $0$func$\sv2v_cast_4$cpu_controller.v:510$314$\inp[3:0]$591
   961/1130: $0$func$\sv2v_cast_4$cpu_controller.v:510$314$\sv2v_cast_4[3:0]$590
   962/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\inp[3:0]$589
   963/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\sv2v_cast_4_signed[3:0]$588
   964/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\inp[3:0]$587
   965/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\sv2v_cast_4_signed[3:0]$586
   966/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\inp[3:0]$585
   967/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\sv2v_cast_4_signed[3:0]$584
   968/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\inp[3:0]$583
   969/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\sv2v_cast_4_signed[3:0]$582
   970/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\inp[3:0]$581
   971/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\sv2v_cast_4_signed[3:0]$580
   972/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\inp[3:0]$579
   973/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\sv2v_cast_4_signed[3:0]$578
   974/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\inp[3:0]$577
   975/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\sv2v_cast_4_signed[3:0]$576
   976/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\inp[3:0]$575
   977/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\sv2v_cast_4_signed[3:0]$574
   978/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\inp[3:0]$573
   979/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\sv2v_cast_4_signed[3:0]$572
   980/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\inp[3:0]$571
   981/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\sv2v_cast_4_signed[3:0]$570
   982/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\inp[3:0]$569
   983/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\sv2v_cast_4_signed[3:0]$568
   984/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\inp[3:0]$567
   985/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\sv2v_cast_4_signed[3:0]$566
   986/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\inp[3:0]$565
   987/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\sv2v_cast_4_signed[3:0]$564
   988/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\inp[3:0]$563
   989/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\sv2v_cast_4_signed[3:0]$562
   990/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\inp[3:0]$561
   991/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\sv2v_cast_4_signed[3:0]$560
   992/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\inp[3:0]$559
   993/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\sv2v_cast_4_signed[3:0]$558
   994/1130: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:506$281$\sv2v_autoblock_2\i[31:0]$557
   995/1130: $0$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$556
   996/1130: $0$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_i[15:0]$555
   997/1130: $0$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_to_bin[3:0]$554
   998/1130: $0$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal[15:0]$553
   999/1130: $0$func$\priority_decode$cpu_controller.v:506$280$\reg_list[15:0]$552
  1000/1130: $0$func$\priority_decode$cpu_controller.v:506$280$\priority_decode[15:0]$551
  1001/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:497$263$\sv2v_autoblock_1\i[31:0]$550
  1002/1130: $0$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$549
  1003/1130: $0$func$\bit_count$cpu_controller.v:497$263$\data_in[15:0]$548
  1004/1130: $0$func$\bit_count$cpu_controller.v:497$263$\bit_count[4:0]$547
  1005/1130: $0$func$\sv2v_cast_16$cpu_controller.v:496$262$\inp[15:0]$546
  1006/1130: $0$func$\sv2v_cast_16$cpu_controller.v:496$262$\sv2v_cast_16[15:0]$545
  1007/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:461$193$\sv2v_autoblock_1\i[31:0]$544
  1008/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:481$229$\sv2v_autoblock_1\i[31:0]$543
  1009/1130: $0$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$542
  1010/1130: $0$func$\bit_count$cpu_controller.v:481$229$\data_in[15:0]$541
  1011/1130: $0$func$\bit_count$cpu_controller.v:481$229$\bit_count[4:0]$540
  1012/1130: $0$func$\sv2v_cast_16$cpu_controller.v:481$228$\inp[15:0]$539
  1013/1130: $0$func$\sv2v_cast_16$cpu_controller.v:481$228$\sv2v_cast_16[15:0]$538
  1014/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\inp[3:0]$537
  1015/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\sv2v_cast_4_signed[3:0]$536
  1016/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\inp[3:0]$535
  1017/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\sv2v_cast_4_signed[3:0]$534
  1018/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\inp[3:0]$533
  1019/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\sv2v_cast_4_signed[3:0]$532
  1020/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\inp[3:0]$531
  1021/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\sv2v_cast_4_signed[3:0]$530
  1022/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\inp[3:0]$529
  1023/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\sv2v_cast_4_signed[3:0]$528
  1024/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\inp[3:0]$527
  1025/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\sv2v_cast_4_signed[3:0]$526
  1026/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\inp[3:0]$525
  1027/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\sv2v_cast_4_signed[3:0]$524
  1028/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\inp[3:0]$523
  1029/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\sv2v_cast_4_signed[3:0]$522
  1030/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\inp[3:0]$521
  1031/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\sv2v_cast_4_signed[3:0]$520
  1032/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\inp[3:0]$519
  1033/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\sv2v_cast_4_signed[3:0]$518
  1034/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\inp[3:0]$517
  1035/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\sv2v_cast_4_signed[3:0]$516
  1036/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\inp[3:0]$515
  1037/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\sv2v_cast_4_signed[3:0]$514
  1038/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\inp[3:0]$513
  1039/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\sv2v_cast_4_signed[3:0]$512
  1040/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\inp[3:0]$511
  1041/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\sv2v_cast_4_signed[3:0]$510
  1042/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\inp[3:0]$509
  1043/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\sv2v_cast_4_signed[3:0]$508
  1044/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\inp[3:0]$507
  1045/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\sv2v_cast_4_signed[3:0]$506
  1046/1130: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:466$195$\sv2v_autoblock_2\i[31:0]$505
  1047/1130: $0$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$504
  1048/1130: $0$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_i[15:0]$503
  1049/1130: $0$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_to_bin[3:0]$502
  1050/1130: $0$func$\priority_decode$cpu_controller.v:466$194$\decoder_signal[15:0]$501
  1051/1130: $0$func$\priority_decode$cpu_controller.v:466$194$\reg_list[15:0]$500
  1052/1130: $0$func$\priority_decode$cpu_controller.v:466$194$\priority_decode[15:0]$499
  1053/1130: $0$func$\bit_count$cpu_controller.v:461$193$\sum[4:0]$498
  1054/1130: $0$func$\bit_count$cpu_controller.v:461$193$\data_in[15:0]$497
  1055/1130: $0$func$\bit_count$cpu_controller.v:461$193$\bit_count[4:0]$496
  1056/1130: $0$func$\sv2v_cast_32$cpu_controller.v:454$192$\inp[31:0]$495
  1057/1130: $0$func$\sv2v_cast_32$cpu_controller.v:454$192$\sv2v_cast_32[31:0]$494
  1058/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\inp[3:0]$493
  1059/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\sv2v_cast_4_signed[3:0]$492
  1060/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\inp[3:0]$491
  1061/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\sv2v_cast_4_signed[3:0]$490
  1062/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\inp[3:0]$489
  1063/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\sv2v_cast_4_signed[3:0]$488
  1064/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\inp[3:0]$487
  1065/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\sv2v_cast_4_signed[3:0]$486
  1066/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\inp[3:0]$485
  1067/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\sv2v_cast_4_signed[3:0]$484
  1068/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\inp[3:0]$483
  1069/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\sv2v_cast_4_signed[3:0]$482
  1070/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\inp[3:0]$481
  1071/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\sv2v_cast_4_signed[3:0]$480
  1072/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\inp[3:0]$479
  1073/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\sv2v_cast_4_signed[3:0]$478
  1074/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\inp[3:0]$477
  1075/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\sv2v_cast_4_signed[3:0]$476
  1076/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\inp[3:0]$475
  1077/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\sv2v_cast_4_signed[3:0]$474
  1078/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\inp[3:0]$473
  1079/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\sv2v_cast_4_signed[3:0]$472
  1080/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\inp[3:0]$471
  1081/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\sv2v_cast_4_signed[3:0]$470
  1082/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\inp[3:0]$469
  1083/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\sv2v_cast_4_signed[3:0]$468
  1084/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\inp[3:0]$467
  1085/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\sv2v_cast_4_signed[3:0]$466
  1086/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\inp[3:0]$465
  1087/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\sv2v_cast_4_signed[3:0]$464
  1088/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\inp[3:0]$463
  1089/1130: $0$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\sv2v_cast_4_signed[3:0]$462
  1090/1130: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:449$159$\sv2v_autoblock_2\i[31:0]$461
  1091/1130: $0$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$460
  1092/1130: $0$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_i[15:0]$459
  1093/1130: $0$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_to_bin[3:0]$458
  1094/1130: $0$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$457
  1095/1130: $0$func$\priority_decode$cpu_controller.v:449$158$\reg_list[15:0]$456
  1096/1130: $0$func$\priority_decode$cpu_controller.v:449$158$\priority_decode[15:0]$455
  1097/1130: $0$func$\sv2v_cast_32$cpu_controller.v:443$157$\inp[31:0]$454
  1098/1130: $0$func$\sv2v_cast_32$cpu_controller.v:443$157$\sv2v_cast_32[31:0]$453
  1099/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:442$140$\sv2v_autoblock_1\i[31:0]$452
  1100/1130: $0$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$451
  1101/1130: $0$func$\bit_count$cpu_controller.v:442$140$\data_in[15:0]$450
  1102/1130: $0$func$\bit_count$cpu_controller.v:442$140$\bit_count[4:0]$449
  1103/1130: $0$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:441$123$\sv2v_autoblock_1\i[31:0]$448
  1104/1130: $0$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$447
  1105/1130: $0$func$\bit_count$cpu_controller.v:441$123$\data_in[15:0]$446
  1106/1130: $0$func$\bit_count$cpu_controller.v:441$123$\bit_count[4:0]$445
  1107/1130: $0$func$\sv2v_cast_16$cpu_controller.v:440$122$\inp[15:0]$444
  1108/1130: $0$func$\sv2v_cast_16$cpu_controller.v:440$122$\sv2v_cast_16[15:0]$443
  1109/1130: $0\new_sp_offset[4:0]
  1110/1130: $0\reg_list_from_instruction[15:0]
  1111/1130: $0\reverse_order_hold_counter[0:0]
  1112/1130: $0\reg_file_addr_2_source_o[0:0]
  1113/1130: $0\next_pop_stall_counter[1:0]
  1114/1130: $0\reg_file_addr_o[3:0]
  1115/1130: $0\reg_dest_addr_source_o[0:0]
  1116/1130: $0\pipeline_ctrl_signal_o[0:0]
  1117/1130: $0\reg_write_en_o[0:0]
  1118/1130: $0\next_branch_link[0:0]
  1119/1130: $0\reg_file_data_source_o[0:0]
  1120/1130: $0\accumulator_imm_o[31:0]
  1121/1130: $0\branch_from_wb_o[0:0]
  1122/1130: $0\reg_2_reg_3_select_sig_o[0:0]
  1123/1130: $0\update_flag_o[0:0]
  1124/1130: $0\alu_control_signal_o[4:0]
  1125/1130: $0\alu_input_2_select_o[2:0]
  1126/1130: $0\alu_input_1_select_o[2:0]
  1127/1130: $0\mem_read_en_o[0:0]
  1128/1130: $0\mem_write_en_o[0:0]
  1129/1130: $0\data_processing_code_internal[3:0]
  1130/1130: $0\shift_code_internal[4:0]
Creating decoders for process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
     1/7: $0\stored_write_data[31:0]
     2/7: $0\stored_read_3_addr[3:0]
     3/7: $0\stored_read_2_addr[3:0]
     4/7: $0\stored_read_1_addr[3:0]
     5/7: $0\stored_write_addr[3:0]
     6/7: $0\stored_write_en[0:0]
     7/7: $0\program_counter_o[31:0]
Creating decoders for process `\clocked_reg_file.$proc$clocked_reg_file.v:38$114'.
     1/6: $1\reg_data_3_o[31:0]
     2/6: $1\reg_data_2_o[31:0]
     3/6: $1\reg_data_1_o[31:0]
     4/6: $0\reg_data_3_o[31:0]
     5/6: $0\reg_data_2_o[31:0]
     6/6: $0\reg_data_1_o[31:0]

24.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\reg_addr_decoder.\reg_dest_addr_o' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.\reg_addr_1_o' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.\reg_addr_2_o' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.\reg_addr_3_o' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:77$2068$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:78$2069$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:81$2070$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:82$2071$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:83$2072$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:86$2073$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:87$2074$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:89$2075$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:90$2076$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:92$2077$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:93$2078$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:100$2079$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:102$2080$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:103$2081$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:103$2081$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:104$2082$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:104$2082$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:130$2083$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:130$2083$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:134$2084$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:134$2084$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:138$2085$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:138$2085$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:147$2086$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:148$2087$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:158$2088$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:158$2088$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:159$2089$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:159$2089$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:160$2090$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:160$2090$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:161$2091$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:161$2091$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:164$2092$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:164$2092$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:166$2093$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:167$2094$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:171$2095$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:171$2095$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:175$2096$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:175$2096$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:177$2097$\sv2v_cast_4' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\reg_addr_decoder.$func$\sv2v_cast_4$reg_addr_decoder.v:177$2097$\inp' from process `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
No latch inferred for signal `\imm_gen.\S' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.\immediate_value_o' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:67$1960$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.\op' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.\J_1' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.\J_2' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.\stored_immediate' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.\current_immediate' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:66$1959$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:66$1959$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:67$1960$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:68$1961$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:68$1961$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:76$1962$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:76$1962$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:77$1963$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:77$1963$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:78$1964$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:78$1964$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:79$1965$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:79$1965$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:80$1966$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:80$1966$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:81$1967$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:81$1967$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:84$1968$\sv2v_cast_32' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32$imm_gen.v:84$1968$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32_signed$imm_gen.v:87$1969$\sv2v_cast_32_signed' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32_signed$imm_gen.v:87$1969$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32_signed$imm_gen.v:88$1970$\sv2v_cast_32_signed' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32_signed$imm_gen.v:88$1970$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32_signed$imm_gen.v:91$1971$\sv2v_cast_32_signed' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\imm_gen.$func$\sv2v_cast_32_signed$imm_gen.v:91$1971$\inp' from process `\imm_gen.$proc$imm_gen.v:55$1972'.
No latch inferred for signal `\hazard_detector.\stall_pipeline_o' from process `\hazard_detector.$proc$hazard_detector.v:18$1954'.
No latch inferred for signal `\hazard_detector.\hazard_detector_invaidate_o' from process `\hazard_detector.$proc$hazard_detector.v:18$1954'.
No latch inferred for signal `\decode_block.\pipeline_ctrl_sig_o' from process `\decode_block.$proc$decode_block.v:99$1939'.
No latch inferred for signal `\decode_block.\final_reg_2_addr_internal' from process `\decode_block.$proc$decode_block.v:99$1939'.
No latch inferred for signal `\decode_block.\final_reg_dest_addr_internal' from process `\decode_block.$proc$decode_block.v:99$1939'.
No latch inferred for signal `\decode_block.\branch_from_wb_to_reg' from process `\decode_block.$proc$decode_block.v:99$1939'.
No latch inferred for signal `\cpu_controller.\mem_write_en_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\mem_read_en_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\alu_input_1_select_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\alu_input_2_select_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\alu_control_signal_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\update_flag_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reg_2_reg_3_select_sig_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\branch_from_wb_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\accumulator_imm_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reg_file_data_source_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\next_branch_link' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\shift_code_internal' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reg_write_en_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\data_processing_code_internal' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\pipeline_ctrl_signal_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reg_dest_addr_source_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reg_file_addr_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\next_pop_stall_counter' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reg_file_addr_2_source_o' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reverse_order_hold_counter' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\reg_list_from_instruction' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.\new_sp_offset' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:440$122$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:440$122$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:441$123$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:441$123$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:441$123$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:442$140$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:442$140$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:442$140$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:443$157$\sv2v_cast_32' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:443$157$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:449$158$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:449$158$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:449$159$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$176$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$177$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$178$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$179$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$180$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$181$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$182$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$183$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$184$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$185$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$186$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$187$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$188$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$189$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$190$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$191$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:454$192$\sv2v_cast_32' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:454$192$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:461$193$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:461$193$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:461$193$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:466$194$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:466$194$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:466$194$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:466$195$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$212$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$213$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$214$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$215$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$216$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$217$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$218$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$219$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$220$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$221$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$222$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$223$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$224$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$225$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$226$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$227$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:481$228$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:481$228$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:481$229$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:481$229$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:481$229$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:496$262$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:496$262$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:497$263$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:497$263$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:497$263$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:506$280$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:506$280$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:506$281$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$298$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$299$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$300$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$301$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$302$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$303$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$304$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$305$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$306$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$307$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$308$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$309$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$310$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$311$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$312$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$313$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:510$314$\sv2v_cast_4' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:510$314$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:517$315$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:517$315$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:518$316$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:518$316$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:518$317$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:518$317$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:518$317$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:519$334$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:519$334$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:519$334$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:520$351$\sv2v_cast_32' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:520$351$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:524$352$\reverse_priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:524$352$\data_i' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:524$352$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:524$353$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$370$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$371$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$372$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$373$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$374$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$375$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$376$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$377$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$378$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$379$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$380$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$381$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$382$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$383$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$384$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$385$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:528$386$\sv2v_cast_4' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:528$386$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:530$387$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:530$387$\inp' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:530$388$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:530$388$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:530$388$\sum' from process `\cpu_controller.$proc$cpu_controller.v:260$442'.
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:441$123$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$16838
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:442$140$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$16913
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:449$159$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17012
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:466$195$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17111
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:481$229$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17242
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:461$193$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17317
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:497$263$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17374
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:506$281$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17449
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:518$317$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17506
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:519$334$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17563
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:524$353$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17638
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_1.v:530$388$\sv2v_autoblock_1\i' from process `\cpu_controller.$proc$cpu_controller.v:260$442': $auto$proc_dlatch.cc:409:proc_dlatch$17711
No latch inferred for signal `\clocked_reg_file.\reg_data_1_o' from process `\clocked_reg_file.$proc$clocked_reg_file.v:38$114'.
No latch inferred for signal `\clocked_reg_file.\reg_data_2_o' from process `\clocked_reg_file.$proc$clocked_reg_file.v:38$114'.
No latch inferred for signal `\clocked_reg_file.\reg_data_3_o' from process `\clocked_reg_file.$proc$clocked_reg_file.v:38$114'.

24.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\reg_ram.\reg_data_1_o' using process `\reg_ram.$proc$reg_ram.v:30$2259'.
  created $dff cell `$procdff$17712' with positive edge clock.
Creating register for signal `\reg_ram.\reg_data_2_o' using process `\reg_ram.$proc$reg_ram.v:30$2259'.
  created $dff cell `$procdff$17713' with positive edge clock.
Creating register for signal `\reg_ram.\reg_data_3_o' using process `\reg_ram.$proc$reg_ram.v:30$2259'.
  created $dff cell `$procdff$17714' with positive edge clock.
Creating register for signal `\reg_ram.$memwr$\ram$reg_ram.v:29$2254_ADDR' using process `\reg_ram.$proc$reg_ram.v:27$2255'.
  created $dff cell `$procdff$17715' with positive edge clock.
Creating register for signal `\reg_ram.$memwr$\ram$reg_ram.v:29$2254_DATA' using process `\reg_ram.$proc$reg_ram.v:27$2255'.
  created $dff cell `$procdff$17716' with positive edge clock.
Creating register for signal `\reg_ram.$memwr$\ram$reg_ram.v:29$2254_EN' using process `\reg_ram.$proc$reg_ram.v:27$2255'.
  created $dff cell `$procdff$17717' with positive edge clock.
Creating register for signal `\imm_gen.\stored_instruction' using process `\imm_gen.$proc$imm_gen.v:95$2039'.
  created $dff cell `$procdff$17718' with positive edge clock.
Creating register for signal `\decode_execution_register.\is_valid_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17719' with positive edge clock.
Creating register for signal `\decode_execution_register.\program_counter_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17720' with positive edge clock.
Creating register for signal `\decode_execution_register.\instruction_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17721' with positive edge clock.
Creating register for signal `\decode_execution_register.\mem_write_en_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17722' with positive edge clock.
Creating register for signal `\decode_execution_register.\reg_file_write_en_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17723' with positive edge clock.
Creating register for signal `\decode_execution_register.\reg_file_input_ctrl_sig_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17724' with positive edge clock.
Creating register for signal `\decode_execution_register.\alu_input_1_select_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17725' with positive edge clock.
Creating register for signal `\decode_execution_register.\alu_input_2_select_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17726' with positive edge clock.
Creating register for signal `\decode_execution_register.\alu_control_signal_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17727' with positive edge clock.
Creating register for signal `\decode_execution_register.\update_flag_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17728' with positive edge clock.
Creating register for signal `\decode_execution_register.\reg_2_reg_3_select_sig_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17729' with positive edge clock.
Creating register for signal `\decode_execution_register.\branch_from_wb_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17730' with positive edge clock.
Creating register for signal `\decode_execution_register.\accumulator_imm_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17731' with positive edge clock.
Creating register for signal `\decode_execution_register.\reg_1_source_addr_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17732' with positive edge clock.
Creating register for signal `\decode_execution_register.\reg_2_source_addr_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17733' with positive edge clock.
Creating register for signal `\decode_execution_register.\reg_3_source_addr_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17734' with positive edge clock.
Creating register for signal `\decode_execution_register.\reg_dest_addr_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17735' with positive edge clock.
Creating register for signal `\decode_execution_register.\immediate_o' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17736' with positive edge clock.
Creating register for signal `\decode_execution_register.\mem_read_en_internal' using process `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
  created $dff cell `$procdff$17737' with positive edge clock.
Creating register for signal `\cpu_controller.\base_reg_in_list_status_sig' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17738' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:579$407$\priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17739' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:579$407$\reg_list' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17740' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:579$407$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17741' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_to_bin' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17742' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:579$408$\one_hot_i' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17743' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17744' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:579$409$\sv2v_cast_4' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17745' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:579$409$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17746' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_2.v:579$408$\sv2v_autoblock_2\i' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17747' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17748' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$426$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17749' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17750' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$427$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17751' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17752' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$428$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17753' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17754' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$429$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17755' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17756' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$430$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17757' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17758' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$431$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17759' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17760' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$432$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17761' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17762' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$433$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17763' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17764' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$434$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17765' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17766' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$435$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17767' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17768' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$436$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17769' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17770' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$437$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17771' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17772' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$438$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17773' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17774' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$439$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17775' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17776' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$440$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17777' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17778' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:132$441$\inp' using process `\cpu_controller.$proc$cpu_controller.v:575$1733'.
  created $dff cell `$procdff$17779' with positive edge clock.
Creating register for signal `\cpu_controller.\hold_counter' using process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
  created $dff cell `$procdff$17780' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:572$405$\priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
  created $dff cell `$procdff$17781' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:572$405$\reg_list' using process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
  created $dff cell `$procdff$17782' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
  created $dff cell `$procdff$17783' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:574$406$\reverse_priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
  created $dff cell `$procdff$17784' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:574$406$\data_i' using process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
  created $dff cell `$procdff$17785' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:574$406$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:568$1701'.
  created $dff cell `$procdff$17786' with positive edge clock.
Creating register for signal `\cpu_controller.\accumulator' using process `\cpu_controller.$proc$cpu_controller.v:563$1695'.
  created $dff cell `$procdff$17787' with positive edge clock.
Creating register for signal `\cpu_controller.\stored_branch_link' using process `\cpu_controller.$proc$cpu_controller.v:557$1694'.
  created $dff cell `$procdff$17788' with positive edge clock.
Creating register for signal `\cpu_controller.\pop_stall_counter' using process `\cpu_controller.$proc$cpu_controller.v:552$1693'.
  created $dff cell `$procdff$17789' with positive edge clock.
Creating register for signal `\clocked_reg_file.\program_counter_o' using process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
  created $dff cell `$procdff$17790' with positive edge clock.
Creating register for signal `\clocked_reg_file.\stored_write_en' using process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
  created $dff cell `$procdff$17791' with positive edge clock.
Creating register for signal `\clocked_reg_file.\stored_write_addr' using process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
  created $dff cell `$procdff$17792' with positive edge clock.
Creating register for signal `\clocked_reg_file.\stored_read_1_addr' using process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
  created $dff cell `$procdff$17793' with positive edge clock.
Creating register for signal `\clocked_reg_file.\stored_read_2_addr' using process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
  created $dff cell `$procdff$17794' with positive edge clock.
Creating register for signal `\clocked_reg_file.\stored_read_3_addr' using process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
  created $dff cell `$procdff$17795' with positive edge clock.
Creating register for signal `\clocked_reg_file.\stored_write_data' using process `\clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
  created $dff cell `$procdff$17796' with positive edge clock.

24.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `reg_ram.$proc$reg_ram.v:30$2259'.
Found and cleaned up 1 empty switch in `\reg_ram.$proc$reg_ram.v:27$2255'.
Removing empty process `reg_ram.$proc$reg_ram.v:27$2255'.
Found and cleaned up 6 empty switches in `\reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
Removing empty process `reg_addr_decoder.$proc$reg_addr_decoder.v:68$2098'.
Removing empty process `imm_gen.$proc$imm_gen.v:95$2039'.
Found and cleaned up 4 empty switches in `\imm_gen.$proc$imm_gen.v:55$1972'.
Removing empty process `imm_gen.$proc$imm_gen.v:55$1972'.
Found and cleaned up 1 empty switch in `\hazard_detector.$proc$hazard_detector.v:18$1954'.
Removing empty process `hazard_detector.$proc$hazard_detector.v:18$1954'.
Found and cleaned up 2 empty switches in `\decode_execution_register.$proc$decode_execution_register.v:91$1945'.
Removing empty process `decode_execution_register.$proc$decode_execution_register.v:91$1945'.
Found and cleaned up 2 empty switches in `\decode_block.$proc$decode_block.v:99$1939'.
Removing empty process `decode_block.$proc$decode_block.v:99$1939'.
Found and cleaned up 20 empty switches in `\cpu_controller.$proc$cpu_controller.v:575$1733'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:575$1733'.
Found and cleaned up 4 empty switches in `\cpu_controller.$proc$cpu_controller.v:568$1701'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:568$1701'.
Found and cleaned up 1 empty switch in `\cpu_controller.$proc$cpu_controller.v:563$1695'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:563$1695'.
Found and cleaned up 1 empty switch in `\cpu_controller.$proc$cpu_controller.v:557$1694'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:557$1694'.
Found and cleaned up 1 empty switch in `\cpu_controller.$proc$cpu_controller.v:552$1693'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:552$1693'.
Found and cleaned up 212 empty switches in `\cpu_controller.$proc$cpu_controller.v:260$442'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:260$442'.
Removing empty process `clocked_reg_file.$proc$clocked_reg_file.v:61$121'.
Found and cleaned up 3 empty switches in `\clocked_reg_file.$proc$clocked_reg_file.v:38$114'.
Removing empty process `clocked_reg_file.$proc$clocked_reg_file.v:38$114'.
Cleaned up 258 empty switches.

24.4. Executing FLATTEN pass (flatten design).
Using template reg_addr_decoder for cells of type reg_addr_decoder.
Using template hazard_detector for cells of type hazard_detector.
Using template cpu_controller for cells of type cpu_controller.
Using template imm_gen for cells of type imm_gen.
Using template clocked_reg_file for cells of type clocked_reg_file.
Using template decode_execution_register for cells of type decode_execution_register.
Using template reg_ram for cells of type reg_ram.
<suppressed ~7 debug messages>
No more expansions possible.
Deleting now unused module reg_ram.
Deleting now unused module reg_addr_decoder.
Deleting now unused module imm_gen.
Deleting now unused module hazard_detector.
Deleting now unused module decode_execution_register.
Deleting now unused module cpu_controller.
Deleting now unused module clocked_reg_file.

24.5. Executing TRIBUF pass.

24.6. Executing DEMINOUT pass (demote inout ports to input or output).

24.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~1049 debug messages>

24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 7619 unused cells and 9949 unused wires.
<suppressed ~7621 debug messages>

24.9. Executing CHECK pass (checking for obvious problems).
checking module decode_block..
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [31]:
    port Q[31] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[31] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [30]:
    port Q[30] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[30] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [29]:
    port Q[29] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[29] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [28]:
    port Q[28] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[28] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [27]:
    port Q[27] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[27] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [26]:
    port Q[26] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[26] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [25]:
    port Q[25] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[25] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [24]:
    port Q[24] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[24] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [23]:
    port Q[23] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[23] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [22]:
    port Q[22] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[22] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [21]:
    port Q[21] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[21] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [20]:
    port Q[20] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[20] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [19]:
    port Q[19] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[19] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [18]:
    port Q[18] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[18] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [17]:
    port Q[17] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[17] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [16]:
    port Q[16] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[16] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [15]:
    port Q[15] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[15] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [14]:
    port Q[14] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[14] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [13]:
    port Q[13] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[13] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [12]:
    port Q[12] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[12] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [11]:
    port Q[11] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[11] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [10]:
    port Q[10] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[10] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [9]:
    port Q[9] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[9] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [8]:
    port Q[8] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[8] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [7]:
    port Q[7] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[7] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [6]:
    port Q[6] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[6] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [5]:
    port Q[5] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[5] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [4]:
    port Q[4] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[4] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [3]:
    port Q[3] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[3] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [2]:
    port Q[2] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[2] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [1]:
    port Q[1] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[1] of cell $techmap\reg_file.$procdff$17790 ($dff)
Warning: multiple conflicting drivers for decode_block.\decode_exe_reg.program_counter_o [0]:
    port Q[0] of cell $techmap\decode_exe_reg.$procdff$17720 ($dff)
    port Q[0] of cell $techmap\reg_file.$procdff$17790 ($dff)
found and reported 32 problems.

24.10. Executing OPT pass (performing simple optimizations).

24.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~2760 debug messages>
Removed a total of 920 cells.

24.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\control_module.$procmux$5020: \control_module.base_reg_in_list_status_sig -> 1'1
      Replacing known input bits on port A of cell $techmap\control_module.$procmux$5018: \control_module.base_reg_in_list_status_sig -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2550.
    dead port 2/2 on $mux $techmap\control_module.$procmux$10687.
    dead port 2/2 on $mux $techmap\control_module.$procmux$10689.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2337.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11247.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11249.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2612.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11289.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11291.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11539.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11541.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$3052.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11563.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11565.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11575.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11577.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11587.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11589.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11599.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11601.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11611.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11613.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11625.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11627.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2280.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2350.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11738.
    dead port 2/2 on $mux $techmap\control_module.$procmux$11757.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12852.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2415.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12863.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12873.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2432.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12884.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12894.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12905.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5137.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5142.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12916.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5147.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12926.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5152.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5157.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12937.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5164.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5166.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5173.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5175.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5182.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5184.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12947.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5191.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5193.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5200.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5202.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5209.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5211.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5218.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5220.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12958.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5227.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5229.
    dead port 1/2 on $mux $techmap\control_module.$procmux$5238.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5240.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12971.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5326.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5328.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12984.
    dead port 2/2 on $mux $techmap\control_module.$procmux$12997.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13011.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5871.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13025.
    dead port 2/2 on $mux $techmap\control_module.$procmux$5879.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6263.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6271.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13039.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6411.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6417.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13053.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6423.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6429.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6435.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6441.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6447.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6455.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13072.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13090.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6521.
    dead port 2/2 on $mux $techmap\control_module.$procmux$6523.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13108.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13126.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13143.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7123.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7132.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7510.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7519.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7673.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7676.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7678.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7680.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7690.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7693.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7695.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7697.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7707.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7710.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7712.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7714.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7724.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13174.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7727.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7729.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7731.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7741.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7744.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7746.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7748.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7758.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7761.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7763.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7765.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7775.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7778.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7780.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7782.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7794.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7797.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7799.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7801.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13205.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13236.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7966.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7968.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7970.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7983.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7985.
    dead port 2/2 on $mux $techmap\control_module.$procmux$7987.
    dead port 1/2 on $mux $techmap\control_module.$procmux$7999.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8001.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8003.
    dead port 1/2 on $mux $techmap\control_module.$procmux$8111.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8113.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8115.
    dead port 1/2 on $mux $techmap\control_module.$procmux$8127.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8129.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8131.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8143.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8145.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8147.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13261.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13286.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2450.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13311.
    dead port 2/2 on $mux $techmap\addr_decoder.$procmux$2466.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8941.
    dead port 2/2 on $mux $techmap\control_module.$procmux$13336.
    dead port 2/2 on $mux $techmap\control_module.$procmux$8943.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9461.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9463.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9474.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9476.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9487.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9489.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9500.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9502.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9591.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9593.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9604.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9606.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9617.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9619.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9840.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9842.
    dead port 2/2 on $mux $techmap\control_module.$procmux$9844.
    dead port 2/2 on $mux $techmap\immediate_generator.$procmux$3732.
    dead port 2/2 on $mux $techmap\immediate_generator.$procmux$3769.
    dead port 2/2 on $mux $techmap\immediate_generator.$procmux$3789.
Removed 177 multiplexer ports.
<suppressed ~214 debug messages>

24.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2547_ANY: { $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [1] }
    New input vector for $reduce_or cell $techmap\immediate_generator.$procmux$4001_ANY: { $techmap\addr_decoder.$procmux$3381_CMP $techmap\immediate_generator.$procmux$4001_CMP [1] }
    New input vector for $reduce_or cell $techmap\immediate_generator.$procmux$3786_ANY: { $techmap\addr_decoder.$procmux$2545_CMP [0] $techmap\addr_decoder.$procmux$2545_CMP [1] $techmap\immediate_generator.$procmux$3786_CMP [2] $techmap\immediate_generator.$procmux$3786_CMP [3] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$3375_ANY: { $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3375_CMP [1] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2549_ANY: { $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2549_CMP [1] $techmap\addr_decoder.$procmux$2549_CMP [2] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2348_ANY: { $techmap\addr_decoder.$procmux$2335_CMP [0] $techmap\addr_decoder.$procmux$2335_CMP [1] $techmap\addr_decoder.$procmux$2335_CMP [2] $techmap\addr_decoder.$procmux$2335_CMP [3] $techmap\addr_decoder.$procmux$2335_CMP [4] $techmap\addr_decoder.$procmux$2335_CMP [5] $techmap\addr_decoder.$procmux$2335_CMP [6] }
    New input vector for $reduce_or cell $techmap\control_module.$procmux$13377_ANY: { $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$3367_ANY: { $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2548_ANY: { $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [1] }
    New input vector for $reduce_or cell $techmap\control_module.$procmux$13255_ANY: { $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\control_module.$procmux$13255_CMP [1] }
    New input vector for $reduce_or cell $techmap\control_module.$procmux$13254_ANY: { $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2347_ANY: { $techmap\addr_decoder.$procmux$2334_CMP [0] $techmap\addr_decoder.$procmux$2334_CMP [1] }
    New input vector for $reduce_or cell $techmap\control_module.$procmux$13384_ANY: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2336_ANY: { $techmap\addr_decoder.$procmux$2336_CMP [0] $techmap\addr_decoder.$procmux$2336_CMP [1] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2545_ANY: { $techmap\addr_decoder.$procmux$2545_CMP [0] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $techmap\addr_decoder.$procmux$2412_ANY: { $techmap\addr_decoder.$procmux$2412_CMP [0] $techmap\addr_decoder.$procmux$2412_CMP [1] }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16710: { $techmap\addr_decoder.$procmux$3368_CMP $auto$opt_reduce.cc:132:opt_mux$17798 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16725: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\control_module.$procmux$13377_CTRL $auto$opt_reduce.cc:132:opt_mux$17800 }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$2411: { $auto$opt_reduce.cc:132:opt_mux$17802 $techmap\addr_decoder.$procmux$2412_CTRL }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$3387: { $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17806 $auto$opt_reduce.cc:132:opt_mux$17804 $techmap\control_module.$procmux$13384_CTRL }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$11733: { $auto$opt_reduce.cc:132:opt_mux$17810 $auto$opt_reduce.cc:132:opt_mux$17808 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$11747: { $techmap\addr_decoder.$procmux$2335_CMP [0] $techmap\control_module.$procmux$11754_CMP $techmap\control_module.$procmux$11753_CMP $techmap\control_module.$procmux$11752_CMP $techmap\control_module.$procmux$11751_CMP $techmap\control_module.$procmux$11750_CMP $techmap\control_module.$procmux$11749_CMP $auto$opt_reduce.cc:132:opt_mux$17812 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16740: { $techmap\addr_decoder.$procmux$3368_CMP $techmap\control_module.$procmux$13377_CTRL $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $auto$opt_reduce.cc:132:opt_mux$17814 }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$2333: { $techmap\addr_decoder.$procmux$2348_CTRL $auto$opt_reduce.cc:132:opt_mux$17816 }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$2445: { $techmap\addr_decoder.$procmux$2430_CMP $auto$opt_reduce.cc:132:opt_mux$17818 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13398: { $auto$opt_reduce.cc:132:opt_mux$17822 $techmap\addr_decoder.$procmux$2416_CMP $auto$opt_reduce.cc:132:opt_mux$17820 }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$2606: { $auto$opt_reduce.cc:132:opt_mux$17826 $auto$opt_reduce.cc:132:opt_mux$17824 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16606: { $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17828 }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$2544: { $auto$opt_reduce.cc:132:opt_mux$17832 $auto$opt_reduce.cc:132:opt_mux$17830 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16628: { $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\control_module.$procmux$13342_CMP $auto$opt_reduce.cc:132:opt_mux$17834 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13068: $auto$opt_reduce.cc:132:opt_mux$17836
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13087: $auto$opt_reduce.cc:132:opt_mux$17838
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13157: { $techmap\control_module.$procmux$13172_CMP $techmap\control_module.$procmux$13171_CMP $techmap\control_module.$procmux$13170_CMP $techmap\control_module.$procmux$13169_CMP $techmap\control_module.$procmux$13168_CMP $techmap\control_module.$procmux$13167_CMP $techmap\control_module.$procmux$13166_CMP $auto$opt_reduce.cc:132:opt_mux$17842 $auto$opt_reduce.cc:132:opt_mux$17840 $techmap\control_module.$procmux$13162_CMP $techmap\control_module.$procmux$13161_CMP $techmap\control_module.$procmux$13160_CMP $techmap\control_module.$procmux$13159_CMP $techmap\addr_decoder.$eq$reg_addr_decoder.v:99$2241_Y }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16643: { $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\control_module.$procmux$13342_CMP $auto$opt_reduce.cc:132:opt_mux$17844 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13383: { $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $auto$opt_reduce.cc:132:opt_mux$17848 $auto$opt_reduce.cc:132:opt_mux$17846 $techmap\control_module.$procmux$13384_CTRL }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16576: { $techmap\control_module.$procmux$13342_CMP $auto$opt_reduce.cc:132:opt_mux$17850 }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$2346: { $techmap\addr_decoder.$procmux$2348_CTRL $auto$opt_reduce.cc:132:opt_mux$17852 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13188: { $auto$opt_reduce.cc:132:opt_mux$17856 $auto$opt_reduce.cc:132:opt_mux$17854 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16658: { $auto$opt_reduce.cc:132:opt_mux$17858 $techmap\control_module.$procmux$13384_CTRL }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13219: { $techmap\control_module.$procmux$13164_CMP $auto$opt_reduce.cc:132:opt_mux$17860 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13251: { $auto$opt_reduce.cc:132:opt_mux$17864 $auto$opt_reduce.cc:132:opt_mux$17862 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16673: { $auto$opt_reduce.cc:132:opt_mux$17868 $techmap\addr_decoder.$procmux$2338_CMP $techmap\control_module.$procmux$13342_CMP $auto$opt_reduce.cc:132:opt_mux$17866 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13276: { $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\control_module.$procmux$13259_CMP $techmap\control_module.$procmux$13258_CMP $auto$opt_reduce.cc:132:opt_mux$17872 $auto$opt_reduce.cc:132:opt_mux$17870 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13301: { $auto$opt_reduce.cc:132:opt_mux$17874 $techmap\addr_decoder.$procmux$2608_CMP }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13326: { $techmap\addr_decoder.$procmux$2546_CMP $auto$opt_reduce.cc:132:opt_mux$17876 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13338: { $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\control_module.$procmux$13377_CTRL $auto$opt_reduce.cc:132:opt_mux$17880 $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\control_module.$procmux$13342_CMP $auto$opt_reduce.cc:132:opt_mux$17878 $techmap\control_module.$procmux$13384_CTRL }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16695: { $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17882 }
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$3374: { $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $auto$opt_reduce.cc:132:opt_mux$17888 $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17886 $auto$opt_reduce.cc:132:opt_mux$17884 $techmap\addr_decoder.$procmux$3375_CTRL }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13353: { $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17890 $techmap\control_module.$procmux$13384_CTRL }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16591: { $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $auto$opt_reduce.cc:132:opt_mux$17892 }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16572: { $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17894 }
    New ctrl vector for $pmux cell $techmap\immediate_generator.$procmux$3996: { $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\immediate_generator.$procmux$4004_CMP $techmap\immediate_generator.$procmux$4003_CMP $auto$opt_reduce.cc:132:opt_mux$17896 $techmap\addr_decoder.$procmux$2338_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$13384_CTRL }
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$13368: { $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2416_CMP $auto$opt_reduce.cc:132:opt_mux$17902 $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17900 $auto$opt_reduce.cc:132:opt_mux$17898 $techmap\control_module.$procmux$13384_CTRL }
    Consolidated identical input bits for $mux cell $techmap\reg_file.register_file_internal.$procmux$2267:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258
      New ports: A=1'0, B=1'1, Y=$techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0]
      New connections: $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [31:1] = { $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] $techmap\reg_file.register_file_internal.$0$memwr$\ram$reg_ram.v:29$2254_EN[31:0]$2258 [0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17797: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17799: { $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17805: { $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\addr_decoder.$procmux$2467_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17811: { $techmap\addr_decoder.$procmux$2334_CMP [0] $techmap\control_module.$procmux$11736_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17813: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17815: { $techmap\addr_decoder.$procmux$2334_CMP [0] $techmap\addr_decoder.$procmux$2334_CMP [1] $techmap\addr_decoder.$procmux$2336_CMP [0] $techmap\addr_decoder.$procmux$2336_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17817: { $techmap\addr_decoder.$procmux$2414_CMP $techmap\addr_decoder.$procmux$2413_CMP $techmap\addr_decoder.$procmux$2412_CMP [0] $techmap\addr_decoder.$procmux$2412_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17819: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17823: { $techmap\addr_decoder.$procmux$2608_CMP $techmap\addr_decoder.$procmux$2545_CMP [0] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17825: { $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2549_CMP [1] $techmap\addr_decoder.$procmux$2549_CMP [2] $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17827: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17829: { $techmap\addr_decoder.$procmux$2546_CMP $techmap\addr_decoder.$procmux$2545_CMP [0] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17831: { $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2549_CMP [1] $techmap\addr_decoder.$procmux$2549_CMP [2] $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17833: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17843: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17845: { $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17849: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17851: { $techmap\addr_decoder.$procmux$2334_CMP [0] $techmap\addr_decoder.$procmux$2334_CMP [1] $techmap\addr_decoder.$procmux$2336_CMP [0] $techmap\addr_decoder.$procmux$2336_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17853: { $techmap\addr_decoder.$eq$reg_addr_decoder.v:99$2241_Y $techmap\control_module.$procmux$13173_CMP $techmap\control_module.$procmux$13172_CMP $techmap\control_module.$procmux$13171_CMP $techmap\control_module.$procmux$13170_CMP $techmap\control_module.$procmux$13169_CMP $techmap\control_module.$procmux$13168_CMP $techmap\control_module.$procmux$13167_CMP $techmap\control_module.$procmux$13166_CMP $techmap\control_module.$procmux$13164_CMP $techmap\control_module.$procmux$13161_CMP $techmap\control_module.$procmux$13160_CMP $techmap\control_module.$procmux$13159_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17857: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17859: { $techmap\addr_decoder.$eq$reg_addr_decoder.v:99$2241_Y $techmap\control_module.$procmux$13173_CMP $techmap\control_module.$procmux$13172_CMP $techmap\control_module.$procmux$13171_CMP $techmap\control_module.$procmux$13170_CMP $techmap\control_module.$procmux$13169_CMP $techmap\control_module.$procmux$13168_CMP $techmap\control_module.$procmux$13167_CMP $techmap\control_module.$procmux$13166_CMP $techmap\control_module.$procmux$13165_CMP $techmap\control_module.$procmux$13163_CMP $techmap\control_module.$procmux$13162_CMP $techmap\control_module.$procmux$13161_CMP $techmap\control_module.$procmux$13160_CMP $techmap\control_module.$procmux$13159_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17861: { $techmap\addr_decoder.$procmux$2608_CMP $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2546_CMP $techmap\control_module.$procmux$13259_CMP $techmap\control_module.$procmux$13258_CMP $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\control_module.$procmux$13255_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17865: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17867: { $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17869: { $techmap\addr_decoder.$procmux$2608_CMP $techmap\addr_decoder.$procmux$2548_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17871: { $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2546_CMP $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\control_module.$procmux$13255_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17873: { $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [1] $techmap\addr_decoder.$procmux$2546_CMP $techmap\control_module.$procmux$13259_CMP $techmap\control_module.$procmux$13258_CMP $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\control_module.$procmux$13255_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17875: { $techmap\addr_decoder.$procmux$2608_CMP $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [1] $techmap\control_module.$procmux$13259_CMP $techmap\control_module.$procmux$13258_CMP $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\control_module.$procmux$13255_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2545_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17881: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17885: { $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17889: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17891: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17895: { $techmap\addr_decoder.$procmux$3376_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\immediate_generator.$procmux$4001_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17897: { $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17901: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17797: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17799: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17805: { $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17813: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17815: { $techmap\addr_decoder.$procmux$2336_CMP [0] $techmap\addr_decoder.$procmux$2336_CMP [1] $techmap\addr_decoder.$procmux$2334_CMP [0] $techmap\addr_decoder.$procmux$2334_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17819: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17827: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17833: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17843: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17845: { $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17849: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17851: { $techmap\addr_decoder.$procmux$2336_CMP [0] $techmap\addr_decoder.$procmux$2336_CMP [1] $techmap\addr_decoder.$procmux$2334_CMP [0] $techmap\addr_decoder.$procmux$2334_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17857: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2338_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17861: { $techmap\addr_decoder.$procmux$2608_CMP $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2546_CMP $techmap\addr_decoder.$procmux$2545_CMP [1] $techmap\control_module.$procmux$13259_CMP $techmap\control_module.$procmux$13258_CMP $techmap\control_module.$procmux$13255_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17865: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17871: { $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\addr_decoder.$procmux$2546_CMP $techmap\control_module.$procmux$13255_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17873: { $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2546_CMP $techmap\addr_decoder.$procmux$2545_CMP [1] $techmap\control_module.$procmux$13259_CMP $techmap\control_module.$procmux$13258_CMP $techmap\control_module.$procmux$13255_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17875: { $techmap\addr_decoder.$procmux$2608_CMP $techmap\addr_decoder.$procmux$2549_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [0] $techmap\addr_decoder.$procmux$2548_CMP [1] $techmap\addr_decoder.$procmux$2547_CMP [0] $techmap\addr_decoder.$procmux$2547_CMP [1] $techmap\addr_decoder.$procmux$2545_CMP [1] $techmap\control_module.$procmux$13259_CMP $techmap\control_module.$procmux$13258_CMP $techmap\control_module.$procmux$13255_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17881: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17889: { $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3375_CMP [0] $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17891: { $techmap\addr_decoder.$procmux$3388_CMP [0] $techmap\addr_decoder.$procmux$3388_CMP [1] $techmap\addr_decoder.$procmux$3388_CMP [2] $techmap\addr_decoder.$procmux$3382_CMP $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3380_CMP $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $techmap\addr_decoder.$procmux$2281_CMP [0] $techmap\addr_decoder.$procmux$2281_CMP [1] $techmap\addr_decoder.$procmux$2281_CMP [2] $techmap\control_module.$procmux$13342_CMP $techmap\control_module.$procmux$13341_CMP $techmap\control_module.$procmux$13340_CMP $techmap\control_module.$procmux$12972_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$17895: { $techmap\addr_decoder.$procmux$3381_CMP $techmap\addr_decoder.$procmux$3376_CMP $techmap\immediate_generator.$procmux$4001_CMP [1] }
  Optimizing cells in module \decode_block.
Performed a total of 111 changes.

24.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~258 debug messages>
Removed a total of 86 cells.

24.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

24.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 5 unused cells and 1046 unused wires.
<suppressed ~6 debug messages>

24.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.10.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~191 debug messages>

24.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
    New ctrl vector for $pmux cell $techmap\control_module.$procmux$16643: { $techmap\addr_decoder.$procmux$2338_CMP $auto$opt_reduce.cc:132:opt_mux$17904 $auto$opt_reduce.cc:132:opt_mux$17834 }
  Optimizing cells in module \decode_block.
Performed a total of 1 changes.

24.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

24.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

24.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

24.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.10.16. Rerunning OPT passes. (Maybe there is more to do..)

24.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~191 debug messages>

24.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
Performed a total of 0 changes.

24.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

24.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

24.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

24.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.10.23. Rerunning OPT passes. (Maybe there is more to do..)

24.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~191 debug messages>

24.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
Performed a total of 0 changes.

24.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

24.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.10.30. Finished OPT passes. (There is nothing left to do.)

24.11. Executing WREDUCE pass (reducing word size of cells).
Removed cell decode_block.$techmap\addr_decoder.$procmux$3722 ($mux).
Removed top 1 bits (of 5) from port B of cell decode_block.$techmap\addr_decoder.$procmux$3382_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\addr_decoder.$procmux$3368_CMP0 ($eq).
Removed cell decode_block.$techmap\addr_decoder.$procmux$3050 ($mux).
Removed top 1 bits (of 4) from mux cell decode_block.$techmap\addr_decoder.$procmux$2606 ($pmux).
Removed top 1 bits (of 5) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2549_CMP2 ($eq).
Removed top 2 bits (of 5) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2549_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2548_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2548_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2547_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2547_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell decode_block.$techmap\addr_decoder.$procmux$2544 ($pmux).
Removed top 1 bits (of 6) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2467_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell decode_block.$techmap\addr_decoder.$procmux$2464 ($mux).
Removed top 1 bits (of 3) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2430_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2416_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2336_CMP1 ($eq).
Removed top 2 bits (of 7) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2335_CMP3 ($eq).
Removed top 2 bits (of 7) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2335_CMP2 ($eq).
Removed top 2 bits (of 7) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2335_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2335_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2334_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2281_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\addr_decoder.$procmux$2281_CMP0 ($eq).
Removed cell decode_block.$techmap\addr_decoder.$procmux$2278 ($mux).
Removed top 1 bits (of 3) from mux cell decode_block.$techmap\control_module.$procmux$13326 ($pmux).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$13276 ($pmux).
Removed top 2 bits (of 3) from port B of cell decode_block.$techmap\control_module.$procmux$13259_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell decode_block.$techmap\control_module.$procmux$13258_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell decode_block.$techmap\control_module.$procmux$13251 ($pmux).
Removed top 1 bits (of 3) from mux cell decode_block.$techmap\control_module.$procmux$13219 ($pmux).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$13172_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$13171_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$13170_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$13169_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$13168_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$13167_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$13166_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$13087 ($mux).
Removed top 1 bits (of 16) from mux cell decode_block.$techmap\control_module.$procmux$12849 ($pmux).
Removed top 2 bits (of 6) from port B of cell decode_block.$techmap\control_module.$procmux$11754_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell decode_block.$techmap\control_module.$procmux$11753_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell decode_block.$techmap\control_module.$procmux$11752_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell decode_block.$techmap\control_module.$procmux$11736_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell decode_block.$techmap\control_module.$procmux$11733 ($pmux).
Removed cell decode_block.$techmap\control_module.$procmux$11725 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11723 ($mux).
Removed top 4 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$11721 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11711 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11709 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11697 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11695 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11683 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11681 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11669 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11667 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11655 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11653 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11641 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11639 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11553 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11551 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11527 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$11525 ($mux).
Removed top 4 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$11511 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10675 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10673 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10671 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10609 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10607 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10605 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10558 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10556 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10554 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10507 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10505 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10503 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10456 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10454 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10452 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10405 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10403 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10401 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10354 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10352 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10350 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10303 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10301 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10299 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10252 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10250 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10248 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10201 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10199 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10197 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10150 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10148 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10146 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10099 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10097 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10095 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10048 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10046 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$10044 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9997 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9995 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9993 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9946 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9944 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9942 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9895 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9893 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$9891 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8939 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8930 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8928 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8867 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8865 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8819 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8817 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8815 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8771 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8769 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8767 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8723 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8721 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8719 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8675 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8673 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8671 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8627 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8625 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8623 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8579 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8577 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8575 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8531 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8529 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8527 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8483 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8481 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8479 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8435 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8433 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8431 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8387 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8385 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8383 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8339 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8337 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8335 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8291 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8289 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8287 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8243 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8241 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8239 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8195 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8193 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$8191 ($mux).
Removed top 25 bits (of 32) from mux cell decode_block.$techmap\control_module.$procmux$8108 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7953 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7951 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7949 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7946 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7934 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7932 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7930 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7927 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7915 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7913 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7911 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7908 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7896 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7894 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7892 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7889 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7877 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7875 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7873 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7870 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7858 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7856 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7854 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7851 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7839 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7837 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7835 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7832 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7820 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7818 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7816 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7813 ($mux).
Removed top 1 bits (of 2) from port B of cell decode_block.$techmap\control_module.$procmux$7674_CMP0 ($eq).
Removed cell decode_block.$techmap\control_module.$procmux$7114 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7112 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7063 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7027 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$7025 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6991 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6989 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6955 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6953 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6919 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6917 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6883 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6881 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6847 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6845 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6811 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6809 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6775 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6773 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6739 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6737 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6703 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6701 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6667 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6665 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6631 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6629 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6595 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6593 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6559 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6557 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6511 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6503 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6495 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6487 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6479 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6471 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6463 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$6405 ($mux).
Removed top 4 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6397 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5863 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5861 ($mux).
Removed top 1 bits (of 2) from port B of cell decode_block.$techmap\control_module.$procmux$5859_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell decode_block.$techmap\control_module.$procmux$5858_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$5857_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell decode_block.$techmap\control_module.$procmux$5856_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell decode_block.$techmap\control_module.$procmux$5855_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell decode_block.$techmap\control_module.$procmux$5854_CMP0 ($eq).
Removed top 8 bits (of 16) from mux cell decode_block.$techmap\control_module.$procmux$5852 ($pmux).
Removed top 7 bits (of 8) from port B of cell decode_block.$techmap\control_module.$procmux$5853_CMP0 ($eq).
Removed cell decode_block.$techmap\control_module.$procmux$5823 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5821 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5790 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5788 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5757 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5755 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5724 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5722 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5691 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5689 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5658 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5656 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5625 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5623 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5592 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5590 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5559 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5557 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5526 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5524 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5493 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5491 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5460 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5458 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5427 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5425 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5394 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5392 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5361 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5359 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5317 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5315 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5306 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5304 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5295 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5293 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5284 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5282 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5273 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5271 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5262 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5260 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5251 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5249 ($mux).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$5145 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5063 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5060 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5039 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$5036 ($mux).
Removed top 1 bits (of 2) from port B of cell decode_block.$techmap\control_module.$procmux$5033_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell decode_block.$techmap\control_module.$procmux$5032_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$procmux$5031_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell decode_block.$techmap\control_module.$procmux$5030_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell decode_block.$techmap\control_module.$procmux$5029_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell decode_block.$techmap\control_module.$procmux$5028_CMP0 ($eq).
Removed top 8 bits (of 16) from mux cell decode_block.$techmap\control_module.$procmux$5026 ($pmux).
Removed top 7 bits (of 8) from port B of cell decode_block.$techmap\control_module.$procmux$5027_CMP0 ($eq).
Removed cell decode_block.$techmap\control_module.$procmux$4646 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4643 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4604 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4601 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4577 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4574 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4550 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4547 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4523 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4520 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4496 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4493 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4469 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4466 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4442 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4439 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4415 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4412 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4388 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4385 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4361 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4358 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4334 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4331 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4307 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4304 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4280 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4277 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4253 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4250 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4226 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4223 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4199 ($mux).
Removed cell decode_block.$techmap\control_module.$procmux$4196 ($mux).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$eq$cpu_controller.v:579$1928 ($eq).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1895 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1891 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1887 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1883 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1879 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1875 ($or).
Removed top 3 bits (of 4) from port A of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1871 ($or).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1871 ($or).
Removed top 3 bits (of 4) from port Y of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1871 ($or).
Removed top 8 bits (of 16) from port A of cell decode_block.$techmap\control_module.$not$cpu_controller.v:574$1731 ($not).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1673 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1673 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1671 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1671 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1669 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1669 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1667 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1667 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1665 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1665 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1663 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1663 ($add).
Removed top 4 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1661 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1661 ($add).
Removed top 30 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1661 ($add).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1624 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1620 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1616 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1612 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1608 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1604 ($or).
Removed top 3 bits (of 4) from port A of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1600 ($or).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1600 ($or).
Removed top 3 bits (of 4) from port Y of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1600 ($or).
Removed top 27 bits (of 32) from port A of cell decode_block.$techmap\control_module.$sub$cpu_controller.v:520$1543 ($sub).
Removed top 25 bits (of 32) from port B of cell decode_block.$techmap\control_module.$sub$cpu_controller.v:520$1543 ($sub).
Removed top 29 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$sub$cpu_controller.v:518$1506 ($sub).
Removed top 2 bits (of 5) from port A of cell decode_block.$techmap\control_module.$sub$cpu_controller.v:518$1506 ($sub).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1489 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1489 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1487 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1487 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1485 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1485 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1483 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1483 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1481 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1481 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1479 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1479 ($add).
Removed top 4 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1477 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1477 ($add).
Removed top 30 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1477 ($add).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1441 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1437 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1433 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1429 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1425 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1421 ($or).
Removed top 3 bits (of 4) from port A of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1417 ($or).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1417 ($or).
Removed top 3 bits (of 4) from port Y of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1417 ($or).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1314 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1314 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1312 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1312 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1310 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1310 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1308 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1308 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1306 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1306 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1304 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1304 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1302 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1302 ($add).
Removed top 4 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1300 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1300 ($add).
Removed top 30 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1300 ($add).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1257 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1253 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1249 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1245 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1241 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1237 ($or).
Removed top 3 bits (of 4) from port A of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1233 ($or).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1233 ($or).
Removed top 3 bits (of 4) from port Y of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1233 ($or).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1177 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1177 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1175 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1175 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1173 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1173 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1171 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1171 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1169 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1169 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1167 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1167 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1165 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1165 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1163 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1163 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1161 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1161 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1159 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1159 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1157 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1157 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1155 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1155 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1153 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1153 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1151 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1151 ($add).
Removed top 4 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1149 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1149 ($add).
Removed top 30 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1149 ($add).
Removed top 8 bits (of 16) from port A of cell decode_block.$techmap\control_module.$and$cpu_controller.v:461$1145 ($and).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1111 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1107 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1103 ($or).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1099 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1095 ($or).
Removed top 2 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1091 ($or).
Removed top 3 bits (of 4) from port A of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1087 ($or).
Removed top 3 bits (of 4) from port B of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1087 ($or).
Removed top 3 bits (of 4) from port Y of cell decode_block.$techmap\control_module.$or$cpu_controller.v:132$1087 ($or).
Removed top 27 bits (of 32) from port A of cell decode_block.$techmap\control_module.$sub$cpu_controller.v:443$1035 ($sub).
Removed top 25 bits (of 32) from port B of cell decode_block.$techmap\control_module.$sub$cpu_controller.v:443$1035 ($sub).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1032 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1032 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1030 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1030 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1028 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1028 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1026 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1026 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1024 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1024 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1022 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1022 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1020 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1020 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1018 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1018 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1016 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1016 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1014 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1014 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1012 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1012 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1010 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1010 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1008 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1008 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1006 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1006 ($add).
Removed top 4 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1004 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1004 ($add).
Removed top 30 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1004 ($add).
Removed top 1 bits (of 16) from port A of cell decode_block.$techmap\control_module.$and$cpu_controller.v:442$1000 ($and).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$996 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$996 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$982 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$982 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$980 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$980 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$978 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$978 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$976 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$976 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$974 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$974 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$972 ($add).
Removed top 27 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$972 ($add).
Removed top 4 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$970 ($add).
Removed top 31 bits (of 32) from port B of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$970 ($add).
Removed top 30 bits (of 32) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$970 ($add).
Removed top 1 bits (of 4) from port B of cell decode_block.$techmap\immediate_generator.$procmux$4004_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell decode_block.$techmap\immediate_generator.$procmux$3785 ($pmux).
Removed cell decode_block.$techmap\immediate_generator.$procmux$3767 ($mux).
Removed cell decode_block.$techmap\immediate_generator.$procmux$3730 ($mux).
Removed top 30 bits (of 32) from port B of cell decode_block.$techmap\immediate_generator.$sub$imm_gen.v:91$2038 ($sub).
Removed top 22 bits (of 32) from port A of cell decode_block.$techmap\immediate_generator.$add$imm_gen.v:76$2031 ($add).
Removed top 29 bits (of 32) from port B of cell decode_block.$techmap\immediate_generator.$add$imm_gen.v:76$2031 ($add).
Removed top 21 bits (of 32) from port Y of cell decode_block.$techmap\immediate_generator.$add$imm_gen.v:76$2031 ($add).
Removed top 31 bits (of 32) from FF cell decode_block.$techmap\reg_file.register_file_internal.$procdff$17717 ($dff).
Removed top 1 bits (of 4) from FF cell decode_block.$techmap\decode_exe_reg.$procdff$17734 ($dff).
Removed cell decode_block.$techmap\reg_file.register_file_internal.$procmux$2271 ($mux).
Removed cell decode_block.$techmap\reg_file.register_file_internal.$procmux$2269 ($mux).
Removed top 1 bits (of 16) from mux cell decode_block.$techmap\control_module.$procmux$16572 ($pmux).
Removed top 3 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$11707 ($mux).
Removed top 3 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$7925 ($mux).
Removed top 3 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6501 ($mux).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6453 ($mux).
Removed top 3 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$5301 ($mux).
Removed top 1 bits (of 4) from port A of cell decode_block.$techmap\reg_file.$eq$clocked_reg_file.v:46$119 ($eq).
Removed top 2 bits (of 5) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1489 ($add).
Removed top 2 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1489 ($add).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6461 ($mux).
Removed top 2 bits (of 5) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1487 ($add).
Removed top 2 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1487 ($add).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6469 ($mux).
Removed top 2 bits (of 5) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1485 ($add).
Removed top 2 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1485 ($add).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6477 ($mux).
Removed top 2 bits (of 5) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1483 ($add).
Removed top 2 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1483 ($add).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6485 ($mux).
Removed top 2 bits (of 5) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1481 ($add).
Removed top 2 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1481 ($add).
Removed top 2 bits (of 5) from mux cell decode_block.$techmap\control_module.$procmux$6493 ($mux).
Removed top 3 bits (of 5) from port A of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1479 ($add).
Removed top 2 bits (of 5) from port Y of cell decode_block.$techmap\control_module.$add$cpu_controller.v:114$1479 ($add).
Removed top 1 bits (of 4) from wire decode_block.$techmap\addr_decoder.$2\reg_addr_1_o[3:0].
Removed top 1 bits (of 4) from wire decode_block.$techmap\addr_decoder.$2\reg_addr_2_o[3:0].
Removed top 1 bits (of 4) from wire decode_block.$techmap\addr_decoder.$2\reg_dest_addr_o[3:0].
Removed top 1 bits (of 4) from wire decode_block.$techmap\addr_decoder.$3\reg_addr_1_o[3:0].
Removed top 1 bits (of 4) from wire decode_block.$techmap\addr_decoder.$4\reg_addr_2_o[3:0].
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$10$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1490.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$18$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$997.
Removed top 4 bits (of 5) from wire decode_block.$techmap\control_module.$2$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1331.
Removed top 4 bits (of 5) from wire decode_block.$techmap\control_module.$2$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1474.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$2\alu_control_signal_o[4:0].
Removed top 1 bits (of 3) from wire decode_block.$techmap\control_module.$2\alu_input_1_select_o[2:0].
Removed top 1 bits (of 16) from wire decode_block.$techmap\control_module.$2\reg_list_from_instruction[15:0].
Removed top 4 bits (of 5) from wire decode_block.$techmap\control_module.$3$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$967.
Removed top 4 bits (of 5) from wire decode_block.$techmap\control_module.$3$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1001.
Removed top 3 bits (of 5) from wire decode_block.$techmap\control_module.$3$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1476.
Removed top 4 bits (of 5) from wire decode_block.$techmap\control_module.$3$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1658.
Removed top 8 bits (of 16) from wire decode_block.$techmap\control_module.$3$func$\reverse_priority_decode$cpu_controller.v:524$352$\decoder_signal[15:0]$1592.
Removed top 8 bits (of 16) from wire decode_block.$techmap\control_module.$3$func$\reverse_priority_decode$cpu_controller.v:574$406$\decoder_signal[15:0]$1730.
Removed top 1 bits (of 3) from wire decode_block.$techmap\control_module.$3\alu_input_1_select_o[2:0].
Removed top 3 bits (of 5) from wire decode_block.$techmap\control_module.$4$func$\bit_count$cpu_controller.v:441$123$\sum[4:0]$969.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$4$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1478.
Removed top 3 bits (of 5) from wire decode_block.$techmap\control_module.$4$func$\bit_count$cpu_controller.v:530$388$\sum[4:0]$1660.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$4\alu_control_signal_o[4:0].
Removed top 1 bits (of 3) from wire decode_block.$techmap\control_module.$4\alu_input_2_select_o[2:0].
Removed top 4 bits (of 5) from wire decode_block.$techmap\control_module.$5$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1297.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$5$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1480.
Removed top 25 bits (of 32) from wire decode_block.$techmap\control_module.$5\accumulator_imm_o[31:0].
Removed top 3 bits (of 5) from wire decode_block.$techmap\control_module.$6$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1299.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$6$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1482.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$6\alu_control_signal_o[4:0].
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$7$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1484.
Removed top 2 bits (of 5) from wire decode_block.$techmap\control_module.$8$func$\bit_count$cpu_controller.v:518$317$\sum[4:0]$1486.
Removed top 30 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1004_Y.
Removed top 29 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1006_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1008_Y.
Removed top 29 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1010_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1012_Y.
Removed top 29 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1014_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1016_Y.
Removed top 29 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1018_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1020_Y.
Removed top 29 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1022_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1024_Y.
Removed top 29 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1026_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1028_Y.
Removed top 29 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1030_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1032_Y.
Removed top 30 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1149_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1153_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$1169_Y.
Removed top 30 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$970_Y.
Removed top 27 bits (of 32) from wire decode_block.$techmap\control_module.$add$cpu_controller.v:114$972_Y.
Removed top 3 bits (of 4) from wire decode_block.$techmap\control_module.$or$cpu_controller.v:132$1087_Y.
Removed top 30 bits (of 32) from wire decode_block.$techmap\control_module.$sub$cpu_controller.v:443$1035_Y.
Removed top 24 bits (of 32) from wire decode_block.$techmap\immediate_generator.$2\immediate_value_o[31:0].
Removed top 23 bits (of 32) from wire decode_block.$techmap\immediate_generator.$4\immediate_value_o[31:0].
Removed top 24 bits (of 32) from wire decode_block.$techmap\immediate_generator.$add$imm_gen.v:76$2031_Y.
Removed top 1 bits (of 4) from wire decode_block.addr_decoder.reg_addr_3_o.
Removed top 1 bits (of 16) from wire decode_block.control_module.reg_list_from_instruction.
Removed top 1 bits (of 4) from wire decode_block.decode_exe_reg.reg_3_source_addr_i.
Removed top 1 bits (of 4) from wire decode_block.decode_exe_reg.reg_3_source_addr_o.
Removed top 1 bits (of 4) from wire decode_block.reg_addr_3_from_addr_decoder.
Removed top 1 bits (of 4) from wire decode_block.reg_file.read_addr_3_i.
Removed top 1 bits (of 4) from wire decode_block.reg_file.register_file_internal.reg_addr_3_i.

24.12. Executing PEEPOPT pass (run peephole optimizers).

24.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 1 unused cells and 336 unused wires.
<suppressed ~2 debug messages>

24.14. Executing SHARE pass (SAT-based resource sharing).

24.15. Executing TECHMAP pass (map to technology primitives).

24.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

24.15.2. Continuing TECHMAP pass.
Using template $paramod$ed69233d74549f287b72a59633b9a76ab6bcc119\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$3eba2e858a34042a061abc89f0c220ecd30c2a01\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5c2d7617d568809e504489b04c3cf382857f302a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$157b513ca31cf76e38adcf07acb1841cad2cb8bf\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$dc6060208f0369ff43b26b7eee8e43bf61e4b025\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$f697708cd68b7ab769087d4d36092ed6d4550934\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$428611b5d438e29cebfd18261be0c8e5ae5db6e9\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99178ee37477a2c91ee8766f0b4da2ce53d38359\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~1537 debug messages>

24.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~13 debug messages>

24.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 8 unused cells and 177 unused wires.
<suppressed ~9 debug messages>

24.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module decode_block:
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1004 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1006 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1008 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1010 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1012 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1014 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1016 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1018 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1020 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1022 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1024 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1026 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1028 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1030 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1032 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1149 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1151 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1153 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1155 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1157 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1159 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1161 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1163 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1165 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1167 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1169 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1171 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1173 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1175 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1177 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1300 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1302 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1304 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1306 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1308 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1310 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1312 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1314 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1477 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1479 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1481 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1483 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1485 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1487 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1489 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1661 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1663 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1665 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1667 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1669 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1671 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$1673 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$970 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$972 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$974 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$976 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$978 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$980 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$982 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:114$996 ($add).
  creating $macc model for $techmap\control_module.$add$cpu_controller.v:567$1700 ($add).
  creating $macc model for $techmap\control_module.$sub$cpu_controller.v:443$1035 ($sub).
  creating $macc model for $techmap\control_module.$sub$cpu_controller.v:518$1506 ($sub).
  creating $macc model for $techmap\control_module.$sub$cpu_controller.v:520$1543 ($sub).
  creating $macc model for $techmap\immediate_generator.$add$imm_gen.v:76$2031 ($add).
  creating $macc model for $techmap\immediate_generator.$sub$imm_gen.v:91$2038 ($sub).
  creating $alu model for $macc $techmap\immediate_generator.$sub$imm_gen.v:91$2038.
  creating $alu model for $macc $techmap\immediate_generator.$add$imm_gen.v:76$2031.
  creating $alu model for $macc $techmap\control_module.$sub$cpu_controller.v:520$1543.
  creating $alu model for $macc $techmap\control_module.$sub$cpu_controller.v:518$1506.
  creating $alu model for $macc $techmap\control_module.$sub$cpu_controller.v:443$1035.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:567$1700.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$996.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$982.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$980.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$978.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$976.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$974.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$972.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$970.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1673.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1671.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1669.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1667.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1665.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1663.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1661.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1489.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1487.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1485.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1483.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1481.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1479.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1477.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1314.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1312.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1310.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1308.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1306.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1304.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1302.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1300.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1177.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1175.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1173.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1171.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1169.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1167.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1165.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1163.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1161.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1159.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1157.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1155.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1153.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1151.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1149.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1032.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1030.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1028.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1026.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1024.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1022.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1020.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1018.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1016.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1014.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1012.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1010.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1008.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1006.
  creating $alu model for $macc $techmap\control_module.$add$cpu_controller.v:114$1004.
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1004: $auto$alumacc.cc:474:replace_alu$18048
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1006: $auto$alumacc.cc:474:replace_alu$18051
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1008: $auto$alumacc.cc:474:replace_alu$18054
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1010: $auto$alumacc.cc:474:replace_alu$18057
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1012: $auto$alumacc.cc:474:replace_alu$18060
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1014: $auto$alumacc.cc:474:replace_alu$18063
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1016: $auto$alumacc.cc:474:replace_alu$18066
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1018: $auto$alumacc.cc:474:replace_alu$18069
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1020: $auto$alumacc.cc:474:replace_alu$18072
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1022: $auto$alumacc.cc:474:replace_alu$18075
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1024: $auto$alumacc.cc:474:replace_alu$18078
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1026: $auto$alumacc.cc:474:replace_alu$18081
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1028: $auto$alumacc.cc:474:replace_alu$18084
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1030: $auto$alumacc.cc:474:replace_alu$18087
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1032: $auto$alumacc.cc:474:replace_alu$18090
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1149: $auto$alumacc.cc:474:replace_alu$18093
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1151: $auto$alumacc.cc:474:replace_alu$18096
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1153: $auto$alumacc.cc:474:replace_alu$18099
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1155: $auto$alumacc.cc:474:replace_alu$18102
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1157: $auto$alumacc.cc:474:replace_alu$18105
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1159: $auto$alumacc.cc:474:replace_alu$18108
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1161: $auto$alumacc.cc:474:replace_alu$18111
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1163: $auto$alumacc.cc:474:replace_alu$18114
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1165: $auto$alumacc.cc:474:replace_alu$18117
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1167: $auto$alumacc.cc:474:replace_alu$18120
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1169: $auto$alumacc.cc:474:replace_alu$18123
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1171: $auto$alumacc.cc:474:replace_alu$18126
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1173: $auto$alumacc.cc:474:replace_alu$18129
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1175: $auto$alumacc.cc:474:replace_alu$18132
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1177: $auto$alumacc.cc:474:replace_alu$18135
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1302: $auto$alumacc.cc:474:replace_alu$18138
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1304: $auto$alumacc.cc:474:replace_alu$18141
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1306: $auto$alumacc.cc:474:replace_alu$18144
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1308: $auto$alumacc.cc:474:replace_alu$18147
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1310: $auto$alumacc.cc:474:replace_alu$18150
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1312: $auto$alumacc.cc:474:replace_alu$18153
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1314: $auto$alumacc.cc:474:replace_alu$18156
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1479: $auto$alumacc.cc:474:replace_alu$18159
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1481: $auto$alumacc.cc:474:replace_alu$18162
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1483: $auto$alumacc.cc:474:replace_alu$18165
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1485: $auto$alumacc.cc:474:replace_alu$18168
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1487: $auto$alumacc.cc:474:replace_alu$18171
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1489: $auto$alumacc.cc:474:replace_alu$18174
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1663: $auto$alumacc.cc:474:replace_alu$18177
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1665: $auto$alumacc.cc:474:replace_alu$18180
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1667: $auto$alumacc.cc:474:replace_alu$18183
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1669: $auto$alumacc.cc:474:replace_alu$18186
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1671: $auto$alumacc.cc:474:replace_alu$18189
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1673: $auto$alumacc.cc:474:replace_alu$18192
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1300: $auto$alumacc.cc:474:replace_alu$18195
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1477: $auto$alumacc.cc:474:replace_alu$18198
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$1661: $auto$alumacc.cc:474:replace_alu$18201
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$970: $auto$alumacc.cc:474:replace_alu$18204
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$972: $auto$alumacc.cc:474:replace_alu$18207
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$974: $auto$alumacc.cc:474:replace_alu$18210
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$976: $auto$alumacc.cc:474:replace_alu$18213
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$978: $auto$alumacc.cc:474:replace_alu$18216
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$980: $auto$alumacc.cc:474:replace_alu$18219
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$982: $auto$alumacc.cc:474:replace_alu$18222
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:114$996: $auto$alumacc.cc:474:replace_alu$18225
  creating $alu cell for $techmap\control_module.$add$cpu_controller.v:567$1700: $auto$alumacc.cc:474:replace_alu$18228
  creating $alu cell for $techmap\control_module.$sub$cpu_controller.v:443$1035: $auto$alumacc.cc:474:replace_alu$18231
  creating $alu cell for $techmap\control_module.$sub$cpu_controller.v:518$1506: $auto$alumacc.cc:474:replace_alu$18234
  creating $alu cell for $techmap\control_module.$sub$cpu_controller.v:520$1543: $auto$alumacc.cc:474:replace_alu$18237
  creating $alu cell for $techmap\immediate_generator.$add$imm_gen.v:76$2031: $auto$alumacc.cc:474:replace_alu$18240
  creating $alu cell for $techmap\immediate_generator.$sub$imm_gen.v:91$2038: $auto$alumacc.cc:474:replace_alu$18243
  created 66 $alu and 0 $macc cells.

24.19. Executing OPT pass (performing simple optimizations).

24.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~21 debug messages>
Removed a total of 5 cells.

24.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~166 debug messages>

24.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
    New ctrl vector for $pmux cell $techmap\addr_decoder.$procmux$3366: { $techmap\addr_decoder.$procmux$2467_CMP $techmap\addr_decoder.$procmux$2416_CMP $auto$opt_reduce.cc:132:opt_mux$18247 $techmap\addr_decoder.$procmux$2281_CTRL }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$18246: { $techmap\addr_decoder.$procmux$3368_CMP $techmap\addr_decoder.$procmux$2551_CMP }
  Optimizing cells in module \decode_block.
Performed a total of 2 changes.

24.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~200 debug messages>
Removed a total of 58 cells.

24.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

24.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

24.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.19.9. Rerunning OPT passes. (Maybe there is more to do..)

24.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

24.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
Performed a total of 0 changes.

24.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

24.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.19.16. Finished OPT passes. (There is nothing left to do.)

24.20. Executing FSM pass (extract and optimize FSM).

24.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking decode_block.control_module.pop_stall_counter as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking decode_block.decode_exe_reg.alu_control_signal_o as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking decode_block.decode_exe_reg.alu_input_1_select_o as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking decode_block.decode_exe_reg.alu_input_2_select_o as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.

24.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

24.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

24.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

24.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

24.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

24.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24.21. Executing OPT pass (performing simple optimizations).

24.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

24.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.21.5. Finished fast OPT passes.

24.22. Executing MEMORY pass.

24.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\reg_file.register_file_internal.$memwr$\ram$reg_ram.v:29$2263' in module `\decode_block': merged $dff to cell.
Checking cell `$techmap\reg_file.register_file_internal.$memrd$\ram$reg_ram.v:31$2260' in module `\decode_block': merged data $dff to cell.
Checking cell `$techmap\reg_file.register_file_internal.$memrd$\ram$reg_ram.v:32$2261' in module `\decode_block': merged data $dff to cell.
Checking cell `$techmap\reg_file.register_file_internal.$memrd$\ram$reg_ram.v:33$2262' in module `\decode_block': merged data $dff to cell.

24.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 4 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

24.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

24.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\reg_file.register_file_internal.ram' in module `\decode_block':
  $techmap\reg_file.register_file_internal.$memwr$\ram$reg_ram.v:29$2263 ($memwr)
  $techmap\reg_file.register_file_internal.$memrd$\ram$reg_ram.v:33$2262 ($memrd)
  $techmap\reg_file.register_file_internal.$memrd$\ram$reg_ram.v:32$2261 ($memrd)
  $techmap\reg_file.register_file_internal.$memrd$\ram$reg_ram.v:31$2260 ($memrd)

24.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing decode_block.reg_file.register_file_internal.ram:
  Properties: ports=4 bits=512 rports=3 wports=1 dbits=32 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_i.
        Failed to map read port #2.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_i.
        Mapped to bram port A1.3.
      Updated properties: dups=3 waste=11520 efficiency=2
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_i.
        Failed to map read port #2.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_i.
        Mapped to bram port A1.3.
      Updated properties: dups=3 waste=11904 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=2, cells=6, acells=1
    Selected rule 1.1 with efficiency 2.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_i.
        Failed to map read port #2.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_i.
        Mapped to bram port A1.2.
      Read port #2 is in clock domain \clk_i.
        Mapped to bram port A1.3.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: reg_file.register_file_internal.ram.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: reg_file.register_file_internal.ram.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 2>: reg_file.register_file_internal.ram.0.0.2
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: reg_file.register_file_internal.ram.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: reg_file.register_file_internal.ram.1.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 2>: reg_file.register_file_internal.ram.1.0.2

24.25. Executing TECHMAP pass (map to technology primitives).

24.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

24.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~52 debug messages>

24.26. Executing ICE40_BRAMINIT pass.

24.27. Executing OPT pass (performing simple optimizations).

24.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~432 debug messages>

24.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~80 debug messages>
Removed a total of 18 cells.

24.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

24.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 21 unused cells and 358 unused wires.
<suppressed ~23 debug messages>

24.27.5. Finished fast OPT passes.

24.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

24.29. Executing OPT pass (performing simple optimizations).

24.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

24.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Giving up (too many iterations)
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

24.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10042:
      Old ports: A={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [3] $auto$opt_expr.cc:189:group_cell_inputs$18310 $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [1:0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18310 2'11 }, Y={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1124 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18313 }
      New ports: A={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [3] $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [1:0] }, B=3'111, Y={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1124 [3] $auto$opt_expr.cc:189:group_cell_inputs$18313 }
      New connections: $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1124 [2] = $auto$opt_expr.cc:189:group_cell_inputs$18310
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10093:
      Old ports: A={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [3] $auto$opt_expr.cc:189:group_cell_inputs$18307 [1] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [1] $auto$opt_expr.cc:189:group_cell_inputs$18307 [0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18307 [1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18307 [0] }, Y={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [3] $auto$opt_expr.cc:189:group_cell_inputs$18310 $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [1:0] }
      New ports: A={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [3] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [1] }, B=2'11, Y={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [3] $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [1] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18310 $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1120 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18307
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10144:
      Old ports: A={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [3] $auto$opt_expr.cc:189:group_cell_inputs$18304 $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18304 1'1 }, Y={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [3] $auto$opt_expr.cc:189:group_cell_inputs$18307 [1] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [1] $auto$opt_expr.cc:189:group_cell_inputs$18307 [0] }
      New ports: A={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [3] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [0] }, B=2'11, Y={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [3] $auto$opt_expr.cc:189:group_cell_inputs$18307 [0] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18307 [1] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1116 [1] } = $auto$opt_expr.cc:189:group_cell_inputs$18304
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10195:
      Old ports: A={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1108 [3] $auto$opt_expr.cc:189:group_cell_inputs$18301 }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18301 }, Y={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [3] $auto$opt_expr.cc:189:group_cell_inputs$18304 $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [0] }
      New ports: A=$techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1108 [3], B=1'1, Y=$techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [3]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18304 $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1112 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18301
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10246:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18298 $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1104 [2:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18298 3'111 }, Y={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1108 [3] $auto$opt_expr.cc:189:group_cell_inputs$18301 }
      New ports: A=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1104 [2:0], B=3'111, Y=$auto$opt_expr.cc:189:group_cell_inputs$18301
      New connections: $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1108 [3] = $auto$opt_expr.cc:189:group_cell_inputs$18298
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10297:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18295 [1] $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1100 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18295 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18295 [1] 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18295 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18298 $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1104 [2:0] }
      New ports: A=$techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1100 [2:1], B=2'11, Y=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1104 [2:1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18298 $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1104 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18295
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10348:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18292 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [2] $auto$opt_expr.cc:189:group_cell_inputs$18292 [0] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18292 [1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18292 [0] 1'1 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18295 [1] $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1100 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18295 [0] }
      New ports: A={ $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [2] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [0] }, B=2'11, Y={ $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1100 [2] $auto$opt_expr.cc:189:group_cell_inputs$18295 [0] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18295 [1] $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1100 [1] } = $auto$opt_expr.cc:189:group_cell_inputs$18292
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10399:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18289 [2] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1092 [2] $auto$opt_expr.cc:189:group_cell_inputs$18289 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18289 [2] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18289 [1:0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18292 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [2] $auto$opt_expr.cc:189:group_cell_inputs$18292 [0] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [0] }
      New ports: A=$techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1092 [2], B=1'1, Y=$techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [2]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18292 $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1096 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18289
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10450:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18286 $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1088 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18286 2'11 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18289 [2] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1092 [2] $auto$opt_expr.cc:189:group_cell_inputs$18289 [1:0] }
      New ports: A=$techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1088 [1:0], B=2'11, Y=$auto$opt_expr.cc:189:group_cell_inputs$18289 [1:0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18289 [2] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1092 [2] } = $auto$opt_expr.cc:189:group_cell_inputs$18286
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10501:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18283 [2:1] $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1084 [1] $auto$opt_expr.cc:189:group_cell_inputs$18283 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18283 [2:1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18283 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18286 $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1088 [1:0] }
      New ports: A=$techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1084 [1], B=1'1, Y=$techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1088 [1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18286 $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1088 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18283
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$10552:
      Old ports: A=4'0000, B=4'0001, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18283 [2:1] $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1084 [1] $auto$opt_expr.cc:189:group_cell_inputs$18283 [0] }
      New ports: A=1'0, B=1'1, Y=$auto$opt_expr.cc:189:group_cell_inputs$18283 [0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18283 [2:1] $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1084 [1] } = 3'000
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$11497:
      Old ports: A={ 4'0000 $auto$opt_expr.cc:189:group_cell_inputs$18279 [0] }, B={ 3'000 $auto$wreduce.cc:455:run$17937 [1:0] }, Y=$techmap\control_module.$4$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1003
      New ports: A={ 1'0 $auto$opt_expr.cc:189:group_cell_inputs$18279 [0] }, B=$auto$wreduce.cc:455:run$17937 [1:0], Y=$techmap\control_module.$4$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1003 [1:0]
      New connections: $techmap\control_module.$4$func$\bit_count$cpu_controller.v:442$140$\sum[4:0]$1003 [4:2] = 3'000
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$12849:
      Old ports: A={ \instruction_i [8] 6'000000 \instruction_i [7:0] }, B={ 7'0000000 \instruction_i [7:0] }, Y=$auto$wreduce.cc:455:run$17916 [14:0]
      New ports: A=\instruction_i [8], B=1'0, Y=$auto$wreduce.cc:455:run$17916 [14]
      New connections: $auto$wreduce.cc:455:run$17916 [13:0] = { 6'000000 \instruction_i [7:0] }
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$13087:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$17927 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$17927 [2] $auto$wreduce.cc:455:run$17927 [0] }
      New connections: $auto$wreduce.cc:455:run$17927 [1] = $auto$wreduce.cc:455:run$17927 [0]
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$13141:
      Old ports: A=3'000, B=3'100, Y=$techmap\control_module.$4\alu_input_1_select_o[2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\control_module.$4\alu_input_1_select_o[2:0] [2]
      New connections: $techmap\control_module.$4\alu_input_1_select_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$13219:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$17923 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$17923 [0]
      New connections: $auto$wreduce.cc:455:run$17923 [1] = $auto$wreduce.cc:455:run$17923 [0]
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$13326:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$17915 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$17915 [0]
      New connections: $auto$wreduce.cc:455:run$17915 [1] = $auto$wreduce.cc:455:run$17915 [0]
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4221:
      Old ports: A={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1916 [3:1] $auto$opt_expr.cc:189:group_cell_inputs$18439 }, B={ 3'111 $auto$opt_expr.cc:189:group_cell_inputs$18439 }, Y=$techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1920
      New ports: A=$techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1916 [3:1], B=3'111, Y=$techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1920 [3:1]
      New connections: $techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1920 [0] = $auto$opt_expr.cc:189:group_cell_inputs$18439
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4248:
      Old ports: A={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18436 $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [0] }, B={ 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18436 1'1 }, Y={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1916 [3:1] $auto$opt_expr.cc:189:group_cell_inputs$18439 }
      New ports: A={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [3:2] $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [0] }, B=3'111, Y={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1916 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18439 }
      New connections: $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1916 [1] = $auto$opt_expr.cc:189:group_cell_inputs$18436
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4275:
      Old ports: A={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1908 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18433 }, B={ 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18433 }, Y={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18436 $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [0] }
      New ports: A=$techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1908 [3:2], B=2'11, Y=$techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [3:2]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18436 $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1912 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18433
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4302:
      Old ports: A={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [3] $auto$opt_expr.cc:189:group_cell_inputs$18430 $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [1:0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18430 2'11 }, Y={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1908 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18433 }
      New ports: A={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [3] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [1:0] }, B=3'111, Y={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1908 [3] $auto$opt_expr.cc:189:group_cell_inputs$18433 }
      New connections: $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1908 [2] = $auto$opt_expr.cc:189:group_cell_inputs$18430
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4329:
      Old ports: A={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [3] $auto$opt_expr.cc:189:group_cell_inputs$18427 [1] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [1] $auto$opt_expr.cc:189:group_cell_inputs$18427 [0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18427 [1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18427 [0] }, Y={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [3] $auto$opt_expr.cc:189:group_cell_inputs$18430 $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [1:0] }
      New ports: A={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [3] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [1] }, B=2'11, Y={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [3] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [1] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18430 $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1904 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18427
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4356:
      Old ports: A={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [3] $auto$opt_expr.cc:189:group_cell_inputs$18424 $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18424 1'1 }, Y={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [3] $auto$opt_expr.cc:189:group_cell_inputs$18427 [1] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [1] $auto$opt_expr.cc:189:group_cell_inputs$18427 [0] }
      New ports: A={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [3] $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [0] }, B=2'11, Y={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [3] $auto$opt_expr.cc:189:group_cell_inputs$18427 [0] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18427 [1] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1900 [1] } = $auto$opt_expr.cc:189:group_cell_inputs$18424
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4383:
      Old ports: A={ $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1892 [3] $auto$opt_expr.cc:189:group_cell_inputs$18421 }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18421 }, Y={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [3] $auto$opt_expr.cc:189:group_cell_inputs$18424 $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [0] }
      New ports: A=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1892 [3], B=1'1, Y=$techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [3]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18424 $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1896 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18421
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4410:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18418 $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1888 [2:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18418 3'111 }, Y={ $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1892 [3] $auto$opt_expr.cc:189:group_cell_inputs$18421 }
      New ports: A=$techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1888 [2:0], B=3'111, Y=$auto$opt_expr.cc:189:group_cell_inputs$18421
      New connections: $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1892 [3] = $auto$opt_expr.cc:189:group_cell_inputs$18418
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4437:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18415 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1884 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18415 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18415 [1] 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18415 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18418 $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1888 [2:0] }
      New ports: A=$techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1884 [2:1], B=2'11, Y=$techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1888 [2:1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18418 $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1888 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18415
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4464:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18412 [1] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [2] $auto$opt_expr.cc:189:group_cell_inputs$18412 [0] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18412 [1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18412 [0] 1'1 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18415 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1884 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18415 [0] }
      New ports: A={ $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [2] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [0] }, B=2'11, Y={ $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1884 [2] $auto$opt_expr.cc:189:group_cell_inputs$18415 [0] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18415 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1884 [1] } = $auto$opt_expr.cc:189:group_cell_inputs$18412
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4491:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18409 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1876 [2] $auto$opt_expr.cc:189:group_cell_inputs$18409 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18409 [2] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18409 [1:0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18412 [1] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [2] $auto$opt_expr.cc:189:group_cell_inputs$18412 [0] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [0] }
      New ports: A=$techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1876 [2], B=1'1, Y=$techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [2]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18412 $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1880 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18409
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4518:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18406 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1872 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18406 2'11 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18409 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1876 [2] $auto$opt_expr.cc:189:group_cell_inputs$18409 [1:0] }
      New ports: A=$techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1872 [1:0], B=2'11, Y=$auto$opt_expr.cc:189:group_cell_inputs$18409 [1:0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18409 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1876 [2] } = $auto$opt_expr.cc:189:group_cell_inputs$18406
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4545:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18403 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1868 [1] $auto$opt_expr.cc:189:group_cell_inputs$18403 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18403 [2:1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18403 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18406 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1872 [1:0] }
      New ports: A=$techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1868 [1], B=1'1, Y=$techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1872 [1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18406 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1872 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18403
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$4572:
      Old ports: A=4'0000, B=4'0001, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18403 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1868 [1] $auto$opt_expr.cc:189:group_cell_inputs$18403 [0] }
      New ports: A=1'0, B=1'1, Y=$auto$opt_expr.cc:189:group_cell_inputs$18403 [0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18403 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:579$408$\reg_addr[3:0]$1868 [1] } = 3'000
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5135:
      Old ports: A=3'000, B=3'101, Y=$techmap\control_module.$5\alu_input_2_select_o[2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\control_module.$5\alu_input_2_select_o[2:0] [0]
      New connections: $techmap\control_module.$5\alu_input_2_select_o[2:0] [2:1] = { $techmap\control_module.$5\alu_input_2_select_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5140:
      Old ports: A=3'000, B=3'100, Y=$techmap\control_module.$5\alu_input_1_select_o[2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\control_module.$5\alu_input_1_select_o[2:0] [2]
      New connections: $techmap\control_module.$5\alu_input_1_select_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5145:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$17934 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$17934 [2] $auto$wreduce.cc:455:run$17934 [0] }
      New connections: $auto$wreduce.cc:455:run$17934 [1] = $auto$wreduce.cc:455:run$17934 [0]
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5588:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18380 $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1617 [2:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18380 3'111 }, Y=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1621
      New ports: A=$techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1617 [2:0], B=3'111, Y=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1621 [2:0]
      New connections: $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1621 [3] = $auto$opt_expr.cc:189:group_cell_inputs$18380
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5621:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18377 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1613 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18377 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18377 [1] 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18377 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18380 $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1617 [2:0] }
      New ports: A=$techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1613 [2:1], B=2'11, Y=$techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1617 [2:1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18380 $techmap\control_module.$9$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1617 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18377
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5654:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18374 [1] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [2] $auto$opt_expr.cc:189:group_cell_inputs$18374 [0] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18374 [1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18374 [0] 1'1 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18377 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1613 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18377 [0] }
      New ports: A={ $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [2] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [0] }, B=2'11, Y={ $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1613 [2] $auto$opt_expr.cc:189:group_cell_inputs$18377 [0] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18377 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1613 [1] } = $auto$opt_expr.cc:189:group_cell_inputs$18374
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5687:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18371 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1605 [2] $auto$opt_expr.cc:189:group_cell_inputs$18371 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18371 [2] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18371 [1:0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18374 [1] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [2] $auto$opt_expr.cc:189:group_cell_inputs$18374 [0] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [0] }
      New ports: A=$techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1605 [2], B=1'1, Y=$techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [2]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18374 $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1609 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18371
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5720:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18368 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1601 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18368 2'11 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18371 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1605 [2] $auto$opt_expr.cc:189:group_cell_inputs$18371 [1:0] }
      New ports: A=$techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1601 [1:0], B=2'11, Y=$auto$opt_expr.cc:189:group_cell_inputs$18371 [1:0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18371 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1605 [2] } = $auto$opt_expr.cc:189:group_cell_inputs$18368
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5753:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18365 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1597 [1] $auto$opt_expr.cc:189:group_cell_inputs$18365 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18365 [2:1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18365 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18368 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1601 [1:0] }
      New ports: A=$techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1597 [1], B=1'1, Y=$techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1601 [1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18368 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1601 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18365
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5786:
      Old ports: A=4'0000, B=4'0001, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18365 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1597 [1] $auto$opt_expr.cc:189:group_cell_inputs$18365 [0] }
      New ports: A=1'0, B=1'1, Y=$auto$opt_expr.cc:189:group_cell_inputs$18365 [0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18365 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1597 [1] } = 3'000
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6389:
      Old ports: A={ 4'0000 $auto$opt_expr.cc:189:group_cell_inputs$18275 [0] }, B={ 3'000 $auto$wreduce.cc:455:run$17952 [1:0] }, Y=$techmap\control_module.$3$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1333
      New ports: A={ 1'0 $auto$opt_expr.cc:189:group_cell_inputs$18275 [0] }, B=$auto$wreduce.cc:455:run$17952 [1:0], Y=$techmap\control_module.$3$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1333 [1:0]
      New connections: $techmap\control_module.$3$func$\bit_count$cpu_controller.v:497$263$\sum[4:0]$1333 [4:2] = 3'000
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6555:
      Old ports: A={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1462 [3:1] $auto$opt_expr.cc:189:group_cell_inputs$18360 }, B={ 3'111 $auto$opt_expr.cc:189:group_cell_inputs$18360 }, Y=$techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1466
      New ports: A=$techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1462 [3:1], B=3'111, Y=$techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1466 [3:1]
      New connections: $techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1466 [0] = $auto$opt_expr.cc:189:group_cell_inputs$18360
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6591:
      Old ports: A={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18357 $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [0] }, B={ 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18357 1'1 }, Y={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1462 [3:1] $auto$opt_expr.cc:189:group_cell_inputs$18360 }
      New ports: A={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [3:2] $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [0] }, B=3'111, Y={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1462 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18360 }
      New connections: $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1462 [1] = $auto$opt_expr.cc:189:group_cell_inputs$18357
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6627:
      Old ports: A={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1454 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18354 }, B={ 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18354 }, Y={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18357 $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [0] }
      New ports: A=$techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1454 [3:2], B=2'11, Y=$techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [3:2]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18357 $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1458 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18354
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6663:
      Old ports: A={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [3] $auto$opt_expr.cc:189:group_cell_inputs$18351 $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [1:0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18351 2'11 }, Y={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1454 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18354 }
      New ports: A={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [3] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [1:0] }, B=3'111, Y={ $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1454 [3] $auto$opt_expr.cc:189:group_cell_inputs$18354 }
      New connections: $techmap\control_module.$14$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1454 [2] = $auto$opt_expr.cc:189:group_cell_inputs$18351
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6699:
      Old ports: A={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [3] $auto$opt_expr.cc:189:group_cell_inputs$18348 [1] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [1] $auto$opt_expr.cc:189:group_cell_inputs$18348 [0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18348 [1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18348 [0] }, Y={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [3] $auto$opt_expr.cc:189:group_cell_inputs$18351 $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [1:0] }
      New ports: A={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [3] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [1] }, B=2'11, Y={ $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [3] $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [1] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18351 $techmap\control_module.$13$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1450 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18348
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6735:
      Old ports: A={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [3] $auto$opt_expr.cc:189:group_cell_inputs$18345 $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [0] }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18345 1'1 }, Y={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [3] $auto$opt_expr.cc:189:group_cell_inputs$18348 [1] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [1] $auto$opt_expr.cc:189:group_cell_inputs$18348 [0] }
      New ports: A={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [3] $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [0] }, B=2'11, Y={ $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [3] $auto$opt_expr.cc:189:group_cell_inputs$18348 [0] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18348 [1] $techmap\control_module.$12$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1446 [1] } = $auto$opt_expr.cc:189:group_cell_inputs$18345
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6771:
      Old ports: A={ $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1438 [3] $auto$opt_expr.cc:189:group_cell_inputs$18342 }, B={ 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18342 }, Y={ $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [3] $auto$opt_expr.cc:189:group_cell_inputs$18345 $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [0] }
      New ports: A=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1438 [3], B=1'1, Y=$techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [3]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18345 $techmap\control_module.$11$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1442 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18342
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6807:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18339 $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1250 [2:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18339 3'111 }, Y={ $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1438 [3] $auto$opt_expr.cc:189:group_cell_inputs$18342 }
      New ports: A=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1250 [2:0], B=3'111, Y=$auto$opt_expr.cc:189:group_cell_inputs$18342
      New connections: $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1438 [3] = $auto$opt_expr.cc:189:group_cell_inputs$18339
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6843:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18336 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1430 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18336 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18336 [1] 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18336 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18339 $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1250 [2:0] }
      New ports: A=$techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1430 [2:1], B=2'11, Y=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1250 [2:1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18339 $techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:466$195$\reg_addr[3:0]$1250 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18336
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6879:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18333 [1] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [2] $auto$opt_expr.cc:189:group_cell_inputs$18333 [0] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18333 [1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18333 [0] 1'1 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18336 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1430 [2:1] $auto$opt_expr.cc:189:group_cell_inputs$18336 [0] }
      New ports: A={ $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [2] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [0] }, B=2'11, Y={ $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1430 [2] $auto$opt_expr.cc:189:group_cell_inputs$18336 [0] }
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18336 [1] $techmap\control_module.$8$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1430 [1] } = $auto$opt_expr.cc:189:group_cell_inputs$18333
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6915:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18330 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1422 [2] $auto$opt_expr.cc:189:group_cell_inputs$18330 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18330 [2] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18330 [1:0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18333 [1] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [2] $auto$opt_expr.cc:189:group_cell_inputs$18333 [0] $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [0] }
      New ports: A=$techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1422 [2], B=1'1, Y=$techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [2]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18333 $techmap\control_module.$7$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1426 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18330
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6951:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18327 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1418 [1:0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18327 2'11 }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18330 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1422 [2] $auto$opt_expr.cc:189:group_cell_inputs$18330 [1:0] }
      New ports: A=$techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1418 [1:0], B=2'11, Y=$auto$opt_expr.cc:189:group_cell_inputs$18330 [1:0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18330 [2] $techmap\control_module.$6$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1422 [2] } = $auto$opt_expr.cc:189:group_cell_inputs$18327
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$6987:
      Old ports: A={ $auto$opt_expr.cc:189:group_cell_inputs$18324 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1414 [1] $auto$opt_expr.cc:189:group_cell_inputs$18324 [0] }, B={ $auto$opt_expr.cc:189:group_cell_inputs$18324 [2:1] 1'1 $auto$opt_expr.cc:189:group_cell_inputs$18324 [0] }, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18327 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1418 [1:0] }
      New ports: A=$techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1414 [1], B=1'1, Y=$techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1418 [1]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18327 $techmap\control_module.$5$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1418 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18324
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$7023:
      Old ports: A=4'0000, B=4'0001, Y={ $auto$opt_expr.cc:189:group_cell_inputs$18324 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1414 [1] $auto$opt_expr.cc:189:group_cell_inputs$18324 [0] }
      New ports: A=1'0, B=1'1, Y=$auto$opt_expr.cc:189:group_cell_inputs$18324 [0]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18324 [2:1] $techmap\control_module.$4$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1414 [1] } = 3'000
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$8108:
      Old ports: A={ \control_module.accumulator 2'00 }, B={ $techmap\control_module.$13$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1313 [4:3] $auto$wreduce.cc:455:run$17911 [2:0] 2'00 }, Y=$auto$wreduce.cc:455:run$17931 [6:0]
      New ports: A=\control_module.accumulator, B={ $techmap\control_module.$13$func$\bit_count$cpu_controller.v:481$229$\sum[4:0]$1313 [4:3] $auto$wreduce.cc:455:run$17911 [2:0] }, Y=$auto$wreduce.cc:455:run$17931 [6:2]
      New connections: $auto$wreduce.cc:455:run$17931 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$9602:
      Old ports: A={ 25'0000000000000000000000000 $auto$wreduce.cc:455:run$17931 [6:0] }, B={ 25'0000000000000000000000000 \control_module.accumulator 2'00 }, Y=$techmap\control_module.$4\accumulator_imm_o[31:0]
      New ports: A=$auto$wreduce.cc:455:run$17931 [6:0], B={ \control_module.accumulator 2'00 }, Y=$techmap\control_module.$4\accumulator_imm_o[31:0] [6:0]
      New connections: $techmap\control_module.$4\accumulator_imm_o[31:0] [31:7] = 25'0000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$9889:
      Old ports: A={ $techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1132 [3:1] $auto$opt_expr.cc:189:group_cell_inputs$18319 }, B={ 3'111 $auto$opt_expr.cc:189:group_cell_inputs$18319 }, Y=$techmap\control_module.$18$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1136
      New ports: A=$techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1132 [3:1], B=3'111, Y=$techmap\control_module.$18$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1136 [3:1]
      New connections: $techmap\control_module.$18$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1136 [0] = $auto$opt_expr.cc:189:group_cell_inputs$18319
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$9940:
      Old ports: A={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18316 $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [0] }, B={ 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18316 1'1 }, Y={ $techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1132 [3:1] $auto$opt_expr.cc:189:group_cell_inputs$18319 }
      New ports: A={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [3:2] $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [0] }, B=3'111, Y={ $techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1132 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18319 }
      New connections: $techmap\control_module.$17$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1132 [1] = $auto$opt_expr.cc:189:group_cell_inputs$18316
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$9991:
      Old ports: A={ $techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1124 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18313 }, B={ 2'11 $auto$opt_expr.cc:189:group_cell_inputs$18313 }, Y={ $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [3:2] $auto$opt_expr.cc:189:group_cell_inputs$18316 $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [0] }
      New ports: A=$techmap\control_module.$15$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1124 [3:2], B=2'11, Y=$techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [3:2]
      New connections: { $auto$opt_expr.cc:189:group_cell_inputs$18316 $techmap\control_module.$16$func$\one_hot_to_bin$cpu_controller.v:449$159$\reg_addr[3:0]$1128 [0] } = $auto$opt_expr.cc:189:group_cell_inputs$18313
  Optimizing cells in module \decode_block.
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$16572:
      Old ports: A=$auto$wreduce.cc:455:run$17916 [14:0], B={ 7'0000000 \instruction_i [7:0] }, Y=\control_module.reg_list_from_instruction
      New ports: A=$auto$wreduce.cc:455:run$17916 [14], B=1'0, Y=\control_module.reg_list_from_instruction [14]
      New connections: \control_module.reg_list_from_instruction [13:0] = { 6'000000 \instruction_i [7:0] }
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5877:
      Old ports: A={ 1'0 \instruction_i [10:8] }, B=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1621, Y=$techmap\control_module.$6\reg_file_addr_o[3:0]
      New ports: A=\instruction_i [10:8], B=$techmap\control_module.$10$func$\one_hot_to_bin$cpu_controller.v:524$353$\reg_addr[3:0]$1621 [2:0], Y=$techmap\control_module.$6\reg_file_addr_o[3:0] [2:0]
      New connections: $techmap\control_module.$6\reg_file_addr_o[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$9602:
      Old ports: A=$auto$wreduce.cc:455:run$17931 [6:0], B={ \control_module.accumulator 2'00 }, Y=$techmap\control_module.$4\accumulator_imm_o[31:0] [6:0]
      New ports: A=$auto$wreduce.cc:455:run$17931 [6:2], B=\control_module.accumulator, Y=$techmap\control_module.$4\accumulator_imm_o[31:0] [6:2]
      New connections: $techmap\control_module.$4\accumulator_imm_o[31:0] [1:0] = 2'00
  Optimizing cells in module \decode_block.
Performed a total of 64 changes.

24.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

24.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

24.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

24.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~15 debug messages>

24.29.9. Rerunning OPT passes. (Maybe there is more to do..)

24.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/17 on $pmux $techmap\control_module.$procmux$10654.
    dead port 3/17 on $pmux $techmap\control_module.$procmux$10654.
    dead port 4/17 on $pmux $techmap\control_module.$procmux$10654.
    dead port 5/17 on $pmux $techmap\control_module.$procmux$10654.
    dead port 6/17 on $pmux $techmap\control_module.$procmux$10654.
    dead port 7/17 on $pmux $techmap\control_module.$procmux$10654.
    dead port 8/17 on $pmux $techmap\control_module.$procmux$10654.
    dead port 1/17 on $pmux $techmap\control_module.$procmux$4626.
    dead port 3/17 on $pmux $techmap\control_module.$procmux$4626.
    dead port 4/17 on $pmux $techmap\control_module.$procmux$4626.
    dead port 5/17 on $pmux $techmap\control_module.$procmux$4626.
    dead port 6/17 on $pmux $techmap\control_module.$procmux$4626.
    dead port 7/17 on $pmux $techmap\control_module.$procmux$4626.
    dead port 8/17 on $pmux $techmap\control_module.$procmux$4626.
    dead port 1/17 on $pmux $techmap\control_module.$procmux$7095.
    dead port 2/17 on $pmux $techmap\control_module.$procmux$7095.
    dead port 3/17 on $pmux $techmap\control_module.$procmux$7095.
    dead port 4/17 on $pmux $techmap\control_module.$procmux$7095.
    dead port 5/17 on $pmux $techmap\control_module.$procmux$7095.
    dead port 6/17 on $pmux $techmap\control_module.$procmux$7095.
    dead port 7/17 on $pmux $techmap\control_module.$procmux$7095.
    dead port 8/17 on $pmux $techmap\control_module.$procmux$7095.
Removed 22 multiplexer ports.
<suppressed ~97 debug messages>

24.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
    Consolidated identical input bits for $pmux cell $techmap\control_module.$procmux$10654:
      Old ports: A=16'0000000000000000, B=144'000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000100000000000000, Y={ $techmap\control_module.$4$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$1079 [15:1] $techmap\control_module.$procmux$10654_Y [0] }
      New ports: A=9'000000000, B=81'000000001000000010000000100000001000000010000000100000001000000010000000100000000, Y={ $techmap\control_module.$4$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$1079 [14] $techmap\control_module.$4$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$1079 [7:1] $techmap\control_module.$procmux$10654_Y [0] }
      New connections: { $techmap\control_module.$4$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$1079 [15] $techmap\control_module.$4$func$\priority_decode$cpu_controller.v:449$158$\decoder_signal[15:0]$1079 [13:8] } = 7'0000000
    Consolidated identical input bits for $pmux cell $techmap\control_module.$procmux$4626:
      Old ports: A=16'0000000000000000, B=144'000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000100000000000000, Y=$techmap\control_module.$3$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1726
      New ports: A=9'000000000, B=81'000000001000000010000000100000001000000010000000100000001000000010000000100000000, Y={ $techmap\control_module.$3$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1726 [14] $techmap\control_module.$3$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1726 [7:0] }
      New connections: { $techmap\control_module.$3$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1726 [15] $techmap\control_module.$3$func$\priority_decode$cpu_controller.v:572$405$\decoder_signal[15:0]$1726 [13:8] } = 7'0000000
    Consolidated identical input bits for $pmux cell $techmap\control_module.$procmux$7095:
      Old ports: A=16'0000000000000000, B=128'00000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000, Y={ $techmap\control_module.$3$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal[15:0]$1409 [15:1] $techmap\control_module.$procmux$7095_Y [0] }
      New ports: A=8'00000000, B=64'0000000100000010000001000000100000010000001000000100000010000000, Y={ $techmap\control_module.$3$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal[15:0]$1409 [7:1] $techmap\control_module.$procmux$7095_Y [0] }
      New connections: $techmap\control_module.$3$func$\priority_decode$cpu_controller.v:506$280$\decoder_signal[15:0]$1409 [15:8] = 8'00000000
  Optimizing cells in module \decode_block.
Performed a total of 3 changes.

24.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

24.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

24.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

24.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~31 debug messages>

24.29.16. Rerunning OPT passes. (Maybe there is more to do..)

24.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

24.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$5120:
      Old ports: A={ \control_module.hold_counter [15:8] $auto$opt_expr.cc:189:group_cell_inputs$18444 }, B=$techmap\control_module.$and$cpu_controller.v:572$1728_Y, Y=$techmap\control_module.$procmux$5120_Y
      New ports: A={ \control_module.hold_counter [14] $auto$opt_expr.cc:189:group_cell_inputs$18444 }, B=$auto$opt_expr.cc:189:group_cell_inputs$18455, Y={ $techmap\control_module.$procmux$5120_Y [14] $techmap\control_module.$procmux$5120_Y [7:0] }
      New connections: { $techmap\control_module.$procmux$5120_Y [15] $techmap\control_module.$procmux$5120_Y [13:8] } = { \control_module.hold_counter [15] \control_module.hold_counter [13:8] }
    Consolidated identical input bits for $mux cell $techmap\control_module.$procmux$7130:
      Old ports: A={ 1'0 \instruction_i [10:8] }, B=$techmap\control_module.$18$func$\one_hot_to_bin$cpu_controller.v:506$281$\reg_addr[3:0]$1470, Y=$techmap\control_module.$5\reg_file_addr_o[3:0]
      New ports: A=\instruction_i [10:8], B=$auto$opt_expr.cc:189:group_cell_inputs$18342, Y=$techmap\control_module.$5\reg_file_addr_o[3:0] [2:0]
      New connections: $techmap\control_module.$5\reg_file_addr_o[3:0] [3] = 1'0
  Optimizing cells in module \decode_block.
Performed a total of 2 changes.

24.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

24.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

24.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.29.23. Rerunning OPT passes. (Maybe there is more to do..)

24.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \decode_block..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~79 debug messages>

24.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \decode_block.
Performed a total of 0 changes.

24.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

24.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.29.30. Finished OPT passes. (There is nothing left to do.)

24.30. Executing TECHMAP pass (map to technology primitives).

24.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

24.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

24.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=10\Y_WIDTH=11 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=7\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=2\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~1412 debug messages>

24.31. Executing ICE40_OPT pass (performing simple optimizations).

24.31.1. Running ICE40 specific optimizations.

24.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~2584 debug messages>

24.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~1452 debug messages>
Removed a total of 484 cells.

24.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

24.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 219 unused cells and 1972 unused wires.
<suppressed ~220 debug messages>

24.31.6. Rerunning OPT passes. (Removed registers in this run.)

24.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18051.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18051.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18051.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18051.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18054.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18054.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18057.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18057.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18060.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18060.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18063.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18063.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18066.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18066.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18075.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18075.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18096.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18051.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18096.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18096.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18099.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18099.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18102.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18102.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18105.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18105.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18108.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18108.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18111.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18111.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18138.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18138.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18138.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18138.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18141.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18141.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18144.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18144.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18147.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18147.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18150.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18150.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18153.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18153.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18156.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18156.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18159.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18138.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18162.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18162.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18165.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18165.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18168.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18168.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18171.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18171.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18174.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18174.BB [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18228.slice[0].carry: CO=\control_module.accumulator [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[10].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [10]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[11].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [11]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[12].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [12]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[13].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [13]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[14].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [14]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[15].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [15]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[16].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [16]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[17].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [17]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[18].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [18]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[19].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [19]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [1]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[20].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [20]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[21].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [21]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[22].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [22]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[23].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [23]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[24].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [24]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[25].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [25]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[26].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [26]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[27].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [27]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[28].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [28]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[29].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [29]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[30].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [30]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[7].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [7]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[8].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [8]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[9].carry: CO=$auto$alumacc.cc:474:replace_alu$18231.C [9]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18234.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$18234.AA [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[10].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [10]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[11].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [11]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[12].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [12]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[13].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [13]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[14].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [14]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[15].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [15]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[16].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [16]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[17].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [17]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[18].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [18]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[19].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [19]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [1]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[20].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [20]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[21].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [21]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[22].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [22]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[23].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [23]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[24].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [24]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[25].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [25]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[26].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [26]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[27].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [27]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[28].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [28]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[29].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [29]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[30].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [30]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[7].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [7]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[8].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [8]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[9].carry: CO=$auto$alumacc.cc:474:replace_alu$18237.C [9]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18240.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18240.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18243.slice[0].carry: CO=1'1
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18051.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18051.slice[3].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18051.slice[4].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18054.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18057.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18060.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18063.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18066.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18075.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18096.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18096.slice[3].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18096.slice[4].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18099.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18102.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18105.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18108.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18111.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18138.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18138.slice[3].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18138.slice[4].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18141.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18144.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18147.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18150.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18153.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18156.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18159.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18162.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18165.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18168.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18171.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18174.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18228.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[0].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[10].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[11].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[12].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[13].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[14].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[15].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[16].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[17].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[18].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[19].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[20].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[21].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[22].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[23].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[24].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[25].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[26].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[27].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[28].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[29].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[2].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[30].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[31].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[8].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18231.slice[9].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18234.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[0].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[10].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[11].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[12].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[13].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[14].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[15].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[16].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[17].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[18].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[19].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[20].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[21].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[22].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[23].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[24].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[25].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[26].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[27].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[28].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[29].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[2].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[30].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[31].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[8].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18237.slice[9].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18240.slice[0].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18240.slice[1].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18240.slice[2].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18243.slice[0].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18243.slice[1].adder back to logic.

24.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~1312 debug messages>

24.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~597 debug messages>
Removed a total of 199 cells.

24.31.10. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$21759 ($_DFF_P_) from module decode_block.
Replaced 1 DFF cells.

24.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 2 unused cells and 320 unused wires.
<suppressed ~3 debug messages>

24.31.12. Rerunning OPT passes. (Removed registers in this run.)

24.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18054.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18099.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18141.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18240.slice[2].carry: CO=\instruction_i [0]
Optimized away SB_CARRY cell decode_block.$auto$alumacc.cc:474:replace_alu$18243.slice[1].carry: CO=\instruction_i [0]
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18054.slice[4].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18099.slice[4].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18141.slice[4].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18240.slice[3].adder back to logic.
Mapping SB_LUT4 cell decode_block.$auto$alumacc.cc:474:replace_alu$18243.slice[2].adder back to logic.

24.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~73 debug messages>

24.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

24.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

24.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

24.31.18. Rerunning OPT passes. (Removed registers in this run.)

24.31.19. Running ICE40 specific optimizations.

24.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

24.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.31.24. Finished OPT passes. (There is nothing left to do.)

24.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

24.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module decode_block:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19134 to $_DFFE_PP_ for $techmap\control_module.$0\accumulator[4:0] [1] -> \control_module.accumulator [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19152 to $_DFFE_PP_ for $techmap\control_module.$0\hold_counter[15:0] [14] -> \control_module.hold_counter [14].

24.34. Executing TECHMAP pass (map to technology primitives).

24.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

24.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~173 debug messages>

24.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~6 debug messages>

24.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

24.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in decode_block.

24.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in decode_block.
  Merging $auto$simplemap.cc:277:simplemap_mux$20909 (A=\control_module.next_pop_stall_counter [1], B=1'0, S=\reset_i) into $auto$simplemap.cc:420:simplemap_dff$19131 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20912 (A=$auto$alumacc.cc:474:replace_alu$18231.BB [3], B=1'0, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20916 (A=$techmap\control_module.$procmux$5120_Y [0], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19138 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20910 (A=\control_module.next_branch_link, B=1'0, S=\reset_i) into $auto$simplemap.cc:420:simplemap_dff$19132 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20913 (A=$techmap\control_module.$add$cpu_controller.v:567$1700_Y [2], B=1'0, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19135 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20914 (A=$techmap\control_module.$add$cpu_controller.v:567$1700_Y [3], B=1'0, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19136 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20915 (A=$techmap\control_module.$add$cpu_controller.v:567$1700_Y [4], B=1'0, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19137 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20917 (A=$techmap\control_module.$procmux$5120_Y [1], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19139 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20908 (A=\control_module.next_pop_stall_counter [0], B=1'0, S=\reset_i) into $auto$simplemap.cc:420:simplemap_dff$19130 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20918 (A=$techmap\control_module.$procmux$5120_Y [2], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19140 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20919 (A=$techmap\control_module.$procmux$5120_Y [3], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19141 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20920 (A=$techmap\control_module.$procmux$5120_Y [4], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19142 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20921 (A=$techmap\control_module.$procmux$5120_Y [5], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19143 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20922 (A=$techmap\control_module.$procmux$5120_Y [6], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19144 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20923 (A=$techmap\control_module.$procmux$5120_Y [7], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19145 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20930 (A=$auto$opt_expr.cc:189:group_cell_inputs$18455 [8], B=1'1, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21059 (A=$techmap\control_module.$procmux$5020_Y, B=1'0, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19154 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20911 (A=$techmap\control_module.$add$cpu_controller.v:567$1700_Y [0], B=1'0, S=$techmap\control_module.$or$cpu_controller.v:564$1699_Y) into $auto$simplemap.cc:420:simplemap_dff$19133 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22485 (A=1'0, B=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$21416_Y, S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21724 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22369 (A=1'1, B=$auto$simplemap.cc:127:simplemap_reduce$22345 [3], S=$techmap$techmap\control_module.$procmux$16725.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19162_Y) into $auto$simplemap.cc:420:simplemap_dff$21715 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22486 (A=1'0, B=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$21417_Y, S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21725 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22487 (A=1'0, B=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$21418_Y, S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21726 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22488 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$22988 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21727 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22489 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23016 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21728 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22490 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23029 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21729 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22491 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23057 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21730 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22492 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23070 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21731 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22493 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23098 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21732 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22494 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23111 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21733 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22495 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23124 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21734 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22496 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23137 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21735 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22497 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23150 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21736 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22498 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23163 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21737 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22499 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23176 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21738 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22500 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23189 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21739 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22501 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23202 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21740 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22502 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23215 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21741 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22503 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23228 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21742 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22504 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23241 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21743 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22505 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23254 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21744 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22506 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23267 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21745 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22507 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23280 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21746 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22508 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$23293 [0], S=$techmap$techmap\immediate_generator.$procmux$3996.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$21396_Y) into $auto$simplemap.cc:420:simplemap_dff$21747 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24273 (A=1'0, B=$techmap$techmap\addr_decoder.$procmux$3374.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$18666_Y, S=$techmap$techmap\addr_decoder.$procmux$3374.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$18654_Y) into $auto$simplemap.cc:420:simplemap_dff$21758 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19168 (A=$techmap\control_module.$2\mem_write_en_o[0:0], B=1'0, S=$auto$opt_reduce.cc:132:opt_mux$17798) into $auto$simplemap.cc:420:simplemap_dff$21792 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22230 (A=1'1, B=$techmap$techmap\control_module.$procmux$13398.$and$/usr/bin/../share/yosys/techmap.v:434$19210_Y, S=$techmap$techmap\control_module.$procmux$13398.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19207_Y) into $auto$simplemap.cc:420:simplemap_dff$21793 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22387 (A=1'0, B=$techmap$techmap\control_module.$procmux$13353.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$19320_Y, S=$techmap$techmap\control_module.$procmux$13353.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19310_Y) into $auto$simplemap.cc:420:simplemap_dff$21797 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22388 (A=1'0, B=$techmap$techmap\control_module.$procmux$13353.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$19321_Y, S=$techmap$techmap\control_module.$procmux$13353.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19310_Y) into $auto$simplemap.cc:420:simplemap_dff$21798 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22109 (A=1'0, B=$techmap$techmap\control_module.$procmux$13368.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$19264_Y, S=$techmap$techmap\control_module.$procmux$13368.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19255_Y) into $auto$simplemap.cc:420:simplemap_dff$21800 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22110 (A=1'0, B=$techmap$techmap\control_module.$procmux$13368.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$19265_Y, S=$techmap$techmap\control_module.$procmux$13368.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19255_Y) into $auto$simplemap.cc:420:simplemap_dff$21801 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22191 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$22224, S=$techmap$techmap\control_module.$procmux$13383.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19223_Y) into $auto$simplemap.cc:420:simplemap_dff$21804 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22298 (A=1'1, B=$techmap$techmap\control_module.$procmux$16673.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$19167_Y, S=$techmap$techmap\control_module.$procmux$16673.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$19162_Y) into $auto$simplemap.cc:420:simplemap_dff$21805 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21857 (A=$techmap\decode_exe_reg.$procmux$4181_Y, B=1'0, S=\reset_i) into $auto$simplemap.cc:420:simplemap_dff$21856 (SB_DFF).

24.39. Executing ICE40_OPT pass (performing simple optimizations).

24.39.1. Running ICE40 specific optimizations.

24.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~206 debug messages>

24.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

24.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

24.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..
Removed 52 unused cells and 570 unused wires.
<suppressed ~65 debug messages>

24.39.6. Rerunning OPT passes. (Removed registers in this run.)

24.39.7. Running ICE40 specific optimizations.

24.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.
<suppressed ~23 debug messages>

24.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

24.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.39.12. Rerunning OPT passes. (Removed registers in this run.)

24.39.13. Running ICE40 specific optimizations.

24.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module decode_block.

24.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\decode_block'.
Removed a total of 0 cells.

24.39.16. Executing OPT_RMDFF pass (remove dff with constant values).

24.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \decode_block..

24.39.18. Finished OPT passes. (There is nothing left to do.)

24.40. Executing TECHMAP pass (map to technology primitives).

24.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

24.40.2. Continuing TECHMAP pass.
No more expansions possible.

24.41. Executing ABC pass (technology mapping using ABC).

24.41.1. Extracting gate netlist of module `\decode_block' to `<abc-temp-dir>/input.blif'..
Extracted 1516 gates and 1840 wires to a netlist network with 322 inputs and 302 outputs.

24.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     438.
ABC: Participating nodes from both networks       =    1007.
ABC: Participating nodes from the first network   =     440. (  74.83 % of nodes)
ABC: Participating nodes from the second network  =     567. (  96.43 % of nodes)
ABC: Node pairs (any polarity)                    =     440. (  74.83 % of names can be moved)
ABC: Node pairs (same polarity)                   =     374. (  63.61 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

24.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1174
ABC RESULTS:        internal signals:     1216
ABC RESULTS:           input signals:      322
ABC RESULTS:          output signals:      302
Removing temp directory.
Removed 0 unused cells and 1187 unused wires.

24.42. Executing TECHMAP pass (map to technology primitives).

24.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

24.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101001101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
No more expansions possible.
<suppressed ~1937 debug messages>
Removed 0 unused cells and 1168 unused wires.

24.43. Executing HIERARCHY pass (managing design hierarchy).

24.43.1. Analyzing design hierarchy..
Top module:  \decode_block

24.43.2. Analyzing design hierarchy..
Top module:  \decode_block
Removed 0 unused modules.

24.44. Printing statistics.

=== decode_block ===

   Number of wires:                765
   Number of wire bits:           2318
   Number of public wires:         152
   Number of public wire bits:    1469
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1005
     SB_CARRY                      107
     SB_DFF                        120
     SB_DFFESR                       1
     SB_DFFESS                       1
     SB_DFFSR                       40
     SB_DFFSS                       11
     SB_LUT4                       719
     SB_RAM40_4K                     6

24.45. Executing CHECK pass (checking for obvious problems).
checking module decode_block..
found and reported 0 problems.

Warnings: 155 unique messages, 155 total
End of script. Logfile hash: 87acb310aa
CPU: user 10.08s system 0.17s, MEM: 86.52 MB total, 68.41 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 19% 2x proc_mux (2 sec), 17% 23x opt_merge (1 sec), ...
