![Assembly Tests](https://github.com/epfl-vlsc/manticore-compiler/actions/workflows/assembly_tests.yml/badge.svg)
# Manticore Compiler

## TODO

### Width conversion with SRA, SLL, SRL:
1. Non-aligned shifting (width(rd) != width(rs))
2. Optimize constant shifting
3. Add unit tests for each case

### Test automation
1. Automate flow from Verilog
