$date
  Sat Jan 06 21:11:26 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 26 # in26[25:0] $end
$var reg 28 $ out32[27:0] $end
$scope module dut $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 26 ' in26[25:0] $end
$var reg 28 ( out32[27:0] $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b01000100010001000100010001 #
b0000000000000000000000000000 $
0%
0&
b01000100010001000100010001 '
b0000000000000000000000000000 (
#20000000
#100000000
1!
1%
#120000000
1"
1&
#200000000
0!
0%
#220000000
b10100010001000100010001000 #
b10100010001000100010001000 '
#300000000
1!
b1010001000100010001000100000 $
1%
b1010001000100010001000100000 (
#400000000
0!
0%
#420000000
b11111111111111111111111111 #
b11111111111111111111111111 '
#500000000
1!
b1111111111111111111111111100 $
1%
b1111111111111111111111111100 (
#600000000
0!
0%
#620000000
b00000000000000000000000000 #
b00000000000000000000000000 '
#700000000
1!
b0000000000000000000000000000 $
1%
b0000000000000000000000000000 (
#800000000
0!
0%
#900000000
1!
1%
#1000000000
0!
0%
#1100000000
1!
1%
#1200000000
0!
0%
#1300000000
1!
1%
#1400000000
0!
0%
#1500000000
1!
1%
#1600000000
0!
0%
#1700000000
1!
1%
#1800000000
0!
0%
#1900000000
1!
1%
#2000000000
