#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000015f8fae1140 .scope module, "tb_axi_master_r" "tb_axi_master_r" 2 1;
 .timescale 0 0;
P_0000015f8fae12d0 .param/l "ADDR_WD" 0 2 2, +C4<00000000000000000000000000100000>;
P_0000015f8fae1308 .param/l "DATA_BYTE_WD" 1 2 66, +C4<00000000000000000000000000000010>;
P_0000015f8fae1340 .param/l "DATA_WD" 0 2 3, +C4<00000000000000000000000000100000>;
P_0000015f8fae1378 .param/l "DEPTH" 1 2 65, +C4<0000000000000000000000000000000100000000000000000000000000000000>;
P_0000015f8fae13b0 .param/l "INCR" 1 2 64, C4<10>;
P_0000015f8fae13e8 .param/l "RANDOM" 1 2 102, C4<0>;
P_0000015f8fae1420 .param/l "STRB_WD" 0 2 4, +C4<00000000000000000000000000000100>;
L_0000015f8faf2880 .functor BUFZ 1, v0000015f8fb5afb0_0, C4<0>, C4<0>, C4<0>;
L_0000015f8faf29d0 .functor BUFZ 32, v0000015f8fb5aab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015f8faf2650 .functor BUFZ 32, v0000015f8fb5bd70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015f8faf2730 .functor BUFZ 1, v0000015f8fb5beb0_0, C4<0>, C4<0>, C4<0>;
v0000015f8fa58990_0 .net "CMD_ADDR", 31 0, L_0000015f8faf29d0;  1 drivers
L_0000015f8fea8ab8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000015f8fa58cb0_0 .net "CMD_BURST", 1 0, L_0000015f8fea8ab8;  1 drivers
v0000015f8fa58170_0 .net "CMD_LEN", 31 0, L_0000015f8faf2650;  1 drivers
v0000015f8fa58210_0 .net "CMD_READY", 0 0, L_0000015f8fef19f0;  1 drivers
L_0000015f8fea8b00 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000015f8fb00300_0 .net "CMD_SIZE", 2 0, L_0000015f8fea8b00;  1 drivers
v0000015f8fb5b2d0_0 .net "CMD_VALID", 0 0, L_0000015f8faf2880;  1 drivers
v0000015f8fb5a510_0 .net "M_AXI_ARADDR", 31 0, L_0000015f8fef1980;  1 drivers
v0000015f8fb5bc30_0 .net "M_AXI_ARBURST", 1 0, L_0000015f8fef1050;  1 drivers
v0000015f8fb5a470_0 .net "M_AXI_ARLEN", 7 0, L_0000015f8fef1600;  1 drivers
v0000015f8fb5ae70_0 .net "M_AXI_ARREADY", 0 0, L_0000015f8faf2730;  1 drivers
v0000015f8fb5ad30_0 .net "M_AXI_ARSIZE", 2 0, L_0000015f8fef1130;  1 drivers
v0000015f8fb5b0f0_0 .net "M_AXI_ARVALID", 0 0, L_0000015f8faf2a40;  1 drivers
o0000015f8fb0a8d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000015f8fb5af10_0 .net "M_AXI_RDATA", 31 0, o0000015f8fb0a8d8;  0 drivers
o0000015f8fb0a908 .functor BUFZ 1, C4<z>; HiZ drive
v0000015f8fb5add0_0 .net "M_AXI_RLAST", 0 0, o0000015f8fb0a908;  0 drivers
v0000015f8fb5b9b0_0 .net "M_AXI_RREADY", 0 0, L_0000015f8fef1670;  1 drivers
o0000015f8fb0a968 .functor BUFZ 2, C4<zz>; HiZ drive
v0000015f8fb5bff0_0 .net "M_AXI_RRESP", 1 0, o0000015f8fb0a968;  0 drivers
o0000015f8fb0a998 .functor BUFZ 1, C4<z>; HiZ drive
v0000015f8fb5a5b0_0 .net "M_AXI_RVALID", 0 0, o0000015f8fb0a998;  0 drivers
v0000015f8fb5bcd0_0 .var "clk", 0 0;
v0000015f8fb5aab0_0 .var "r_cmd_addr", 31 0;
v0000015f8fb5beb0_0 .var "r_cmd_arready", 0 0;
v0000015f8fb5bd70_0 .var "r_cmd_len", 31 0;
v0000015f8fb5afb0_0 .var "r_cmd_valid", 0 0;
v0000015f8fb5ac90_0 .var "rst_n", 0 0;
S_0000015f8fae1460 .scope generate, "genblk1" "genblk1" 2 105, 2 105 0, S_0000015f8fae1140;
 .timescale 0 0;
E_0000015f8faf82b0/0 .event negedge, v0000015f8fa58c10_0;
E_0000015f8faf82b0/1 .event posedge, v0000015f8fafe8c0_0;
E_0000015f8faf82b0 .event/or E_0000015f8faf82b0/0, E_0000015f8faf82b0/1;
S_0000015f8fa72b80 .scope module, "u_axi_master_r" "axi_master_r" 2 80, 3 1 0, S_0000015f8fae1140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "r_cmd_valid";
    .port_info 3 /INPUT 2 "r_cmd_burst";
    .port_info 4 /INPUT 3 "r_cmd_size";
    .port_info 5 /INPUT 32 "r_cmd_addr";
    .port_info 6 /INPUT 32 "r_cmd_len";
    .port_info 7 /OUTPUT 1 "r_cmd_ready";
    .port_info 8 /OUTPUT 1 "M_AXI_ARVALID";
    .port_info 9 /OUTPUT 2 "M_AXI_ARBURST";
    .port_info 10 /OUTPUT 3 "M_AXI_ARSIZE";
    .port_info 11 /OUTPUT 32 "M_AXI_ARADDR";
    .port_info 12 /OUTPUT 8 "M_AXI_ARLEN";
    .port_info 13 /INPUT 1 "M_AXI_ARREADY";
    .port_info 14 /INPUT 1 "M_AXI_RVALID";
    .port_info 15 /INPUT 1 "M_AXI_RLAST";
    .port_info 16 /INPUT 32 "M_AXI_RDATA";
    .port_info 17 /INPUT 2 "M_AXI_RRESP";
    .port_info 18 /OUTPUT 1 "M_AXI_RREADY";
P_0000015f8fae2f60 .param/l "ADDRLSB" 1 3 37, +C4<00000000000000000000000000000010>;
P_0000015f8fae2f98 .param/l "ADDR_WD" 0 3 2, +C4<00000000000000000000000000100000>;
P_0000015f8fae2fd0 .param/l "DATA_WD" 0 3 3, +C4<00000000000000000000000000100000>;
P_0000015f8fae3008 .param/l "FIXED" 1 3 33, C4<00>;
P_0000015f8fae3040 .param/l "INCR" 1 3 34, C4<10>;
P_0000015f8fae3078 .param/l "LGLEN" 1 3 51, +C4<00000000000000000000000000100000>;
P_0000015f8fae30b0 .param/l "LGLENT" 1 3 53, +C4<000000000000000000000000000011110>;
P_0000015f8fae30e8 .param/l "LGMAXBURST" 1 3 44, +C4<00000000000000000000000000001000>;
P_0000015f8fae3120 .param/l "LGMAX_FIXED_BURST" 1 3 46, +C4<00000000000000000000000000000100>;
P_0000015f8fae3158 .param/l "MAX_FIXED_BURST" 1 3 49, +C4<000000000000000000000000000000010000>;
P_0000015f8fae3190 .param/l "OPT_UNALIGNED" 1 3 31, C4<0>;
P_0000015f8fae31c8 .param/l "STRB_WD" 0 3 4, +C4<00000000000000000000000000000100>;
P_0000015f8fae3200 .param/l "TEMP_LGMAXBURST" 1 3 40, +C4<00000000000000000000000000001010>;
P_0000015f8fae3238 .param/l "WRAP" 1 3 35, C4<11>;
L_0000015f8faf2a40 .functor BUFZ 1, v0000015f8fb001c0_0, C4<0>, C4<0>, C4<0>;
L_0000015f8fef1980 .functor BUFZ 32, v0000015f8fafec80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015f8fef1050 .functor BUFZ 2, v0000015f8faff4a0_0, C4<00>, C4<00>, C4<00>;
L_0000015f8fef1130 .functor BUFZ 3, v0000015f8fafe640_0, C4<000>, C4<000>, C4<000>;
L_0000015f8fef1600 .functor BUFZ 8, v0000015f8faff7c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000015f8fef1670 .functor BUFZ 1, v0000015f8fafe820_0, C4<0>, C4<0>, C4<0>;
L_0000015f8fef19f0 .functor AND 1, L_0000015f8fb5a8d0, L_0000015f8fb5abf0, C4<1>, C4<1>;
v0000015f8faff900_0 .net "M_AXI_ARADDR", 31 0, L_0000015f8fef1980;  alias, 1 drivers
v0000015f8faff720_0 .net "M_AXI_ARBURST", 1 0, L_0000015f8fef1050;  alias, 1 drivers
v0000015f8fb00120_0 .net "M_AXI_ARLEN", 7 0, L_0000015f8fef1600;  alias, 1 drivers
v0000015f8faff680_0 .net "M_AXI_ARREADY", 0 0, L_0000015f8faf2730;  alias, 1 drivers
v0000015f8fafea00_0 .net "M_AXI_ARSIZE", 2 0, L_0000015f8fef1130;  alias, 1 drivers
v0000015f8fb00260_0 .net "M_AXI_ARVALID", 0 0, L_0000015f8faf2a40;  alias, 1 drivers
v0000015f8faff220_0 .net "M_AXI_RDATA", 31 0, o0000015f8fb0a8d8;  alias, 0 drivers
v0000015f8faff9a0_0 .net "M_AXI_RLAST", 0 0, o0000015f8fb0a908;  alias, 0 drivers
v0000015f8faff0e0_0 .net "M_AXI_RREADY", 0 0, L_0000015f8fef1670;  alias, 1 drivers
v0000015f8faff180_0 .net "M_AXI_RRESP", 1 0, o0000015f8fb0a968;  alias, 0 drivers
v0000015f8faffae0_0 .net "M_AXI_RVALID", 0 0, o0000015f8fb0a998;  alias, 0 drivers
v0000015f8fafee60_0 .net *"_ivl_13", 0 0, L_0000015f8fb5a8d0;  1 drivers
v0000015f8faffb80_0 .net *"_ivl_15", 0 0, L_0000015f8fb5abf0;  1 drivers
v0000015f8faff860_0 .var "addr_align_burst_comb", 7 0;
v0000015f8fafedc0_0 .var "ar_addr", 31 0;
v0000015f8fafef00_0 .var "ar_burst", 1 0;
v0000015f8fafefa0_0 .var "ar_burst_outstanding", 29 0;
v0000015f8fafe5a0_0 .var "ar_incr_burst", 0 0;
v0000015f8faffea0_0 .var "ar_last_outstanding", 0 0;
v0000015f8fafed20_0 .var "ar_len_t", 29 0;
v0000015f8fafe780_0 .var "ar_multi_fixed_bursts", 0 0;
v0000015f8faff5e0_0 .var "ar_multi_fixed_bursts_remaining", 0 0;
v0000015f8fafebe0_0 .var "ar_multi_full_bursts", 0 0;
v0000015f8faffa40_0 .var "ar_multi_full_bursts_remaining", 0 0;
v0000015f8faffe00_0 .var "ar_need_4K_design", 0 0;
v0000015f8faffc20_0 .var "ar_next_burst", 8 0;
v0000015f8faffcc0_0 .var "ar_next_multi_fixed_bursts_remaining_comb", 0 0;
v0000015f8fafe460_0 .var "ar_next_multi_full_bursts_remaining_comb", 0 0;
v0000015f8fafff40_0 .var "ar_next_requests_remaining_comb", 29 0;
v0000015f8faffd60_0 .var "ar_none_fixed_burst", 0 0;
v0000015f8fafffe0_0 .var "ar_none_incr_burst", 0 0;
v0000015f8faff400_0 .var "ar_none_outstanding", 0 0;
v0000015f8fafe500_0 .var "ar_requests_remaining", 29 0;
v0000015f8fafeb40_0 .var "ar_size", 2 0;
v0000015f8fb00080_0 .var "ar_zero_len", 0 0;
v0000015f8fafe6e0_0 .var "axi_abort_pending", 0 0;
v0000015f8fafec80_0 .var "axi_araddr", 31 0;
v0000015f8faff4a0_0 .var "axi_arburst", 1 0;
v0000015f8faff7c0_0 .var "axi_arlen", 7 0;
v0000015f8fafe640_0 .var "axi_arsize", 2 0;
v0000015f8fb001c0_0 .var "axi_arvalid", 0 0;
v0000015f8fafe820_0 .var "axi_rready", 0 0;
v0000015f8fafe8c0_0 .net "clk", 0 0, v0000015f8fb5bcd0_0;  1 drivers
v0000015f8faff2c0_0 .var "initial_burst_len_comb", 8 0;
v0000015f8faff040_0 .var "phantom_start", 0 0;
v0000015f8fafe960_0 .var "r_busy", 0 0;
v0000015f8fafeaa0_0 .net "r_cmd_addr", 31 0, L_0000015f8faf29d0;  alias, 1 drivers
v0000015f8faff540_0 .net "r_cmd_burst", 1 0, L_0000015f8fea8ab8;  alias, 1 drivers
v0000015f8fa585d0_0 .var "r_cmd_fire_comb", 0 0;
v0000015f8fa58710_0 .net "r_cmd_len", 31 0, L_0000015f8faf2650;  alias, 1 drivers
v0000015f8fa58f30_0 .net "r_cmd_ready", 0 0, L_0000015f8fef19f0;  alias, 1 drivers
v0000015f8fa580d0_0 .net "r_cmd_size", 2 0, L_0000015f8fea8b00;  alias, 1 drivers
v0000015f8fa58030_0 .net "r_cmd_valid", 0 0, L_0000015f8faf2880;  alias, 1 drivers
v0000015f8fa588f0_0 .var "r_complete_comb", 0 0;
v0000015f8fa58b70_0 .var "r_pre_start", 0 0;
v0000015f8fa58c10_0 .net "rst_n", 0 0, v0000015f8fb5ac90_0;  1 drivers
v0000015f8fa587b0_0 .var "start_burst_comb", 0 0;
E_0000015f8faf89f0 .event anyedge, v0000015f8fafe500_0, v0000015f8faff040_0, v0000015f8fb00120_0, v0000015f8fafff40_0;
E_0000015f8faf8530/0 .event anyedge, v0000015f8fafeaa0_0, v0000015f8fafe5a0_0, v0000015f8fafe780_0, v0000015f8fafed20_0;
E_0000015f8faf8530/1 .event anyedge, v0000015f8faffe00_0, v0000015f8faff860_0, v0000015f8fafebe0_0;
E_0000015f8faf8530 .event/or E_0000015f8faf8530/0, E_0000015f8faf8530/1;
E_0000015f8faf8630/0 .event anyedge, v0000015f8fafe5a0_0, v0000015f8fafffe0_0, v0000015f8faffd60_0, v0000015f8fafe960_0;
E_0000015f8faf8630/1 .event anyedge, v0000015f8fa58b70_0, v0000015f8faff040_0, v0000015f8fafe6e0_0;
E_0000015f8faf8630 .event/or E_0000015f8faf8630/0, E_0000015f8faf8630/1;
E_0000015f8faf86b0/0 .event anyedge, v0000015f8fafe960_0, v0000015f8faffae0_0, v0000015f8faff0e0_0, v0000015f8faff9a0_0;
E_0000015f8faf86b0/1 .event anyedge, v0000015f8faff400_0;
E_0000015f8faf86b0 .event/or E_0000015f8faf86b0/0, E_0000015f8faf86b0/1;
E_0000015f8faf8430 .event anyedge, v0000015f8fa58030_0, v0000015f8fa58f30_0;
L_0000015f8fb5a8d0 .reduce/nor v0000015f8fafe960_0;
L_0000015f8fb5abf0 .reduce/nor v0000015f8fafe6e0_0;
    .scope S_0000015f8fae1460;
T_0 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fb5ac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fb5afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fb5beb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015f8fb5aab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015f8fb5bd70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fb5afb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fb5beb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015f8fb5aab0_0, 0;
    %pushi/vec4 2303, 0, 32;
    %assign/vec4 v0000015f8fb5bd70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000015f8fa72b80;
T_1 ;
    %wait E_0000015f8faf8430;
    %load/vec4 v0000015f8fa58030_0;
    %load/vec4 v0000015f8fa58f30_0;
    %and;
    %store/vec4 v0000015f8fa585d0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000015f8fa72b80;
T_2 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015f8fa585d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fafe960_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000015f8fa588f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe960_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015f8fa72b80;
T_3 ;
    %wait E_0000015f8faf86b0;
    %load/vec4 v0000015f8fafe960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f8fa588f0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000015f8faffae0_0;
    %load/vec4 v0000015f8faff0e0_0;
    %and;
    %load/vec4 v0000015f8faff9a0_0;
    %and;
    %load/vec4 v0000015f8faff400_0;
    %and;
    %load/vec4 v0000015f8fafe960_0;
    %and;
    %store/vec4 v0000015f8fa588f0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000015f8fa72b80;
T_4 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fa58b70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015f8fafe960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fa58b70_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000015f8fafe960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fa58b70_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015f8fa72b80;
T_5 ;
    %wait E_0000015f8faf8630;
    %load/vec4 v0000015f8fafe5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0000015f8fafffe0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0000015f8faffd60_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %inv;
    %store/vec4 v0000015f8fa587b0_0, 0, 1;
    %load/vec4 v0000015f8fafe960_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000015f8fa58b70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.2, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f8fa587b0_0, 0, 1;
T_5.2 ;
    %load/vec4 v0000015f8faff040_0;
    %flag_set/vec4 8;
    %load/vec4 v0000015f8fafe6e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.4, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f8fa587b0_0, 0, 1;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000015f8fa72b80;
T_6 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faff040_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000015f8fa587b0_0;
    %assign/vec4 v0000015f8faff040_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000015f8fa72b80;
T_7 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faffe00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000015f8fafe960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faffe00_0, 0;
T_7.2 ;
    %load/vec4 v0000015f8fafeaa0_0;
    %parti/s 8, 2, 3;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000015f8fa58710_0;
    %parti/s 22, 10, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8faffe00_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000015f8fa58710_0;
    %parti/s 8, 2, 3;
    %inv;
    %load/vec4 v0000015f8fafeaa0_0;
    %parti/s 8, 2, 3;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8faffe00_0, 0;
T_7.8 ;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000015f8fa72b80;
T_8 ;
    %wait E_0000015f8faf8530;
    %load/vec4 v0000015f8fafeaa0_0;
    %parti/s 8, 2, 3;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000015f8faff860_0, 0, 8;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0000015f8faff2c0_0, 0, 9;
    %load/vec4 v0000015f8fafe5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000015f8fafe780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000015f8fafed20_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %store/vec4 v0000015f8faff2c0_0, 0, 9;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 16, 0, 9;
    %store/vec4 v0000015f8faff2c0_0, 0, 9;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000015f8faffe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000015f8faff860_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015f8faff2c0_0, 0, 9;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000015f8fafebe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000015f8fafed20_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000015f8faff2c0_0, 0, 9;
T_8.6 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000015f8fa72b80;
T_9 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015f8fafedc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015f8fafef00_0, 0;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0000015f8fafed20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015f8fafeb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fb00080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe780_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000015f8fafe960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000015f8fafeaa0_0;
    %assign/vec4 v0000015f8fafedc0_0, 0;
    %load/vec4 v0000015f8faff540_0;
    %assign/vec4 v0000015f8fafef00_0, 0;
    %load/vec4 v0000015f8fa58710_0;
    %parti/s 30, 2, 3;
    %addi 1, 0, 30;
    %assign/vec4 v0000015f8fafed20_0, 0;
    %load/vec4 v0000015f8fa580d0_0;
    %assign/vec4 v0000015f8fafeb40_0, 0;
    %load/vec4 v0000015f8faff540_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015f8fafe5a0_0, 0;
    %load/vec4 v0000015f8fa58710_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015f8fb00080_0, 0;
    %load/vec4 v0000015f8fa58710_0;
    %parti/s 22, 10, 5;
    %or/r;
    %assign/vec4 v0000015f8fafebe0_0, 0;
    %load/vec4 v0000015f8fa58710_0;
    %parti/s 26, 6, 4;
    %or/r;
    %assign/vec4 v0000015f8fafe780_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000015f8fafe6e0_0;
    %nor/r;
    %load/vec4 v0000015f8faffae0_0;
    %load/vec4 v0000015f8faff180_0;
    %parti/s 1, 1, 2;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0000015f8fafe500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015f8fb00080_0, 0;
    %load/vec4 v0000015f8fafe500_0;
    %assign/vec4 v0000015f8fafed20_0, 0;
    %load/vec4 v0000015f8fafe500_0;
    %parti/s 22, 8, 5;
    %or/r;
    %assign/vec4 v0000015f8fafebe0_0, 0;
    %load/vec4 v0000015f8fafe500_0;
    %parti/s 26, 4, 4;
    %or/r;
    %assign/vec4 v0000015f8fafe780_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000015f8fa72b80;
T_10 ;
    %wait E_0000015f8faf89f0;
    %load/vec4 v0000015f8fafe500_0;
    %load/vec4 v0000015f8faff040_0;
    %replicate 22;
    %load/vec4 v0000015f8faff040_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0000015f8fb00120_0;
    %inv;
    %addi 1, 0, 8;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000015f8fafff40_0, 0, 30;
    %load/vec4 v0000015f8fafff40_0;
    %parti/s 22, 8, 5;
    %or/r;
    %store/vec4 v0000015f8fafe460_0, 0, 1;
    %load/vec4 v0000015f8fafff40_0;
    %parti/s 26, 4, 4;
    %or/r;
    %store/vec4 v0000015f8faffcc0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000015f8fa72b80;
T_11 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0000015f8fafe500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faffa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafffe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faff5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faffd60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000015f8fa58b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000015f8fafed20_0;
    %assign/vec4 v0000015f8fafe500_0, 0;
    %load/vec4 v0000015f8fafed20_0;
    %parti/s 22, 8, 5;
    %or/r;
    %assign/vec4 v0000015f8faffa40_0, 0;
    %load/vec4 v0000015f8fb00080_0;
    %assign/vec4 v0000015f8fafffe0_0, 0;
    %load/vec4 v0000015f8fafed20_0;
    %parti/s 26, 4, 4;
    %or/r;
    %assign/vec4 v0000015f8faff5e0_0, 0;
    %load/vec4 v0000015f8fb00080_0;
    %assign/vec4 v0000015f8faffd60_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000015f8faff040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000015f8fafff40_0;
    %assign/vec4 v0000015f8fafe500_0, 0;
    %load/vec4 v0000015f8fafe460_0;
    %assign/vec4 v0000015f8faffa40_0, 0;
    %load/vec4 v0000015f8fafe460_0;
    %nor/r;
    %load/vec4 v0000015f8fafe500_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000015f8fafffe0_0, 0;
    %load/vec4 v0000015f8faffcc0_0;
    %assign/vec4 v0000015f8faff5e0_0, 0;
    %load/vec4 v0000015f8faffcc0_0;
    %nor/r;
    %load/vec4 v0000015f8fafe500_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0000015f8faffd60_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000015f8fafe6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0000015f8fafe500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faffa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fafffe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faff5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8faffd60_0, 0;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000015f8fa72b80;
T_12 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000015f8faffc20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000015f8fa58b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000015f8faff2c0_0;
    %assign/vec4 v0000015f8faffc20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000015f8faff040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0000015f8fafe5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0000015f8faffcc0_0;
    %nor/r;
    %load/vec4 v0000015f8fafe500_0;
    %parti/s 4, 0, 2;
    %pad/u 36;
    %cmpi/u 16, 0, 36;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0000015f8fafff40_0;
    %pad/u 9;
    %assign/vec4 v0000015f8faffc20_0, 0;
    %jmp T_12.9;
T_12.8 ;
    %pushi/vec4 16, 0, 9;
    %assign/vec4 v0000015f8faffc20_0, 0;
T_12.9 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000015f8fafe460_0;
    %nor/r;
    %load/vec4 v0000015f8fafe500_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0000015f8fafff40_0;
    %pad/u 9;
    %assign/vec4 v0000015f8faffc20_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0000015f8faffc20_0, 0;
T_12.11 ;
T_12.7 ;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000015f8fa72b80;
T_13 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fb001c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000015f8fb00260_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000015f8faff680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.2, 9;
    %load/vec4 v0000015f8fa587b0_0;
    %assign/vec4 v0000015f8fb001c0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000015f8fa72b80;
T_14 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000015f8faff7c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000015f8fb00260_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000015f8faff680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.2, 9;
    %load/vec4 v0000015f8faffc20_0;
    %subi 1, 0, 9;
    %pad/u 8;
    %assign/vec4 v0000015f8faff7c0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000015f8fa72b80;
T_15 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000015f8faff4a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000015f8fb00260_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000015f8faff680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.2, 9;
    %load/vec4 v0000015f8fafef00_0;
    %assign/vec4 v0000015f8faff4a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000015f8fa72b80;
T_16 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015f8fafe640_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000015f8fb00260_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0000015f8faff680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.2, 9;
    %load/vec4 v0000015f8fafeb40_0;
    %assign/vec4 v0000015f8fafe640_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000015f8fa72b80;
T_17 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015f8fafec80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000015f8fa58b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000015f8fafedc0_0;
    %assign/vec4 v0000015f8fafec80_0, 0;
T_17.2 ;
    %load/vec4 v0000015f8fb00260_0;
    %load/vec4 v0000015f8faff680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000015f8fafec80_0, 4, 5;
    %load/vec4 v0000015f8fafe5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0000015f8fafec80_0;
    %parti/s 30, 2, 3;
    %load/vec4 v0000015f8fb00120_0;
    %pad/u 30;
    %addi 1, 0, 30;
    %add;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000015f8fafec80_0, 4, 5;
T_17.6 ;
T_17.4 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000015f8fafec80_0, 4, 5;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000015f8fa72b80;
T_18 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe6e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000015f8faffae0_0;
    %load/vec4 v0000015f8faff0e0_0;
    %and;
    %load/vec4 v0000015f8faff180_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fafe6e0_0, 0;
T_18.2 ;
    %load/vec4 v0000015f8fafe960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe6e0_0, 0;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000015f8fa72b80;
T_19 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe820_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000015f8fa588f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8fafe820_0, 0;
T_19.2 ;
    %load/vec4 v0000015f8fb00260_0;
    %load/vec4 v0000015f8faff680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8fafe820_0, 0;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000015f8fa72b80;
T_20 ;
    %wait E_0000015f8faf82b0;
    %load/vec4 v0000015f8fa58c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 30;
    %assign/vec4 v0000015f8fafefa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faffea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f8faff400_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000015f8fb00260_0;
    %load/vec4 v0000015f8faff680_0;
    %and;
    %load/vec4 v0000015f8faff9a0_0;
    %load/vec4 v0000015f8faffae0_0;
    %and;
    %load/vec4 v0000015f8faff0e0_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0000015f8fafefa0_0;
    %subi 1, 0, 30;
    %assign/vec4 v0000015f8fafefa0_0, 0;
    %load/vec4 v0000015f8fafefa0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015f8faffea0_0, 0;
    %load/vec4 v0000015f8fafefa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015f8faff400_0, 0;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0000015f8fafefa0_0;
    %addi 1, 0, 30;
    %assign/vec4 v0000015f8fafefa0_0, 0;
    %load/vec4 v0000015f8fafefa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015f8faffea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faff400_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0000015f8fafefa0_0;
    %assign/vec4 v0000015f8fafefa0_0, 0;
    %load/vec4 v0000015f8fafefa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000015f8faffea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f8faff400_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000015f8fae1140;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f8fb5bcd0_0, 0, 1;
T_21.0 ;
    %delay 5, 0;
    %load/vec4 v0000015f8fb5bcd0_0;
    %inv;
    %store/vec4 v0000015f8fb5bcd0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0000015f8fae1140;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f8fb5ac90_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015f8fb5ac90_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0000015f8fae1140;
T_23 ;
    %vpi_call 2 25 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../code/tb_axi_master_r.v";
    "../code/axi_master_r.v";
