// Seed: 517305857
module module_0 (
    id_1,
    id_2,
    id_3#(.id_4(1)),
    id_5
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  bit id_2;
  ;
  always begin : LABEL_0
    id_2 <= id_0;
  end
  wire id_3;
  wire id_4;
  initial $signed(52);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    input uwire id_0
);
  logic id_2;
  assign id_2 = 1;
  assign id_2 = id_2;
  logic id_3;
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  initial id_2 <= id_0;
endmodule
