# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Piso.srcs/sources_1/new/Piso.vhd" \
"../../../../Piso.srcs/sim_1/new/tb_piso.vhd" \

# Do not sort compile order
nosort
