# Day 1: Introduction to Verilog RTL Design & Synthesis

Welcome to **Day 1** of the RTL Workshop!

Today, you'll learn Verilog, iverilog simulation, and Yosys synthesis.

---

## Screenshots

- ![iverilog](images/iverilog.png)
- ![Netlist](images/netlist.png)
- ![RTL and TB](images/RTLcode_and_tb.png)
- ![Synthesized RTL](images/synth_RTL.png)
- ![Testbench](images/Testbench.png)
- ![Waveform](images/waveform_good_mux.png)
