<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64RegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64RegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64RegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- AArch64RegisterInfo.h - AArch64 Register Information Impl --*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the AArch64 implementation of the MRegisterInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="AArch64RegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   16</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;AArch64GenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>RegScavenger;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>Triple;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterInfo.html">   26</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> final : <span class="keyword">public</span> <a class="code" href="classAArch64GenRegisterInfo.html">AArch64GenRegisterInfo</a> {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a8b8eb94cae89af6b7c75258fba4ac1e0">AArch64RegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT);</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// FIXME: This should be tablegen&#39;d like getDwarfRegNum is</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterInfo.html#a1f843070807cb293478a6ba335fd896a">   33</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a1f843070807cb293478a6ba335fd896a">getSEHRegNum</a>(<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keywordflow">return</span> getEncodingValue(<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  }</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a291580cc01efa41a004f8b30e358969f">isReservedReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a999b53e29b4f65e8b69cc35300b4e1b3">isStrictlyReservedReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a8f56fea99a4fd71730825c599b71f255">isAnyArgRegReserved</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a92f6c66cdcfda320596faa724a82937c">emitReservedArgRegCallError</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a776852734c11ae705971ee8d39e589c6">UpdateCustomCalleeSavedRegs</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">UpdateCustomCallPreservedMask</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> **<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// Code Generation virtual methods...</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ac26dae5c257bfaab5aa15cab7255f107">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aaab57b42c1306819f384fbc8917e728b">getDarwinCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a35e0d4e10fc033d23cb665a9f6ef4bc6">getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a2a4f0d74a9e54517b5009c2ac31503b5">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                       <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ace1d2fbafd80bd71d27a949593da97f7">getDarwinCallPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                             <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterInfo.html#a3412da4a5b8c1999d660e6e780bcefaa">   56</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a3412da4a5b8c1999d660e6e780bcefaa">getCSRFirstUseCost</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// The cost will be compared against BlockFrequency where entry has the</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// value of 1 &lt;&lt; 14. A value of 5 will choose to spill or split really</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// cold path instead of using a callee-saved register.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  }</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a63d539c1d62e32c02ef7148119cd8fce">getSubClassWithSubReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                        <span class="keywordtype">unsigned</span> Idx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// Calls involved in thread-local variable lookup save more registers than</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// normal calls, so they need a different mask to represent this.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aa26bfc77e6ce2219491ef73aa43041af">getTLSCallPreservedMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ad07637fa0d73f595bd80eba10f74114d">getSMStartStopCallPreservedMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ab79c1292e71ad692227eb056a527903f">SMEABISupportRoutinesCallPreservedMaskFromX0</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// Funclets on ARM64 Windows don&#39;t preserve any registers.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aa2cf15f3429b07ac38ce86c0deecdf2d">getNoPreservedMask</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// Unwinders may not preserve all Neon and SVE registers.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ac46af6be29759c071896093e8a5ec220">getCustomEHPadPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// getThisReturnPreservedMask - Returns a call preserved mask specific to the</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// case that &#39;returned&#39; is on an i64 first argument if the calling convention</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// is one that can (partially) model this attribute with a preserved mask</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// (i.e. it is a calling convention that uses the same register for the first</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// i64 argument and an i64 return value)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// Should return NULL in the case that the calling convention does not have</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// this property</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a1e901d70774581088feef3ee1d967ff1">getThisReturnPreservedMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                             <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// Stack probing calls preserve different CSRs to the normal CC.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a85e8a1b86fd5ae947211163016cf7b80">getWindowsStackProbePreservedMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a135ff03665f8746c89e91d3b802a1017">getStrictlyReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a366a7f426707271b798b4355c12ce57d">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  std::optional&lt;std::string&gt;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#af05862d6eaf49d6ca3a5ddac9231fd0d">explainReservedReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                     <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aaaed10441dd729ce9fdc91120f2a77f0">isAsmClobberable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                       <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a774a5b2a1b863baedbae7c5c9f62f360">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                     <span class="keywordtype">unsigned</span> Kind = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a192c197358f88606b27a80ceb34f2954">getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a7926f85d35e77a4f1c4d9c041a0f7612">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#add6176251034fbacf30f8e906db5f347">useFPForScavengingIndex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#af81e5df3a149fe59116ca57fd66f92fa">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a83f94d5dd8793554e6f3be24bc75eea5">needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a7b0d5c1915330faa3a19839c10ccfd2f">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                          int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a7321f8d9c50eb416611a0309a3fd9742">materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                        int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a825b9cf5093b700f2b37cf4b7555af66">resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                         int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aa24149b04083669797095c1473b14f3a">eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#adf86b81af5da74aea6a11c36eadf41be">cannotEliminateFrame</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a51acc1b21295aa0d3e06392e26601e12">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#acafe750c425c834b596416c311715d8c">hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#af855b9574123510dd91bee730edba54b">getBaseRegister</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#ae01246dc7ecdd8a082730860cd3166a1">isArgumentRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                          <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// Debug information queries.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aa403598e50fb4724e2c5927e2ad8864e">getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a686453b777e5e7540ba688dc84fd4733">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                               <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aca088b3aa514b9ef361f5d4d244c97b7">getLocalAddressRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a96feb3493457dc69868b789630e4506b">regNeedsCFI</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">unsigned</span> &amp;RegToUseForCFI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// SrcRC and DstRC will be morphed into NewRC if this returns true</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#a472cefd8107362b99710b1e58174b7a0">shouldCoalesce</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                      <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                      <span class="keywordtype">unsigned</span> DstSubReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                      <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64RegisterInfo.html#aa93abb15d7ccdae4c8dc69cef75a202a">getOffsetOpcodes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;uint64_t&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;};</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_ad07637fa0d73f595bd80eba10f74114d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ad07637fa0d73f595bd80eba10f74114d">llvm::AArch64RegisterInfo::getSMStartStopCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getSMStartStopCallPreservedMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00324">AArch64RegisterInfo.cpp:324</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a2a4f0d74a9e54517b5009c2ac31503b5"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a2a4f0d74a9e54517b5009c2ac31503b5">llvm::AArch64RegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00244">AArch64RegisterInfo.cpp:244</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a472cefd8107362b99710b1e58174b7a0"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a472cefd8107362b99710b1e58174b7a0">llvm::AArch64RegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdoc">SrcRC and DstRC will be morphed into NewRC if this returns true.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00969">AArch64RegisterInfo.cpp:969</a></div></div>
<div class="ttc" id="aclassAArch64GenRegisterInfo_html"><div class="ttname"><a href="classAArch64GenRegisterInfo.html">AArch64GenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_ab79c1292e71ad692227eb056a527903f"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ab79c1292e71ad692227eb056a527903f">llvm::AArch64RegisterInfo::SMEABISupportRoutinesCallPreservedMaskFromX0</a></div><div class="ttdeci">const uint32_t * SMEABISupportRoutinesCallPreservedMaskFromX0() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00329">AArch64RegisterInfo.cpp:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_ae0d8a95e0be5b8b7c9e31abc8ead009d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ae0d8a95e0be5b8b7c9e31abc8ead009d">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask</a></div><div class="ttdeci">void UpdateCustomCallPreservedMask(MachineFunction &amp;MF, const uint32_t **Mask) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00304">AArch64RegisterInfo.cpp:304</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_af855b9574123510dd91bee730edba54b"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#af855b9574123510dd91bee730edba54b">llvm::AArch64RegisterInfo::getBaseRegister</a></div><div class="ttdeci">unsigned getBaseRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00494">AArch64RegisterInfo.cpp:494</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a8f56fea99a4fd71730825c599b71f255"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a8f56fea99a4fd71730825c599b71f255">llvm::AArch64RegisterInfo::isAnyArgRegReserved</a></div><div class="ttdeci">bool isAnyArgRegReserved(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00456">AArch64RegisterInfo.cpp:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aa2cf15f3429b07ac38ce86c0deecdf2d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aa2cf15f3429b07ac38ce86c0deecdf2d">llvm::AArch64RegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00333">AArch64RegisterInfo.cpp:333</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_ae01246dc7ecdd8a082730860cd3166a1"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ae01246dc7ecdd8a082730860cd3166a1">llvm::AArch64RegisterInfo::isArgumentRegister</a></div><div class="ttdeci">bool isArgumentRegister(const MachineFunction &amp;MF, MCRegister Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00532">AArch64RegisterInfo.cpp:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a35e0d4e10fc033d23cb665a9f6ef4bc6"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a35e0d4e10fc033d23cb665a9f6ef4bc6">llvm::AArch64RegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00168">AArch64RegisterInfo.cpp:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aa403598e50fb4724e2c5927e2ad8864e"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aa403598e50fb4724e2c5927e2ad8864e">llvm::AArch64RegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00596">AArch64RegisterInfo.cpp:596</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a686453b777e5e7540ba688dc84fd4733"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a686453b777e5e7540ba688dc84fd4733">llvm::AArch64RegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00913">AArch64RegisterInfo.cpp:913</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_adf86b81af5da74aea6a11c36eadf41be"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#adf86b81af5da74aea6a11c36eadf41be">llvm::AArch64RegisterInfo::cannotEliminateFrame</a></div><div class="ttdeci">bool cannotEliminateFrame(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00635">AArch64RegisterInfo.cpp:635</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a192c197358f88606b27a80ceb34f2954"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a192c197358f88606b27a80ceb34f2954">llvm::AArch64RegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00488">AArch64RegisterInfo.cpp:488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a63d539c1d62e32c02ef7148119cd8fce"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a63d539c1d62e32c02ef7148119cd8fce">llvm::AArch64RegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00195">AArch64RegisterInfo.cpp:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a1f843070807cb293478a6ba335fd896a"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a1f843070807cb293478a6ba335fd896a">llvm::AArch64RegisterInfo::getSEHRegNum</a></div><div class="ttdeci">int getSEHRegNum(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00033">AArch64RegisterInfo.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a7321f8d9c50eb416611a0309a3fd9742"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a7321f8d9c50eb416611a0309a3fd9742">llvm::AArch64RegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">Register materializeFrameBaseRegister(MachineBasicBlock *MBB, int FrameIdx, int64_t Offset) const override</div><div class="ttdoc">Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx at the beginning of the basic ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00721">AArch64RegisterInfo.cpp:721</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a7b0d5c1915330faa3a19839c10ccfd2f"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a7b0d5c1915330faa3a19839c10ccfd2f">llvm::AArch64RegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00710">AArch64RegisterInfo.cpp:710</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a8b8eb94cae89af6b7c75258fba4ac1e0"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a8b8eb94cae89af6b7c75258fba4ac1e0">llvm::AArch64RegisterInfo::AArch64RegisterInfo</a></div><div class="ttdeci">AArch64RegisterInfo(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00042">AArch64RegisterInfo.cpp:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a999b53e29b4f65e8b69cc35300b4e1b3"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a999b53e29b4f65e8b69cc35300b4e1b3">llvm::AArch64RegisterInfo::isStrictlyReservedReg</a></div><div class="ttdeci">bool isStrictlyReservedReg(const MachineFunction &amp;MF, MCRegister Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00451">AArch64RegisterInfo.cpp:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a83f94d5dd8793554e6f3be24bc75eea5"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a83f94d5dd8793554e6f3be24bc75eea5">llvm::AArch64RegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdoc">needsFrameBaseReg - Returns true if the instruction's frame index reference would be better served by...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00646">AArch64RegisterInfo.cpp:646</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a3412da4a5b8c1999d660e6e780bcefaa"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a3412da4a5b8c1999d660e6e780bcefaa">llvm::AArch64RegisterInfo::getCSRFirstUseCost</a></div><div class="ttdeci">unsigned getCSRFirstUseCost() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00056">AArch64RegisterInfo.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_add6176251034fbacf30f8e906db5f347"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#add6176251034fbacf30f8e906db5f347">llvm::AArch64RegisterInfo::useFPForScavengingIndex</a></div><div class="ttdeci">bool useFPForScavengingIndex(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00612">AArch64RegisterInfo.cpp:612</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_ac26dae5c257bfaab5aa15cab7255f107"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ac26dae5c257bfaab5aa15cab7255f107">llvm::AArch64RegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdoc">Code Generation virtual methods...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00071">AArch64RegisterInfo.cpp:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a366a7f426707271b798b4355c12ce57d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a366a7f426707271b798b4355c12ce57d">llvm::AArch64RegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00434">AArch64RegisterInfo.cpp:434</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_af81e5df3a149fe59116ca57fd66f92fa"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#af81e5df3a149fe59116ca57fd66f92fa">llvm::AArch64RegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00629">AArch64RegisterInfo.cpp:629</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aaaed10441dd729ce9fdc91120f2a77f0"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aaaed10441dd729ce9fdc91120f2a77f0">llvm::AArch64RegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00469">AArch64RegisterInfo.cpp:469</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aca088b3aa514b9ef361f5d4d244c97b7"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aca088b3aa514b9ef361f5d4d244c97b7">llvm::AArch64RegisterInfo::getLocalAddressRegister</a></div><div class="ttdeci">unsigned getLocalAddressRegister(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00958">AArch64RegisterInfo.cpp:958</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset holds a fixed and a scalable offset in bytes.</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00036">TypeSize.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_ac46af6be29759c071896093e8a5ec220"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ac46af6be29759c071896093e8a5ec220">llvm::AArch64RegisterInfo::getCustomEHPadPreservedMask</a></div><div class="ttdeci">const uint32_t * getCustomEHPadPreservedMask(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00288">AArch64RegisterInfo.cpp:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html">llvm::AArch64RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8h_source.html#l00026">AArch64RegisterInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a1e901d70774581088feef3ee1d967ff1"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a1e901d70774581088feef3ee1d967ff1">llvm::AArch64RegisterInfo::getThisReturnPreservedMask</a></div><div class="ttdeci">const uint32_t * getThisReturnPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">getThisReturnPreservedMask - Returns a call preserved mask specific to the case that 'returned' is on...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00338">AArch64RegisterInfo.cpp:338</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_ace1d2fbafd80bd71d27a949593da97f7"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#ace1d2fbafd80bd71d27a949593da97f7">llvm::AArch64RegisterInfo::getDarwinCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getDarwinCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00208">AArch64RegisterInfo.cpp:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a92f6c66cdcfda320596faa724a82937c"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a92f6c66cdcfda320596faa724a82937c">llvm::AArch64RegisterInfo::emitReservedArgRegCallError</a></div><div class="ttdeci">void emitReservedArgRegCallError(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00462">AArch64RegisterInfo.cpp:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aa93abb15d7ccdae4c8dc69cef75a202a"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aa93abb15d7ccdae4c8dc69cef75a202a">llvm::AArch64RegisterInfo::getOffsetOpcodes</a></div><div class="ttdeci">void getOffsetOpcodes(const StackOffset &amp;Offset, SmallVectorImpl&lt; uint64_t &gt; &amp;Ops) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00793">AArch64RegisterInfo.cpp:793</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_af05862d6eaf49d6ca3a5ddac9231fd0d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#af05862d6eaf49d6ca3a5ddac9231fd0d">llvm::AArch64RegisterInfo::explainReservedReg</a></div><div class="ttdeci">std::optional&lt; std::string &gt; explainReservedReg(const MachineFunction &amp;MF, MCRegister PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00358">AArch64RegisterInfo.cpp:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a85e8a1b86fd5ae947211163016cf7b80"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a85e8a1b86fd5ae947211163016cf7b80">llvm::AArch64RegisterInfo::getWindowsStackProbePreservedMask</a></div><div class="ttdeci">const uint32_t * getWindowsStackProbePreservedMask() const</div><div class="ttdoc">Stack probing calls preserve different CSRs to the normal CC.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00353">AArch64RegisterInfo.cpp:353</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a825b9cf5093b700f2b37cf4b7555af66"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a825b9cf5093b700f2b37cf4b7555af66">llvm::AArch64RegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, Register BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00745">AArch64RegisterInfo.cpp:745</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a774a5b2a1b863baedbae7c5c9f62f360"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a774a5b2a1b863baedbae7c5c9f62f360">llvm::AArch64RegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00482">AArch64RegisterInfo.cpp:482</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a776852734c11ae705971ee8d39e589c6"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a776852734c11ae705971ee8d39e589c6">llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs</a></div><div class="ttdeci">void UpdateCustomCalleeSavedRegs(MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00177">AArch64RegisterInfo.cpp:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; uint64_t &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aa26bfc77e6ce2219491ef73aa43041af"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aa26bfc77e6ce2219491ef73aa43041af">llvm::AArch64RegisterInfo::getTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getTLSCallPreservedMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00296">AArch64RegisterInfo.cpp:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a96feb3493457dc69868b789630e4506b"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a96feb3493457dc69868b789630e4506b">llvm::AArch64RegisterInfo::regNeedsCFI</a></div><div class="ttdeci">bool regNeedsCFI(unsigned Reg, unsigned &amp;RegToUseForCFI) const</div><div class="ttdoc">Return whether the register needs a CFI entry.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00052">AArch64RegisterInfo.cpp:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a51acc1b21295aa0d3e06392e26601e12"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a51acc1b21295aa0d3e06392e26601e12">llvm::AArch64RegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00606">AArch64RegisterInfo.cpp:606</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_acafe750c425c834b596416c311715d8c"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#acafe750c425c834b596416c311715d8c">llvm::AArch64RegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00496">AArch64RegisterInfo.cpp:496</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a7926f85d35e77a4f1c4d9c041a0f7612"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a7926f85d35e77a4f1c4d9c041a0f7612">llvm::AArch64RegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00601">AArch64RegisterInfo.cpp:601</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aa24149b04083669797095c1473b14f3a"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aa24149b04083669797095c1473b14f3a">llvm::AArch64RegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">bool eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00820">AArch64RegisterInfo.cpp:820</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_aaab57b42c1306819f384fbc8917e728b"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#aaab57b42c1306819f384fbc8917e728b">llvm::AArch64RegisterInfo::getDarwinCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getDarwinCalleeSavedRegs(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00125">AArch64RegisterInfo.cpp:125</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a291580cc01efa41a004f8b30e358969f"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a291580cc01efa41a004f8b30e358969f">llvm::AArch64RegisterInfo::isReservedReg</a></div><div class="ttdeci">bool isReservedReg(const MachineFunction &amp;MF, MCRegister Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00446">AArch64RegisterInfo.cpp:446</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterInfo_html_a135ff03665f8746c89e91d3b802a1017"><div class="ttname"><a href="classllvm_1_1AArch64RegisterInfo.html#a135ff03665f8746c89e91d3b802a1017">llvm::AArch64RegisterInfo::getStrictlyReservedRegs</a></div><div class="ttdeci">BitVector getStrictlyReservedRegs(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterInfo_8cpp_source.html#l00385">AArch64RegisterInfo.cpp:385</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:08:57 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
