VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2909-gdadca7ecf
Compiled: 2023-05-09T10:14:14
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml mohan1.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/fpga-examples/blink/build/mohan1_dummy.sdc --fix_clusters mohan1_constraints.place --place


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: mohan1

# Loading Architecture Description
# Loading Architecture Description took 1.84 seconds (max_rss 24.9 MiB, delta_rss +22.5 MiB)
# Building complex block graph
# Building complex block graph took 0.57 seconds (max_rss 31.6 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.3 MiB)
# Clean circuit
Absorbed 12 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 28
    .input    :       1
    .output   :       6
    BIDIR_CELL:       7
    F_FRAG    :       6
    GND       :       1
    Q_FRAG    :       6
    VCC       :       1
  Nets  : 22
    Avg Fanout:     4.0
    Max Fanout:    31.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
Warning 1: Inferred implicit clock source $auto$clkbufmap.cc:252:execute$1094.I_DAT[0] for netlist clock $auto$clkbufmap.cc:247:execute$1093 (possibly data used as clock)
Warning 2: Timing edge from $auto$clkbufmap.cc:252:execute$1094.I_EN[0] to $auto$clkbufmap.cc:252:execute$1094.I_DAT[0] will not be created since $auto$clkbufmap.cc:252:execute$1094.I_DAT[0] has been identified as a clock generator
Warning 3: Timing edge from $auto$clkbufmap.cc:252:execute$1094.I_PAD_$inp[0] to $auto$clkbufmap.cc:252:execute$1094.I_DAT[0] will not be created since $auto$clkbufmap.cc:252:execute$1094.I_DAT[0] has been identified as a clock generator
  Timing Graph Nodes: 109
  Timing Graph Edges: 147
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 31.8 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$1093' Fanout: 6 pins (5.5%), 6 blocks (21.4%)
# Load Timing Constraints

SDC file '/data/data/com.termux/files/home/fpga-examples/blink/build/mohan1_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:247:execute$1093'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:247:execute$1093' Source: '$auto$clkbufmap.cc:252:execute$1094.I_DAT[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 32.1 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: mohan1.net
Circuit placement file: mohan1.place
Circuit routing file: mohan1.route
Circuit SDC file: /data/data/com.termux/files/home/fpga-examples/blink/build/mohan1_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'mohan1_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'mohan1.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.027993 seconds).
# Load Packing took 0.04 seconds (max_rss 32.3 MiB, delta_rss +0.2 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections
Warning 5: Logic block #13 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 6: Logic block #14 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 15
Netlist num_blocks: 15
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 6.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 7.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 1
Netlist output pins: 20


Pb types usage...
  PB-LOGIC          : 6
   LOGIC            : 6
    FRAGS           : 6
     f_frag         : 6
     q_frag_modes   : 6
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 7
   BIDIR            : 7
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 6
     bidir          : 6
     outpad         : 6
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		6	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		7	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.22 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.03 seconds (max_rss 32.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 3.32 seconds (max_rss 340.2 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 9.02 seconds (max_rss 387.9 MiB, delta_rss +355.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 7: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 9: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 10: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 127.55 seconds (max_rss 387.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 387.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 127.55 seconds (max_rss 387.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 5.08 seconds (max_rss 446.0 MiB, delta_rss +58.0 MiB)
Warning 11: CHANX place cost fac is 0 at 2 2
Warning 12: CHANX place cost fac is 0 at 34 34
Warning 13: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading mohan1_constraints.place.

Successfully read mohan1_constraints.place.

## Initial Placement took 0.01 seconds (max_rss 446.0 MiB, delta_rss +0.0 MiB)

There are 80 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 567

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.855762 td_cost: 8.17402e-08
Initial placement estimated Critical Path Delay (CPD): 31.9907 ns
Initial placement estimated setup Total Negative Slack (sTNS): -268.165 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -31.9907 ns

Initial placement estimated setup slack histogram:
[ -3.2e-08: -2.9e-08) 3 ( 16.7%) |******************
[ -2.9e-08: -2.7e-08) 1 (  5.6%) |******
[ -2.7e-08: -2.4e-08) 1 (  5.6%) |******
[ -2.4e-08: -2.1e-08) 1 (  5.6%) |******
[ -2.1e-08: -1.8e-08) 0 (  0.0%) |
[ -1.8e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.3e-08) 2 ( 11.1%) |************
[ -1.3e-08:   -1e-08) 1 (  5.6%) |******
[   -1e-08: -7.7e-09) 1 (  5.6%) |******
[ -7.7e-09:   -5e-09) 8 ( 44.4%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 36
Warning 14: Starting t: 8 of 15 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.1e+00   1.209       0.80 7.693e-08   29.604       -242  -29.604   0.806  0.0654   38.0     1.00        36  0.200
   2    0.0 1.9e+00   1.055       0.81 8.3119e-08  35.791       -277  -35.791   0.750  0.0521   38.0     1.00        72  0.900
   3    0.0 1.8e+00   0.909       0.77 7.9953e-08  34.874       -278  -34.874   0.722  0.0556   38.0     1.00       108  0.950
   4    0.0 1.7e+00   1.122       0.78 8.1004e-08  29.940       -253  -29.940   0.722  0.0737   38.0     1.00       144  0.950
   5    0.0 1.6e+00   1.039       0.83 8.0465e-08  34.525       -270  -34.525   0.639  0.0738   38.0     1.00       180  0.950
   6    0.0 1.5e+00   0.914       0.79 7.9094e-08  35.893       -279  -35.893   0.750  0.0817   38.0     1.00       216  0.950
   7    0.0 1.4e+00   0.953       0.81 7.5371e-08  37.297       -278  -37.297   0.750  0.0597   38.0     1.00       252  0.950
   8    0.0 1.4e+00   1.037       0.82 7.8382e-08  35.580       -270  -35.580   0.778  0.0600   38.0     1.00       288  0.950
   9    0.0 1.3e+00   0.990       0.83 8.1556e-08  34.860       -267  -34.860   0.833  0.0602   38.0     1.00       324  0.950
  10    0.0 1.2e+00   1.054       0.79 7.6872e-08  34.120       -266  -34.120   0.778  0.0673   38.0     1.00       360  0.900
  11    0.0 1.1e+00   1.044       0.86 8.5636e-08  35.636       -282  -35.636   0.833  0.0449   38.0     1.00       396  0.950
  12    0.0 1.0e+00   0.834       0.82 8.1357e-08  37.075       -309  -37.075   0.694  0.0696   38.0     1.00       432  0.900
  13    0.0 9.5e-01   1.085       0.84 7.9803e-08  33.125       -265  -33.125   0.639  0.0455   38.0     1.00       468  0.950
  14    0.0 9.0e-01   0.998       0.87 8.9291e-08  34.775       -288  -34.775   0.667  0.0359   38.0     1.00       504  0.950
  15    0.0 8.6e-01   0.999       0.87 8.3522e-08  39.158       -290  -39.158   0.639  0.0533   38.0     1.00       540  0.950
  16    0.0 8.1e-01   0.920       0.83 7.8351e-08  35.859       -290  -35.859   0.778  0.0368   38.0     1.00       576  0.950
  17    0.0 7.7e-01   0.973       0.76 7.34e-08    33.611       -253  -33.611   0.750  0.0678   38.0     1.00       612  0.950
  18    0.0 7.4e-01   0.936       0.75 7.0752e-08  33.279       -262  -33.279   0.778  0.0864   38.0     1.00       648  0.950
  19    0.0 7.0e-01   0.978       0.78 8.1942e-08  34.825       -286  -34.825   0.667  0.0731   38.0     1.00       684  0.950
  20    0.0 6.6e-01   0.979       0.77 7.2881e-08  36.321       -274  -36.321   0.750  0.0492   38.0     1.00       720  0.950
  21    0.0 6.3e-01   1.028       0.78 7.8689e-08  31.450       -268  -31.450   0.667  0.0505   38.0     1.00       756  0.950
  22    0.0 6.0e-01   0.999       0.80 8.3728e-08  30.527       -273  -30.527   0.667  0.0489   38.0     1.00       792  0.950
  23    0.0 5.7e-01   1.028       0.82 8.1409e-08  34.866       -272  -34.866   0.694  0.0414   38.0     1.00       828  0.950
  24    0.0 5.4e-01   0.969       0.81 8.0917e-08  36.320       -290  -36.320   0.833  0.0514   38.0     1.00       864  0.950
  25    0.0 4.9e-01   0.956       0.80 7.6186e-08  36.694       -286  -36.694   0.694  0.0595   38.0     1.00       900  0.900
  26    0.0 4.6e-01   1.087       0.88 8.3154e-08  36.694       -272  -36.694   0.889  0.0565   38.0     1.00       936  0.950
  27    0.0 4.2e-01   0.875       0.81 8.1029e-08  38.141       -301  -38.141   0.583  0.0538   38.0     1.00       972  0.900
  28    0.0 4.0e-01   1.178       0.88 7.9776e-08  34.985       -251  -34.985   0.583  0.1147   38.0     1.00      1008  0.950
  29    0.0 3.8e-01   0.871       0.81 8.0314e-08  36.099       -294  -36.099   0.750  0.0500   38.0     1.00      1044  0.950
  30    0.0 3.6e-01   0.945       0.78 7.6065e-08  33.577       -271  -33.577   0.694  0.0609   38.0     1.00      1080  0.950
  31    0.0 3.4e-01   1.138       0.84 8.0868e-08  33.577       -261  -33.577   0.694  0.1101   38.0     1.00      1116  0.950
  32    0.0 3.2e-01   0.933       0.77 7.9246e-08  31.833       -276  -31.833   0.667  0.0836   38.0     1.00      1152  0.950
  33    0.0 3.1e-01   1.104       0.79 7.9965e-08  30.346       -258  -30.346   0.722  0.1166   38.0     1.00      1188  0.950
  34    0.0 2.9e-01   0.996       0.87 8.8082e-08  34.778       -297  -34.778   0.750  0.0402   38.0     1.00      1224  0.950
  35    0.0 2.8e-01   0.936       0.79 7.6242e-08  33.759       -272  -33.759   0.750  0.0900   38.0     1.00      1260  0.950
  36    0.0 2.6e-01   1.025       0.79 8.1861e-08  30.780       -261  -30.780   0.639  0.0485   38.0     1.00      1296  0.950
  37    0.0 2.5e-01   0.989       0.84 8.2085e-08  34.650       -282  -34.650   0.694  0.0493   38.0     1.00      1332  0.950
  38    0.0 2.4e-01   1.099       0.78 7.624e-08   34.650       -261  -34.650   0.667  0.0673   38.0     1.00      1368  0.950
  39    0.0 2.2e-01   1.046       0.74 6.9983e-08  33.117       -256  -33.117   0.750  0.0675   38.0     1.00      1404  0.950
  40    0.0 2.1e-01   1.207       0.81 7.199e-08   34.556       -239  -34.556   0.722  0.1326   38.0     1.00      1440  0.950
  41    0.0 2.0e-01   0.965       0.77 7.35e-08    34.752       -265  -34.752   0.639  0.0363   38.0     1.00      1476  0.950
  42    0.0 1.9e-01   1.025       0.81 7.7372e-08  33.656       -269  -33.656   0.667  0.0468   38.0     1.00      1512  0.950
  43    0.0 1.8e-01   0.844       0.70 7.139e-08   34.388       -286  -34.388   0.611  0.0512   38.0     1.00      1548  0.950
  44    0.0 1.7e-01   0.994       0.69 7.5446e-08  29.174       -262  -29.174   0.639  0.0636   38.0     1.00      1584  0.950
  45    0.0 1.7e-01   0.917       0.73 7.4638e-08  31.611       -274  -31.611   0.417  0.0989   38.0     1.00      1620  0.950
  46    0.0 1.6e-01   1.064       0.71 6.1991e-08  33.211       -244  -33.211   0.694  0.1110   37.1     1.17      1656  0.950
  47    0.0 1.5e-01   1.039       0.74 7.1415e-08  32.613       -264  -32.613   0.583  0.0936   38.0     1.00      1692  0.950
  48    0.0 1.4e-01   1.015       0.75 7.1618e-08  32.467       -244  -32.467   0.667  0.0563   38.0     1.00      1728  0.950
  49    0.0 1.3e-01   0.942       0.73 7.3886e-08  29.503       -263  -29.503   0.722  0.0655   38.0     1.00      1764  0.950
  50    0.0 1.3e-01   0.996       0.78 7.9126e-08  35.407       -281  -35.407   0.611  0.0386   38.0     1.00      1800  0.950
  51    0.0 1.2e-01   0.912       0.72 7.4126e-08  32.302       -271  -32.302   0.528  0.0377   38.0     1.00      1836  0.950
  52    0.0 1.2e-01   1.025       0.75 7.2793e-08  32.824       -264  -32.824   0.611  0.0471   38.0     1.00      1872  0.950
  53    0.0 1.1e-01   0.969       0.71 6.6063e-08  32.651       -257  -32.651   0.556  0.0755   38.0     1.00      1908  0.950
  54    0.0 1.0e-01   1.045       0.74 6.626e-08   35.780       -241  -35.780   0.694  0.1081   38.0     1.00      1944  0.950
  55    0.0 9.9e-02   0.921       0.78 7.7509e-08  34.084       -286  -34.084   0.611  0.1021   38.0     1.00      1980  0.950
  56    0.0 9.4e-02   1.015       0.69 6.792e-08   27.775       -244  -27.775   0.472  0.0431   38.0     1.00      2016  0.950
  57    0.0 8.9e-02   0.977       0.72 6.6169e-08  33.375       -252  -33.375   0.556  0.0631   38.0     1.00      2052  0.950
  58    0.0 8.5e-02   0.898       0.74 7.5193e-08  33.368       -282  -33.368   0.639  0.0504   38.0     1.00      2088  0.950
  59    0.0 8.1e-02   0.962       0.71 7.0943e-08  33.580       -259  -33.580   0.639  0.0413   38.0     1.00      2124  0.950
  60    0.0 7.7e-02   1.023       0.69 7.0758e-08  32.942       -260  -32.942   0.444  0.0530   38.0     1.00      2160  0.950
  61    0.0 7.3e-02   1.067       0.73 7.0721e-08  32.082       -261  -32.082   0.500  0.0762   38.0     1.00      2196  0.950
  62    0.0 6.9e-02   0.966       0.74 7.378e-08   34.562       -278  -34.562   0.444  0.0330   38.0     1.00      2232  0.950
  63    0.0 6.6e-02   1.046       0.75 7.187e-08   33.139       -259  -33.139   0.722  0.0848   38.0     1.00      2268  0.950
  64    0.0 6.2e-02   1.018       0.80 8.5818e-08  32.543       -282  -32.543   0.583  0.0626   38.0     1.00      2304  0.950
  65    0.0 5.9e-02   0.925       0.78 7.9495e-08  34.077       -272  -34.077   0.500  0.0989   38.0     1.00      2340  0.950
  66    0.0 5.6e-02   0.975       0.79 7.5619e-08  31.603       -267  -31.603   0.583  0.0821   38.0     1.00      2376  0.950
  67    0.0 5.3e-02   0.959       0.67 6.3767e-08  32.293       -235  -32.293   0.556  0.0399   38.0     1.00      2412  0.950
  68    0.0 5.1e-02   0.953       0.67 6.9559e-08  32.773       -262  -32.773   0.333  0.0408   38.0     1.00      2448  0.950
  69    0.0 4.8e-02   1.049       0.75 5.7839e-08  31.894       -256  -31.894   0.417  0.0726   33.9     1.77      2484  0.950
  70    0.0 4.6e-02   0.932       0.73 5.1939e-08  32.283       -259  -32.283   0.417  0.0412   33.2     1.92      2520  0.950
  71    0.0 4.4e-02   0.974       0.74 4.3552e-08  30.270       -238  -30.270   0.472  0.0590   32.4     2.06      2556  0.950
  72    0.0 4.1e-02   0.948       0.60 4.2857e-08  30.443       -243  -30.443   0.361  0.0432   33.4     1.87      2592  0.950
  73    0.0 3.9e-02   1.024       0.61 4.1271e-08  26.633       -229  -26.633   0.222  0.0387   30.8     2.36      2628  0.950
  74    0.0 3.7e-02   1.022       0.68 3.042e-08   28.536       -229  -28.536   0.306  0.0453   24.1     3.63      2664  0.950
  75    0.0 3.5e-02   0.993       0.61 3.3052e-08  26.471       -228  -26.471   0.250  0.0212   20.8     4.25      2700  0.950
  76    0.0 3.4e-02   0.918       0.59 2.5223e-08  28.513       -237  -28.513   0.306  0.0555   16.9     4.99      2736  0.950
  77    0.0 3.2e-02   1.030       0.65 2.3709e-08  28.571       -232  -28.571   0.417  0.0582   14.6     5.42      2772  0.950
  78    0.0 3.0e-02   0.901       0.58 2.0181e-08  27.280       -232  -27.280   0.333  0.0652   14.3     5.49      2808  0.950
  79    0.0 2.9e-02   0.846       0.51 1.668e-08   28.273       -226  -28.273   0.167  0.0558   12.8     5.78      2844  0.950
  80    0.0 2.7e-02   0.994       0.54 1.4103e-08  27.002       -215  -27.002   0.417  0.0518    9.3     6.44      2880  0.950
  81    0.0 2.6e-02   1.033       0.60 2.2041e-08  28.273       -235  -28.273   0.361  0.0444    9.0     6.48      2916  0.950
  82    0.0 2.5e-02   0.930       0.60 2.7701e-08  29.294       -260  -29.294   0.417  0.0429    8.3     6.61      2952  0.950
  83    0.0 2.4e-02   0.909       0.59 1.9101e-08  30.792       -243  -30.792   0.444  0.0668    8.1     6.65      2988  0.950
  84    0.0 2.2e-02   0.979       0.56 1.9587e-08  28.062       -226  -28.062   0.389  0.0246    8.2     6.64      3024  0.950
  85    0.0 2.1e-02   0.968       0.56 1.6242e-08  29.835       -226  -29.835   0.472  0.0159    7.8     6.72      3060  0.950
  86    0.0 2.0e-02   1.120       0.63 2.2378e-08  28.679       -226  -28.679   0.361  0.0628    8.0     6.67      3096  0.950
  87    0.0 1.9e-02   0.993       0.68 2.0394e-08  32.475       -245  -32.475   0.417  0.0257    7.4     6.79      3132  0.950
  88    0.0 1.8e-02   0.877       0.61 2.1873e-08  31.369       -258  -31.369   0.472  0.0642    7.2     6.83      3168  0.950
  89    0.0 1.7e-02   0.874       0.52 1.9793e-08  28.755       -235  -28.755   0.361  0.0670    7.4     6.78      3204  0.950
  90    0.0 1.6e-02   0.972       0.49 2.0078e-08  24.463       -220  -24.463   0.139  0.0190    6.9     6.89      3240  0.950
  91    0.0 1.6e-02   1.015       0.48 2.2519e-08  22.714       -217  -22.714   0.389  0.0181    4.8     7.28      3276  0.950
  92    0.0 1.5e-02   1.008       0.49 1.6978e-08  24.344       -209  -24.344   0.306  0.0189    4.5     7.33      3312  0.950
  93    0.0 1.4e-02   0.994       0.49 1.9093e-08  23.473       -212  -23.473   0.389  0.0221    3.9     7.45      3348  0.950
  94    0.0 1.3e-02   1.006       0.49 1.7542e-08  22.978       -213  -22.978   0.056  0.0093    3.7     7.48      3384  0.950
  95    0.0 1.3e-02   0.996       0.49 1.7178e-08  22.978       -213  -22.978   0.361  0.0327    2.3     7.75      3420  0.950
  96    0.0 1.2e-02   1.036       0.49 1.8781e-08  23.980       -219  -23.980   0.500  0.0236    2.1     7.79      3456  0.950
  97    0.0 1.1e-02   0.962       0.48 1.7825e-08  23.078       -210  -23.078   0.528  0.0274    2.2     7.76      3492  0.950
  98    0.0 1.1e-02   0.985       0.47 1.7062e-08  22.763       -206  -22.763   0.194  0.0178    2.4     7.73      3528  0.950
  99    0.0 1.0e-02   0.985       0.48 1.6913e-08  23.144       -209  -23.144   0.361  0.0130    1.8     7.84      3564  0.950
 100    0.0 9.8e-03   0.978       0.47 1.6126e-08  22.990       -210  -22.990   0.472  0.0098    1.7     7.87      3600  0.950
 101    0.0 9.3e-03   0.997       0.48 1.5966e-08  23.345       -209  -23.345   0.306  0.0109    1.7     7.86      3636  0.950
 102    0.0 8.9e-03   1.005       0.48 2.0283e-08  22.045       -208  -22.045   0.472  0.0168    1.5     7.90      3672  0.950
 103    0.0 8.4e-03   0.968       0.47 1.6088e-08  22.559       -210  -22.559   0.306  0.0102    1.6     7.89      3708  0.950
 104    0.0 8.0e-03   0.952       0.46 1.6478e-08  22.597       -208  -22.597   0.250  0.0236    1.4     7.93      3744  0.950
 105    0.0 7.6e-03   0.994       0.46 1.5024e-08  22.433       -203  -22.433   0.222  0.0112    1.1     7.98      3780  0.950
 106    0.0 7.2e-03   1.011       0.47 1.5093e-08  22.433       -203  -22.433   0.250  0.0073    1.0     8.00      3816  0.950
 107    0.0 6.9e-03   0.994       0.47 1.4182e-08  22.516       -204  -22.516   0.111  0.0111    1.0     8.00      3852  0.950
 108    0.0 5.5e-03   0.985       0.47 1.2985e-08  22.516       -203  -22.516   0.083  0.0064    1.0     8.00      3888  0.800
 109    0.0 4.4e-03   0.962       0.47 1.1321e-08  22.516       -204  -22.516   0.056  0.0007    1.0     8.00      3924  0.800
 110    0.0 3.5e-03   0.991       0.47 1.1988e-08  21.749       -201  -21.749   0.083  0.0088    1.0     8.00      3960  0.800
 111    0.0 2.8e-03   1.002       0.47 1.3508e-08  21.090       -199  -21.090   0.028  0.0000    1.0     8.00      3996  0.800
 112    0.0 2.3e-03   1.000       0.47 1.3968e-08  21.090       -200  -21.090   0.000  0.0000    1.0     8.00      4032  0.800
 113    0.0 1.8e-03   0.999       0.47 1.3845e-08  21.090       -200  -21.090   0.056  0.0021    1.0     8.00      4068  0.800
 114    0.0 1.4e-03   1.000       0.47 1.3968e-08  21.090       -200  -21.090   0.000  0.0000    1.0     8.00      4104  0.800
 115    0.0 1.2e-03   1.000       0.47 1.3968e-08  21.090       -200  -21.090   0.000  0.0000    1.0     8.00      4140  0.800
 116    0.0 9.2e-04   1.000       0.47 1.3968e-08  21.090       -200  -21.090   0.000  0.0000    1.0     8.00      4176  0.800
 117    0.0 7.4e-04   0.997       0.47 1.3723e-08  21.090       -200  -21.090   0.028  0.0000    1.0     8.00      4212  0.800
 118    0.0 5.9e-04   1.000       0.47 1.3304e-08  21.090       -199  -21.090   0.000  0.0000    1.0     8.00      4248  0.800
 119    0.0 4.7e-04   1.000       0.47 1.3304e-08  21.090       -199  -21.090   0.000  0.0000    1.0     8.00      4284  0.800
 120    0.0 3.8e-04   1.000       0.47 1.3304e-08  21.090       -199  -21.090   0.000  0.0000    1.0     8.00      4320  0.800
 121    0.0 0.0e+00   1.000       0.47 1.3304e-08  21.090       -199  -21.090   0.000  0.0000    1.0     8.00      4356  0.800
## Placement Quench took 0.00 seconds (max_rss 446.0 MiB)

BB estimate of min-dist (placement) wire length: 239

Completed placement consistency check successfully.

Swaps called: 4371

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 21.0902 ns, Fmax: 47.4155 MHz
Placement estimated setup Worst Negative Slack (sWNS): -21.0902 ns
Placement estimated setup Total Negative Slack (sTNS): -199.228 ns

Placement estimated setup slack histogram:
[ -2.1e-08: -1.9e-08) 5 ( 27.8%) |***************************
[ -1.9e-08: -1.8e-08) 1 (  5.6%) |*****
[ -1.8e-08: -1.6e-08) 0 (  0.0%) |
[ -1.6e-08: -1.4e-08) 0 (  0.0%) |
[ -1.4e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.1e-08) 0 (  0.0%) |
[ -1.1e-08: -9.4e-09) 0 (  0.0%) |
[ -9.4e-09: -7.7e-09) 1 (  5.6%) |*****
[ -7.7e-09: -6.1e-09) 9 ( 50.0%) |*************************************************
[ -6.1e-09: -4.4e-09) 2 ( 11.1%) |***********

Placement estimated geomean non-virtual intra-domain period: 21.0902 ns (47.4155 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 21.0902 ns (47.4155 MHz)

Placement cost: 1, bb_cost: 0.473938, td_cost: 1.33039e-08, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 6
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 7
  PB-SYN_GND implemented as TL-SYN_GND: 1

Placement number of temperatures: 121
Placement total # of swap attempts: 4371
	Swaps accepted: 2124 (48.6 %)
	Swaps rejected: 1150 (26.3 %)
	Swaps aborted : 1097 (25.1 %)
Placement Quench timing analysis took 0.000136885 seconds (9.6616e-05 STA, 4.0269e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0187821 seconds (0.0133079 STA, 0.00547421 slack) (123 full updates: 123 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 123 in 0.00124931 sec
Full Max Req/Worst Slack updates 81 in 0.000741692 sec
Incr Max Req/Worst Slack updates 42 in 0.000332306 sec
Incr Criticality updates 16 in 0.000182117 sec
Full Criticality updates 107 in 0.00139838 sec
# Placement took 5.17 seconds (max_rss 446.0 MiB, delta_rss +58.0 MiB)

Flow timing analysis took 0.0187821 seconds (0.0133079 STA, 0.00547421 slack) (123 full updates: 123 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 144.35 seconds (max_rss 446.0 MiB)
