`timescale 1ns / 1ps
`define ctrl_sig ALUop2, InvBranch, ZeroExt, RegDst, ALUSrcB,\
 MemToReg, WriteReg, MemWrite, Branch, ALUop1, ALUop0, Jump
