./plot2


        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
e20620956bea66ab92a92afeb94db77a  /media/sf_code/csc-506-program1/plot2/plot2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=plot2.cu
self exe links to: /media/sf_code/csc-506-program1/plot2/plot2
Running md5sum using "md5sum /media/sf_code/csc-506-program1/plot2/plot2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /media/sf_code/csc-506-program1/plot2/plot2 > _cuobjdump_complete_output_Nt9gI3"
Parsing file _cuobjdump_complete_output_Nt9gI3
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: plot2.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: plot2.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z5plot2PKfS0_PfS1_S1_i : hostFun 0x0x40180e, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z5plot2PKfS0_PfS1_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z5plot2PKfS0_PfS1_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:71) @%p1 bra $Lt_0_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x170 (_1.ptx:115) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5plot2PKfS0_PfS1_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5plot2PKfS0_PfS1_S1_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EhH1Iw"
Running: cat _ptx_EhH1Iw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_nreoKZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_nreoKZ --output-file  /dev/null 2> _ptx_EhH1Iwinfo"
GPGPU-Sim PTX: Kernel '_Z5plot2PKfS0_PfS1_S1_i' : regs=14, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EhH1Iw _ptx2_nreoKZ _ptx_EhH1Iwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
[Plot 2 Vector Addition calculation for 50000 elements]
Copy input data from the host memory to the CUDA device
CUDA kernel launch with 196 blocks of 256 threads

GPGPU-Sim PTX: cudaLaunch for 0x0x40180e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z5plot2PKfS0_PfS1_S1_i' to stream 0, gridDim= (196,1,1) blockDim = (256,1,1) 
kernel '_Z5plot2PKfS0_PfS1_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z5plot2PKfS0_PfS1_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 112352 (ipc=224.7) sim_rate=112352 (inst/sec) elapsed = 0:0:00:01 / Wed Jan 24 09:47:00 2024
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 241792 (ipc=241.8) sim_rate=120896 (inst/sec) elapsed = 0:0:00:02 / Wed Jan 24 09:47:01 2024
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 332192 (ipc=221.5) sim_rate=110730 (inst/sec) elapsed = 0:0:00:03 / Wed Jan 24 09:47:02 2024
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(18,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 425728 (ipc=212.9) sim_rate=106432 (inst/sec) elapsed = 0:0:00:04 / Wed Jan 24 09:47:03 2024
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(10,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(12,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(20,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(50,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 787168 (ipc=262.4) sim_rate=157433 (inst/sec) elapsed = 0:0:00:05 / Wed Jan 24 09:47:04 2024
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(70,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3223,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3224,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3231,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3232,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3236,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3237,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3275,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3276,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3324,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3325,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3362,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3363,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3363,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3364,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(72,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3410,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3411,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3445,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3446,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1000352 (ipc=285.8) sim_rate=166725 (inst/sec) elapsed = 0:0:00:06 / Wed Jan 24 09:47:05 2024
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3506,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3507,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3623,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3624,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3631,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3632,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3728,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3729,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3748,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3749,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3781,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3782,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3789,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3804,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3805,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3867,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3868,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(106,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3906,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3907,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3937,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3938,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3956,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3956,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3957,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3957,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3975,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3976,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3998,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3999,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1087424 (ipc=271.9) sim_rate=155346 (inst/sec) elapsed = 0:0:00:07 / Wed Jan 24 09:47:06 2024
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4041,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4042,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4084,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4085,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4110,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4111,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4119,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4120,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4142,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4143,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4146,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4147,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4157,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4158,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4181,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4182,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4184,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4185,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4200,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4201,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4223,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4223,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4224,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4224,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4228,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4229,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4240,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4241,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4260,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4261,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4276,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4277,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4293,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4294,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(127,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4317,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4318,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4320,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4321,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4341,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4357,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4358,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4394,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4395,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4398,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4399,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4413,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4414,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4420,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4421,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4422,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4423,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4433,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4434,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4435,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4436,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4450,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4451,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4467,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4468,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4495,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4496,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4496,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4497,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4511,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4512,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4530,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4530,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4531,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4531,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4546,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4547,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4563,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4564,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4578,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4579,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4593,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4594,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4622,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4623,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4628,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4629,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(153,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4677,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4678,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4692,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4693,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4734,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4735,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4748,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4749,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4770,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4771,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4807,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4808,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4901,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4902,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4909,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4910,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4969,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4970,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1326720 (ipc=265.3) sim_rate=165840 (inst/sec) elapsed = 0:0:00:08 / Wed Jan 24 09:47:07 2024
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5023,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5024,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5033,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5034,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5035,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5036,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(124,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5108,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5109,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5179,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5180,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5299,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5300,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5347,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5348,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(130,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5419,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5420,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5440,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5441,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5461,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5462,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5497,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5498,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1485536 (ipc=270.1) sim_rate=165059 (inst/sec) elapsed = 0:0:00:09 / Wed Jan 24 09:47:08 2024
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5535,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5536,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5548,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5549,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(138,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5656,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5657,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5673,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5674,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(166,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5909,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5910,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1706208 (ipc=284.4) sim_rate=170620 (inst/sec) elapsed = 0:0:00:10 / Wed Jan 24 09:47:09 2024
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(139,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(103,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6386,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6387,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6416,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6417,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1881248 (ipc=289.4) sim_rate=171022 (inst/sec) elapsed = 0:0:00:11 / Wed Jan 24 09:47:10 2024
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6506,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6507,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6585,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6586,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6613,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6614,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6657,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6658,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6665,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6666,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6668,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6669,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6669,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6670,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6688,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6689,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6711,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6712,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6718,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6719,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6727,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6728,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(192,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6764,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6765,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6773,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6774,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6793,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6794,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6980,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6985,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7009,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7017,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7069,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7100,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7153,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7181,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7188,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7228,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7238,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7258,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7325,0), 4 CTAs running
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(160,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7464,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2054672 (ipc=274.0) sim_rate=171222 (inst/sec) elapsed = 0:0:00:12 / Wed Jan 24 09:47:11 2024
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7527,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7538,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7651,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7663,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7705,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7738,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7778,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7791,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7799,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7823,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7836,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7892,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7898,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7909,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7914,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7920,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7927,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7928,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7936,0), 3 CTAs running
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(152,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7981,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7997,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2148464 (ipc=268.6) sim_rate=165266 (inst/sec) elapsed = 0:0:00:13 / Wed Jan 24 09:47:12 2024
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8006,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8010,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8018,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8024,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8103,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8112,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8112,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8129,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8146,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8218,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8245,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8343,0), 2 CTAs running
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(179,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8430,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8434,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8434,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8456,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8465,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8468,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8509,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8528,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8531,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8557,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8646,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8647,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8678,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8736,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8789,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8794,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8851,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8856,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8875,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8906,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8918,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8930,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8933,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8964,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9040,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9054,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9084,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9106,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9120,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9135,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9164,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9174,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9217,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9365,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9409,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9410,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9459,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z5plot2PKfS0_PfS1_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z5plot2PKfS0_PfS1_S1_i' finished on shader 4.
kernel_name = _Z5plot2PKfS0_PfS1_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 9499
gpu_sim_insn = 2301584
gpu_ipc =     242.2975
gpu_tot_sim_cycle = 9499
gpu_tot_sim_insn = 2301584
gpu_tot_ipc =     242.2975
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16612
gpu_stall_icnt2sh    = 25748
gpu_total_sim_rate=177044

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38690
	L1I_total_cache_misses = 1148
	L1I_total_cache_miss_rate = 0.0297
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4789
L1D_cache:
	L1D_cache_core[0]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2716
	L1D_cache_core[1]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2611
	L1D_cache_core[2]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2787
	L1D_cache_core[3]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2943
	L1D_cache_core[4]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2737
	L1D_cache_core[5]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2783
	L1D_cache_core[6]: Access = 560, Miss = 560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2483
	L1D_cache_core[7]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3612
	L1D_cache_core[8]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2642
	L1D_cache_core[9]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[10]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3290
	L1D_cache_core[11]: Access = 480, Miss = 480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3113
	L1D_cache_core[12]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2660
	L1D_cache_core[13]: Access = 520, Miss = 520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3243
	L1D_cache_core[14]: Access = 495, Miss = 495, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2625
	L1D_total_cache_accesses = 7815
	L1D_total_cache_misses = 7815
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 43084
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.045
L1C_cache:
	L1C_total_cache_accesses = 9383
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0512
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3241
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41417
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8903
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1667
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37542
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1148
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4789
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
141, 141, 141, 141, 141, 141, 141, 141, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 94, 
gpgpu_n_tot_thrd_icount = 2352192
gpgpu_n_tot_w_icount = 73506
gpgpu_n_stall_shd_mem = 46325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6252
gpgpu_n_mem_write_global = 1563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 200000
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 300176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3241
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3241
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 43084
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:71688	W0_Idle:22276	W0_Scoreboard:107594	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:73468
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50016 {8:6252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 212504 {72:1,136:1562,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 850272 {136:6252,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12504 {8:1563,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 1421 
maxdqlatency = 0 
maxmflatency = 2026 
averagemflatency = 488 
max_icnt2mem_latency = 621 
max_icnt2sh_latency = 9498 
mrq_lat_table:2782 	268 	453 	672 	989 	1267 	1516 	1176 	177 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18 	5316 	2299 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4876 	877 	631 	647 	505 	320 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1363 	3617 	1265 	22 	0 	0 	0 	0 	428 	880 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        14        22        28        17        13        32        58        24        21        56        50        20        16        29        32 
dram[1]:        12        11        26        15        17        13        32        58        30        18        46        48        38        20        29        31 
dram[2]:        14        12        25        27        15        13        32        32        27        22        46        54        11        12        30        31 
dram[3]:        14        12        22        29        17        13        32        32        22        26        32        50        16        11        29        32 
dram[4]:        12        14        24        24        14        16        32        62        28        20        54        32        10        48        30        30 
dram[5]:        12        12        24        13        16        18        32        32        26        16        34        56        10        14        32        28 
maximum service time to same row:
dram[0]:      1339      1609      4960      5002      3155      2727      1041      1206      1227      1493      4560      4579      3084      3965      6396      1597 
dram[1]:      1610      1603      5013      5109      3221      3261      1109      1203      1472      1454      4715      4470      3121      4234      6504      1604 
dram[2]:      1612      1669      4834      4977      2787      2697      1078      1056      1361      1311      4591      4529      3140      3291      6314      1601 
dram[3]:      1613      1641      5018      4982      3330      2953      1107      1055      1241      1459      4567      4744      3072      3483      6410      1625 
dram[4]:      1618      1687      4946      4953      2874      3131      1213      1362      1520      1500      4704      4698      3763      3853      5944      1604 
dram[5]:      1669      1591      4935      5090      2980      3719      1094      1044      1362      1375      4725      4576      3867      3334      6056      1606 
average row accesses per activate:
dram[0]:  4.466667  4.000000  4.000000  9.142858  4.705883  4.000000 42.666668 18.285715  7.111111 11.636364 25.600000 11.636364  4.500000  4.592593  9.428572 32.000000 
dram[1]:  3.823529  3.555556  7.111111  3.764706  6.153846  2.962963 42.666668 18.285715 11.636364  7.529412 25.600000 10.666667  4.769231  4.960000  9.428572 16.000000 
dram[2]:  5.333333  6.400000  6.400000  9.142858  3.809524  3.280000 42.666668 42.666668  9.142858  9.142858 25.600000 14.222222  5.391304  5.636364 13.200000 16.000000 
dram[3]:  3.764706  5.333333  4.000000 12.800000  3.761905  4.823529 42.666668 42.666668  7.529412  8.533334 18.285715 25.600000  5.636364  5.857143  9.428572 32.000000 
dram[4]:  5.818182  6.400000  5.333333  5.333333  2.857143  5.125000 25.600000 25.600000  8.533334  9.142858 10.666667 11.636364  4.275862  5.904762 13.200000 16.000000 
dram[5]:  5.333333  4.000000  6.400000  4.000000  3.636364  5.062500 42.666668 25.600000  9.846154  7.529412 12.800000 14.222222  5.636364  5.391304 21.666666 16.000000 
average row locality = 9382/1216 = 7.715460
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        66        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        96        96        95        96        66        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[3]:        64        64        64        64        73        76        96        96        96        96        96        96        96        95        66        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        96        96        96        96        66        64 
dram[5]:        64        64        64        64        74        75        96        96        96        96        96        96        96        96        65        64 
total reads: 7819
bank skew: 96/64 = 1.50
chip skew: 1305/1302 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         6         6        32        32        32        32        32        32        30        28         0         0 
dram[1]:         0         0         0         0         6         6        32        32        32        32        32        32        29        28         0         0 
dram[2]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[3]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[4]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
dram[5]:         0         0         0         0         6         6        32        32        32        32        32        32        28        28         0         0 
total reads: 1563
min_bank_accesses = 0!
chip skew: 262/260 = 1.01
average mf latency per bank:
dram[0]:        373       390       332       405       403       538       331       415       381       453       365       438       369       492       333       463
dram[1]:        511       338       487       412       436       578       387       370       501       379       425       481       405       508       424       379
dram[2]:        393       438       345       472       369       417       356       387       448       418       413       391       347       391       386       397
dram[3]:        359       510       338       541       362       390       349       402       353       504       330       465       344       335       405       414
dram[4]:        469       419       363       377       376       363       390       404       494       490       420       386       377       335       493       448
dram[5]:        498       324       353       351       429       388       381       372       469       399       399       370       395       341       424       365
maximum mf latency per bank:
dram[0]:        581       694       560       936       914      1012       834      1678      1277      1154      1666      1930       866      1476       447       647
dram[1]:        890       586       643       920       848      1146      1002      1497      1530       910      1432      2026       915      1256       592       545
dram[2]:        795       877       594       947       729       918       846       960      1877      1096      1418      1848       832       992       519       525
dram[3]:        695       967       617       848       845       868       813      1019       858      1414       988      1796       852       894       540       521
dram[4]:        894       867       851       730       787       794      1029      1691      1643      1700      1785      1062       941      1045       600       589
dram[5]:       1047       635       680       771      1001       843      1108       942      1486      1079      1170      1898      1095       940       527       501
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12538 n_nop=9000 n_act=210 n_pre=194 n_req=1567 n_rd=2610 n_write=524 bw_util=0.4999
n_activity=10578 dram_eff=0.5926
bk0: 134a 11468i bk1: 128a 11356i bk2: 128a 11478i bk3: 128a 11431i bk4: 148a 10836i bk5: 148a 10515i bk6: 192a 10026i bk7: 192a 9639i bk8: 192a 9019i bk9: 192a 8607i bk10: 192a 9791i bk11: 192a 9173i bk12: 192a 9388i bk13: 192a 9193i bk14: 132a 11823i bk15: 128a 11558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12538 n_nop=8993 n_act=218 n_pre=202 n_req=1563 n_rd=2604 n_write=521 bw_util=0.4985
n_activity=10582 dram_eff=0.5906
bk0: 130a 11408i bk1: 128a 11310i bk2: 128a 11696i bk3: 128a 11178i bk4: 148a 10720i bk5: 148a 10373i bk6: 192a 10019i bk7: 192a 9798i bk8: 192a 9072i bk9: 192a 9174i bk10: 192a 9649i bk11: 192a 9244i bk12: 190a 9732i bk13: 192a 9545i bk14: 132a 11672i bk15: 128a 11527i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.1913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12538 n_nop=9052 n_act=187 n_pre=171 n_req=1564 n_rd=2608 n_write=520 bw_util=0.499
n_activity=10430 dram_eff=0.5998
bk0: 128a 11610i bk1: 128a 11613i bk2: 128a 11687i bk3: 128a 11525i bk4: 148a 10787i bk5: 152a 10612i bk6: 192a 10189i bk7: 192a 9765i bk8: 192a 8964i bk9: 192a 9596i bk10: 192a 9663i bk11: 192a 8999i bk12: 192a 9636i bk13: 192a 9595i bk14: 132a 11699i bk15: 128a 11533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.77596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80091980, atomic=0 1 entries : 0x2b543afda1f0 :  mf: uid=108563, sid04:w11, part=3, addr=0x80091980, load , size=128, unknown  status = IN_PARTITION_DRAM (9496), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12538 n_nop=9050 n_act=190 n_pre=174 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4983
n_activity=10600 dram_eff=0.5894
bk0: 128a 11540i bk1: 128a 11544i bk2: 128a 11568i bk3: 128a 11528i bk4: 146a 10872i bk5: 152a 10862i bk6: 192a 9826i bk7: 192a 9837i bk8: 192a 9418i bk9: 192a 9345i bk10: 192a 9566i bk11: 192a 9227i bk12: 192a 9870i bk13: 190a 9750i bk14: 132a 11757i bk15: 128a 11537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.23808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12538 n_nop=9006 n_act=210 n_pre=194 n_req=1564 n_rd=2608 n_write=520 bw_util=0.499
n_activity=10196 dram_eff=0.6136
bk0: 128a 11571i bk1: 128a 11470i bk2: 128a 11606i bk3: 128a 11319i bk4: 148a 10480i bk5: 152a 10680i bk6: 192a 9988i bk7: 192a 9584i bk8: 192a 8563i bk9: 192a 8553i bk10: 192a 9374i bk11: 192a 9039i bk12: 192a 9504i bk13: 192a 9734i bk14: 132a 11669i bk15: 128a 11555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.5983
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12538 n_nop=9028 n_act=201 n_pre=185 n_req=1562 n_rd=2604 n_write=520 bw_util=0.4983
n_activity=10479 dram_eff=0.5962
bk0: 128a 11546i bk1: 128a 11441i bk2: 128a 11631i bk3: 128a 11184i bk4: 148a 10749i bk5: 150a 10655i bk6: 192a 9912i bk7: 192a 9728i bk8: 192a 9490i bk9: 192a 9251i bk10: 192a 9899i bk11: 192a 9414i bk12: 192a 9636i bk13: 192a 9716i bk14: 130a 11787i bk15: 128a 11703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.02345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 697, Miss = 655, Miss_rate = 0.940, Pending_hits = 9, Reservation_fails = 558
L2_cache_bank[1]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 623
L2_cache_bank[2]: Access = 666, Miss = 652, Miss_rate = 0.979, Pending_hits = 3, Reservation_fails = 423
L2_cache_bank[3]: Access = 650, Miss = 650, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
L2_cache_bank[4]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 396
L2_cache_bank[5]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 195
L2_cache_bank[6]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 64
L2_cache_bank[7]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678
L2_cache_bank[8]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 373
L2_cache_bank[9]: Access = 652, Miss = 652, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 466
L2_cache_bank[10]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 237
L2_cache_bank[11]: Access = 651, Miss = 651, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 71
L2_total_cache_accesses = 7875
L2_total_cache_misses = 7819
L2_total_cache_miss_rate = 0.9929
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 4821
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3921
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 562
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 229
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.274

icnt_total_pkts_mem_to_simt=33093
icnt_total_pkts_simt_to_mem=14125
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.7728
	minimum = 6
	maximum = 509
Network latency average = 17.8576
	minimum = 6
	maximum = 509
Slowest packet = 12970
Flit latency average = 15.2727
	minimum = 6
	maximum = 509
Slowest flit = 38520
Fragmentation average = 0.181651
	minimum = 0
	maximum = 384
Injected packet rate average = 0.06141
	minimum = 0.0509527 (at node 7)
	maximum = 0.0733761 (at node 15)
Accepted packet rate average = 0.06141
	minimum = 0.0509527 (at node 7)
	maximum = 0.0733761 (at node 15)
Injected flit rate average = 0.184105
	minimum = 0.091378 (at node 7)
	maximum = 0.308138 (at node 15)
Accepted flit rate average= 0.184105
	minimum = 0.123171 (at node 16)
	maximum = 0.2495 (at node 2)
Injected packet length average = 2.99797
Accepted packet length average = 2.99797
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.7728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 509 (1 samples)
Network latency average = 17.8576 (1 samples)
	minimum = 6 (1 samples)
	maximum = 509 (1 samples)
Flit latency average = 15.2727 (1 samples)
	minimum = 6 (1 samples)
	maximum = 509 (1 samples)
Fragmentation average = 0.181651 (1 samples)
	minimum = 0 (1 samples)
	maximum = 384 (1 samples)
Injected packet rate average = 0.06141 (1 samples)
	minimum = 0.0509527 (1 samples)
	maximum = 0.0733761 (1 samples)
Accepted packet rate average = 0.06141 (1 samples)
	minimum = 0.0509527 (1 samples)
	maximum = 0.0733761 (1 samples)
Injected flit rate average = 0.184105 (1 samples)
	minimum = 0.091378 (1 samples)
	maximum = 0.308138 (1 samples)
Accepted flit rate average = 0.184105 (1 samples)
	minimum = 0.123171 (1 samples)
	maximum = 0.2495 (1 samples)
Injected packet size average = 2.99797 (1 samples)
Accepted packet size average = 2.99797 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 177044 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)
Copy output data from the CUDA device to the host memory
Test PASSED
Done
