
*** Running vivado
    with args -log Fibonacci_VGA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Fibonacci_VGA.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/lyc/.Xilinx/Vivado/Vivado_init.tcl'
source Fibonacci_VGA.tcl -notrace
Command: link_design -top Fibonacci_VGA -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Memory/Memory.dcp' for cell 'MEM'
INFO: [Project 1-454] Reading design checkpoint '/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1.dcp' for cell 'VDU/CLK100MHZ_to_CLK50MHZ'
INFO: [Netlist 29-17] Analyzing 289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1_board.xdc] for cell 'VDU/CLK100MHZ_to_CLK50MHZ/inst'
Finished Parsing XDC File [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1_board.xdc] for cell 'VDU/CLK100MHZ_to_CLK50MHZ/inst'
Parsing XDC File [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1.xdc] for cell 'VDU/CLK100MHZ_to_CLK50MHZ/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2124.293 ; gain = 510.516 ; free physical = 1354 ; free virtual = 6332
Finished Parsing XDC File [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/sources_1/ip/Clocking_Wizard_1/Clocking_Wizard_1.xdc] for cell 'VDU/CLK100MHZ_to_CLK50MHZ/inst'
Parsing XDC File [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'inc'. [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'dec'. [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2124.293 ; gain = 0.000 ; free physical = 1356 ; free virtual = 6334
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 64 instances

11 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2124.293 ; gain = 735.301 ; free physical = 1356 ; free virtual = 6334
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.309 ; gain = 32.016 ; free physical = 1348 ; free virtual = 6326

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 175481882

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2174.309 ; gain = 18.000 ; free physical = 1346 ; free virtual = 6324

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 161953d2e

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6262
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f558ca81

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6261
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 2812 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22f9d91d8

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1283 ; free virtual = 6261
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 78 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1_BUFG_inst to drive 0 load(s) on clock net VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 23c5ac58b

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1283 ; free virtual = 6261
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 153cbad0c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6261
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b2a85ce0

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6261
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              35  |                                              1  |
|  Constant propagation         |               6  |            2812  |                                              0  |
|  Sweep                        |               0  |              78  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6261
Ending Logic Optimization Task | Checksum: f550da00

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6261

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f550da00

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6262

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f550da00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6262

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6262
Ending Netlist Obfuscation Task | Checksum: f550da00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6262
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1284 ; free virtual = 6262
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1283 ; free virtual = 6262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.309 ; gain = 0.000 ; free physical = 1282 ; free virtual = 6261
INFO: [Common 17-1381] The checkpoint '/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.runs/impl_1/Fibonacci_VGA_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Fibonacci_VGA_drc_opted.rpt -pb Fibonacci_VGA_drc_opted.pb -rpx Fibonacci_VGA_drc_opted.rpx
Command: report_drc -file Fibonacci_VGA_drc_opted.rpt -pb Fibonacci_VGA_drc_opted.pb -rpx Fibonacci_VGA_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.runs/impl_1/Fibonacci_VGA_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1275 ; free virtual = 6253
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ab161172

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1275 ; free virtual = 6253
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1275 ; free virtual = 6253

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f632dcbe

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6239

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19b39069f

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1272 ; free virtual = 6250

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19b39069f

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1272 ; free virtual = 6250
Phase 1 Placer Initialization | Checksum: 19b39069f

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1272 ; free virtual = 6250

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10934ba61

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1271 ; free virtual = 6249

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6239

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f7dfdcd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6239
Phase 2 Global Placement | Checksum: 184a74ba7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1261 ; free virtual = 6239

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 184a74ba7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1261 ; free virtual = 6239

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 152e6130e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1261 ; free virtual = 6239

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12b5cc73f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6239

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b5cc73f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1260 ; free virtual = 6239

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 116b5dae9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6237

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16c6925e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6237

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16c6925e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6237
Phase 3 Detail Placement | Checksum: 16c6925e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6237

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 893d215c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 893d215c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6237
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.900. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 170eb5748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6237
Phase 4.1 Post Commit Optimization | Checksum: 170eb5748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6237

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 170eb5748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6238

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 170eb5748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6238

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6238
Phase 4.4 Final Placement Cleanup | Checksum: 170eb5748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6238
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 170eb5748

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1259 ; free virtual = 6238
Ending Placer Task | Checksum: 89231425

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1270 ; free virtual = 6248
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1270 ; free virtual = 6248
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1269 ; free virtual = 6248
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1271 ; free virtual = 6251
INFO: [Common 17-1381] The checkpoint '/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.runs/impl_1/Fibonacci_VGA_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Fibonacci_VGA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1264 ; free virtual = 6243
INFO: [runtcl-4] Executing : report_utilization -file Fibonacci_VGA_utilization_placed.rpt -pb Fibonacci_VGA_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Fibonacci_VGA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2293.336 ; gain = 0.000 ; free physical = 1271 ; free virtual = 6250
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 751fd86a ConstDB: 0 ShapeSum: 14033bbb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12736ee3f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2356.996 ; gain = 63.660 ; free physical = 1094 ; free virtual = 6105
Post Restoration Checksum: NetGraph: ef463872 NumContArr: 37f0b5cd Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12736ee3f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2374.992 ; gain = 81.656 ; free physical = 1069 ; free virtual = 6080

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12736ee3f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.992 ; gain = 96.656 ; free physical = 1053 ; free virtual = 6064

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12736ee3f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2389.992 ; gain = 96.656 ; free physical = 1053 ; free virtual = 6064
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bc175537

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2401.258 ; gain = 107.922 ; free physical = 1042 ; free virtual = 6053
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.876 | TNS=0.000  | WHS=-0.088 | THS=-0.993 |

Phase 2 Router Initialization | Checksum: 29631eab2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2401.258 ; gain = 107.922 ; free physical = 1041 ; free virtual = 6053

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 150ad8040

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6056

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.235 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13cb7762f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055
Phase 4 Rip-up And Reroute | Checksum: 13cb7762f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13cb7762f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13cb7762f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055
Phase 5 Delay and Skew Optimization | Checksum: 13cb7762f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c01dd60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.331 | TNS=0.000  | WHS=0.187  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c01dd60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055
Phase 6 Post Hold Fix | Checksum: 17c01dd60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00261131 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17c01dd60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17c01dd60

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6056

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13f3ec86b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6056

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.331 | TNS=0.000  | WHS=0.187  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13f3ec86b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1044 ; free virtual = 6056
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1062 ; free virtual = 6073

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2405.105 ; gain = 111.770 ; free physical = 1057 ; free virtual = 6069
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.105 ; gain = 0.000 ; free physical = 1059 ; free virtual = 6070
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2405.105 ; gain = 0.000 ; free physical = 1061 ; free virtual = 6073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2405.105 ; gain = 0.000 ; free physical = 1061 ; free virtual = 6073
INFO: [Common 17-1381] The checkpoint '/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.runs/impl_1/Fibonacci_VGA_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Fibonacci_VGA_drc_routed.rpt -pb Fibonacci_VGA_drc_routed.pb -rpx Fibonacci_VGA_drc_routed.rpx
Command: report_drc -file Fibonacci_VGA_drc_routed.rpt -pb Fibonacci_VGA_drc_routed.pb -rpx Fibonacci_VGA_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.runs/impl_1/Fibonacci_VGA_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Fibonacci_VGA_methodology_drc_routed.rpt -pb Fibonacci_VGA_methodology_drc_routed.pb -rpx Fibonacci_VGA_methodology_drc_routed.rpx
Command: report_methodology -file Fibonacci_VGA_methodology_drc_routed.rpt -pb Fibonacci_VGA_methodology_drc_routed.pb -rpx Fibonacci_VGA_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.runs/impl_1/Fibonacci_VGA_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Fibonacci_VGA_power_routed.rpt -pb Fibonacci_VGA_power_summary_routed.pb -rpx Fibonacci_VGA_power_routed.rpx
Command: report_power -file Fibonacci_VGA_power_routed.rpt -pb Fibonacci_VGA_power_summary_routed.pb -rpx Fibonacci_VGA_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Fibonacci_VGA_route_status.rpt -pb Fibonacci_VGA_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Fibonacci_VGA_timing_summary_routed.rpt -pb Fibonacci_VGA_timing_summary_routed.pb -rpx Fibonacci_VGA_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Fibonacci_VGA_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Fibonacci_VGA_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Fibonacci_VGA_bus_skew_routed.rpt -pb Fibonacci_VGA_bus_skew_routed.pb -rpx Fibonacci_VGA_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force Fibonacci_VGA.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Fibonacci_VGA.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/lyc/Vivado/lab6/Fibonacci_VGA/Fibonacci_VGA.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May 30 19:04:27 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:02:24 . Memory (MB): peak = 2747.293 ; gain = 286.160 ; free physical = 1063 ; free virtual = 6048
INFO: [Common 17-206] Exiting Vivado at Thu May 30 19:04:27 2019...
