build/
*.vcd
*.fst
verilog.log
abc.history
Makefile
testbench/tb.sv