\doxysection{I2\+C\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_i2_c___type_def}{}\label{struct_i2_c___type_def}\index{I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ad18ca99556367ac789bf85db2d62dd5b}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a542f81a9a57a5a03cc50bb9eca97f6ed}{CMD}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a8e4db82ea389625ddddcecb7cacf4f59}{STATE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ad04f6aa52e3a7d0d9e98097817ca3391}{STATUS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a00fcd76c17164af693d987bbe695ecf2}{CLKDIV}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ac68f8b837ce82eb6a4c598696c9aabb9}{SADDR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ab77d389c9b563309c17f9297f96b6f14}{SADDRMASK}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a846dd55f560e084da2e1b9136ae0b563}{RXDATA}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a248fbba9cb5e669447a8ac4ac39d2c24}{RXDATAP}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ab697847381c7e1a2fae88af207de8332}{TXDATA}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a8981ccfa10717927620d11e99fcaeaf6}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a101c9146c717e95e035c869aa085f006}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ad21f9e723cad450f6f8f73a866a58249}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a7315a9a73a062ebde79104e86a3bff2c}{IEN}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ae2558e4b26241d6c6c262d3df1ed8524}{ROUTE}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_i2_c___type_def_a00fcd76c17164af693d987bbe695ecf2}\index{I2C\_TypeDef@{I2C\_TypeDef}!CLKDIV@{CLKDIV}}
\index{CLKDIV@{CLKDIV}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLKDIV}{CLKDIV}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a00fcd76c17164af693d987bbe695ecf2} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CLKDIV}

Clock Division Register ~\newline
 \Hypertarget{struct_i2_c___type_def_a542f81a9a57a5a03cc50bb9eca97f6ed}\index{I2C\_TypeDef@{I2C\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a542f81a9a57a5a03cc50bb9eca97f6ed} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CMD}

Command Register ~\newline
 \Hypertarget{struct_i2_c___type_def_ad18ca99556367ac789bf85db2d62dd5b}\index{I2C\_TypeDef@{I2C\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_ad18ca99556367ac789bf85db2d62dd5b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CTRL}

Control Register ~\newline
 \Hypertarget{struct_i2_c___type_def_a7315a9a73a062ebde79104e86a3bff2c}\index{I2C\_TypeDef@{I2C\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a7315a9a73a062ebde79104e86a3bff2c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable Register ~\newline
 \Hypertarget{struct_i2_c___type_def_a8981ccfa10717927620d11e99fcaeaf6}\index{I2C\_TypeDef@{I2C\_TypeDef}!IF@{IF}}
\index{IF@{IF}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a8981ccfa10717927620d11e99fcaeaf6} 
\+\_\+\+\_\+\+IM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_i2_c___type_def_ad21f9e723cad450f6f8f73a866a58249}\index{I2C\_TypeDef@{I2C\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_ad21f9e723cad450f6f8f73a866a58249} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_i2_c___type_def_a101c9146c717e95e035c869aa085f006}\index{I2C\_TypeDef@{I2C\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a101c9146c717e95e035c869aa085f006} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_i2_c___type_def_ae2558e4b26241d6c6c262d3df1ed8524}\index{I2C\_TypeDef@{I2C\_TypeDef}!ROUTE@{ROUTE}}
\index{ROUTE@{ROUTE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ROUTE}{ROUTE}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_ae2558e4b26241d6c6c262d3df1ed8524} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+ROUTE}

I/O Routing Register ~\newline
 \Hypertarget{struct_i2_c___type_def_a846dd55f560e084da2e1b9136ae0b563}\index{I2C\_TypeDef@{I2C\_TypeDef}!RXDATA@{RXDATA}}
\index{RXDATA@{RXDATA}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDATA}{RXDATA}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a846dd55f560e084da2e1b9136ae0b563} 
\+\_\+\+\_\+\+IM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RXDATA}

Receive Buffer Data Register ~\newline
 \Hypertarget{struct_i2_c___type_def_a248fbba9cb5e669447a8ac4ac39d2c24}\index{I2C\_TypeDef@{I2C\_TypeDef}!RXDATAP@{RXDATAP}}
\index{RXDATAP@{RXDATAP}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDATAP}{RXDATAP}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a248fbba9cb5e669447a8ac4ac39d2c24} 
\+\_\+\+\_\+\+IM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RXDATAP}

Receive Buffer Data Peek Register ~\newline
 \Hypertarget{struct_i2_c___type_def_ac68f8b837ce82eb6a4c598696c9aabb9}\index{I2C\_TypeDef@{I2C\_TypeDef}!SADDR@{SADDR}}
\index{SADDR@{SADDR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SADDR}{SADDR}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_ac68f8b837ce82eb6a4c598696c9aabb9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+SADDR}

Slave Address Register ~\newline
 \Hypertarget{struct_i2_c___type_def_ab77d389c9b563309c17f9297f96b6f14}\index{I2C\_TypeDef@{I2C\_TypeDef}!SADDRMASK@{SADDRMASK}}
\index{SADDRMASK@{SADDRMASK}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SADDRMASK}{SADDRMASK}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_ab77d389c9b563309c17f9297f96b6f14} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+SADDRMASK}

Slave Address Mask Register ~\newline
 \Hypertarget{struct_i2_c___type_def_a8e4db82ea389625ddddcecb7cacf4f59}\index{I2C\_TypeDef@{I2C\_TypeDef}!STATE@{STATE}}
\index{STATE@{STATE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATE}{STATE}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_a8e4db82ea389625ddddcecb7cacf4f59} 
\+\_\+\+\_\+\+IM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+STATE}

State Register ~\newline
 \Hypertarget{struct_i2_c___type_def_ad04f6aa52e3a7d0d9e98097817ca3391}\index{I2C\_TypeDef@{I2C\_TypeDef}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_ad04f6aa52e3a7d0d9e98097817ca3391} 
\+\_\+\+\_\+\+IM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+STATUS}

Status Register ~\newline
 \Hypertarget{struct_i2_c___type_def_ab697847381c7e1a2fae88af207de8332}\index{I2C\_TypeDef@{I2C\_TypeDef}!TXDATA@{TXDATA}}
\index{TXDATA@{TXDATA}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXDATA}{TXDATA}}
{\footnotesize\ttfamily \label{struct_i2_c___type_def_ab697847381c7e1a2fae88af207de8332} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+TXDATA}

Transmit Buffer Data Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__i2c_8h}{efm32gg\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
