{
	"version": "2.0.0",
	"tasks": [
		{
			"type": "shell",
			"label": "Verilog compile",
			"command": "/Users/yubeenjo/VSCode/verilog/VLSI_experiment/compiler_md.sh",
			"args": [
				"${file}",
			],
			"group": {
				"kind": "build",
				"isDefault": true
			},
			"problemMatcher": [],
			"detail": "Verilog compiler"
		},
		{
			"type": "shell",
			"label": "Verilog test",
			"command": "/Users/yubeenjo/VSCode/verilog/VLSI_experiment/simulator_md.sh",
			"args": [
				"${file}",
				"6w",
				"Practice_06_ref"
			],
			"group": {
				"kind": "test",
				"isDefault": true
			},
			"problemMatcher": [],
			"detail": "Verilog simulator"
		},
	]
}