Asanovic, K., Bodik, R., Catanzaro, B. C., Gebis, J. J., Husbands, P., Keutzer, K., Patterson, D. A., Plishker, W. L., Shalf, J., Williams, S. W., and Yelick, K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep., University of California, Berkeley.
Bell, S., Edwards, B., Amann, J., Conlin, R., Joyce, K., Leung, V., MacKay, J., Reif, M., Bao, L., Brown, J., Mattina, M., Miao, C.-C., Ramey, C., Wentzlaff, D., Anderson, W., Berger, E., Fairbanks, N., Khan, D., Montenegro, F., Stickney, J., and Zook, J. 2008. Tile64 - processor: A 64-core soc with mesh interconnect. In Digest of Technical Papers of the IEEE International Solid-State Circuits Conference (ISSCC'08). IEEE, 88--598.
K. Bernstein , D. J. Frank , A. E. Gattiker , W. Haensch , B. L. Ji , S. R. Nassif , E. J. Nowak , D. J. Pearson , N. J. Rohrer, High-performance CMOS variability in the 65-nm regime and beyond, IBM Journal of Research and Development, v.50 n.4/5, p.433-449, July 2006
D. A. Dickinson , J. A. Mosovsky , S. D. Houthuysen, Assessing integrated circuit manufacturing for environmental performance and sustainability: a full scale IC business application, Proceedings of the Electronics and the Environment, 2003. on IEEE International Symposium, p.214-219, May 19-22, 2003
Guang Liang , Axel Jantsch, Adaptive Power Management for the On-Chip Communication Network, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.649-656, August 30-September 01, 2006[doi>10.1109/DSD.2006.21]
Guang, L., Nigussie, E., Koskinen, L., and Tenhunen, H. 2009. Autonomous dvfs on supply islands for energy-constrained noc communication. In Proceedings of the 22nd International Conference on Architecture of Computing Systems (ARCS'09). Springer-Verlag, 183--194.
Guang, L., Rantala, P., Nigussie, E., Isoaho, J., and Tenhunen, H. 2008. Low-latency and energy-efficient monitoring interconnect for hierarchical-agent-monitored nocs. In Proceedings of the NORCHIP. 227--232.
Dan Gunter , Brian Tierney , Keith Jackson , Jason Lee , Martin Stoufer, Dynamic Monitoring of High-Performance Distributed Applications, Proceedings of the 11th IEEE International Symposium on High Performance Distributed Computing, p.163, July 24-26, 2002
W. Haensch , E. J. Nowak , R. H. Dennard , P. M. Solomon , A. Bryant , O. H. Dokumaci , A. Kumar , X. Wang , J. B. Johnson , M. V. Fischetti, Silicon CMOS devices beyond scaling, IBM Journal of Research and Development, v.50 n.4/5, p.339-361, July 2006
Hazucha, P., Schrom, G., Hahn, J., Bloechel, B., Hack, P., Dermer, G., Narendra, S., Gardner, D., Karnik, T., De, V., and Borkar, S. 2005. A 233-mhz 80&percnt;-87&percnt; efficient four-phase DC-DC converter utilizing air-core inductors on package. IEEE J. Solid-State Circ. 40, 4, 838--845.
Shousheng He , Mats Torkelson, A New Approach to Pipeline FFT Processor, Proceedings of the 10th International Parallel Processing Symposium, p.766-770, April 15-19, 1996
Jingcao Hu , R. Marculescu, Energy- and performance-aware mapping for regular NoC architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.551-562, November 2006[doi>10.1109/TCAD.2005.844106]
ITRS Technology Working Group. 2007. International technology roadmap for semiconductorsâ€”design, 2007 Ed. ITRS Technology Working Group.
Axel Jantsch, Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
C. R. Jesshope , P. R. Miller , J. T. Yantchev, High performance communications in processor networks, Proceedings of the 16th annual international symposium on Computer architecture, p.150-157, April 1989, Jerusalem, Israel[doi>10.1145/74925.74943]
K. Keutzer , A. R. Newton , J. M. Rabaey , A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1523-1543, November 2006[doi>10.1109/43.898830]
Kim, W., Gupta, M., Wei, G.-Y., and Brooks, D. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedingss of the IEEE 14th International Symposium on High Performance Computer Architecture (HPCA'08). 123--134.
Kissler, D., Strawetz, A., Hannig, F., and Teich, J. 2009. Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures. In Revised Selected Papers from PATMOS 2008. Springer-Verlag, 307--317.
A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
David E. Lackey , Paul S. Zuchowski , Thomas R. Bednar , Douglas W. Stout , Scott W. Gould , John M. Cohn, Managing power and performance for System-on-Chip designs using Voltage Islands, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.195-202, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774601]
Lehtonen, T., Liljeberg, P., and Plosila, J. 2007. Online reconfigurable self-timed links for fault tolerant noc. VLSI Des. 13.
Lin, H.-L., Lin, H., Chen, Y.-C., and Chang, R. 2004. A novel pipelined fast fourier transform architecture for double rate ofdm systems. In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS'04). IEEE, 7--11.
Marculescu, R. 2004. Energy, fault-tolerance, and scalability issues in designing network-on-chip. Tutorial at ASP-DAC.
Umit Y. Ogras , Radu Marculescu , Puru Choudhary , Diana Marculescu, Voltage-frequency island partitioning for GALS-based networks-on-chip, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278509]
Rabaey, J. M. 2007. Scaling the power wall: Revisiting the low-power design rules. In Proceedings of the International Symposium on System-on-chip (SoC'07).
Rantala, P., Isoaho, J., and Tenhunen, H. 2007. Agent-based reconfigurability for fault-tolerance in network-on-chip. In Proceedings of the Engineering of Reconfigurable Systems and Algorithms Conference (ERSA). CSREA Press, 207--210.
Sergio Ricardo Rota , Jorge Rady de Almeida Jr., Run-Time Monitoring for Dependable Systems: An Approach and a Case Study, Proceedings of the 23rd IEEE International Symposium on Reliable Distributed Systems, p.41-49, October 18-20, 2004
Sangiovanni-Vincentelli, A. 2002. Defining platform-based design. EEDesign of EETimes.
Alberto Sangiovanni-Vincentelli , Grant Martin, Platform-Based Design and Software Design Methodology for Embedded Systems, IEEE Design & Test, v.18 n.6, p.23-33, November 2001[doi>10.1109/54.970421]
Schattkowsky, T. and Muller, W. 2004. Model-based design of embedded systems. In Proceedings of the 7th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing. IEEE, 113--128.
Shamshiri, S., Lisherness, P., Pan, S.-J., and Cheng, K.-T. 2008. A cost analysis framework for multi-core systems with spares. In Proceedings of the IEEE International Test Conference (ITC'08). 1--8.
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003
Vassos Soteriou , Li-Shiuan Peh, Exploring the Design Space of Self-Regulating Power-Aware On/Off Interconnection Networks, IEEE Transactions on Parallel and Distributed Systems, v.18 n.3, p.393-408, March 2007[doi>10.1109/TPDS.2007.43]
Stratakos, A. J. 1998. High-efficiency low-voltage DC-DC conversion for portable applications. Ph.D. thesis, University of California, Berkeley.
Dennis Sylvester , David Blaauw , Eric Karl, ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon, IEEE Design & Test, v.23 n.6, p.484-490, November 2006[doi>10.1109/MDT.2006.145]
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Tierno, J., Rylyakov, A., and Friedman, D. 2008. A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65 NM SOI. IEEE J. Solid-State Circ. 43, 1, 42--51.
Truong, D., Cheng, W., Mohsenin, T., Yu, Z., Jacobson, A., Landge, G., Meeuwsen, M., Watnik, C., Tran, A., Xiao, Z., Work, E., Webb, J., Mejia, P., and Baas, B. 2009. A 167-processor computational platform in 65 nm CMOS. IEEE J. Solid-State Circ. 44, 4, 1130--1144.
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., and Borkar, N. 2007. An 80-tile 1.28tflops network-on-chip in 65nm CMOS. In Digest of Technical Papers. IEEE International Solid-State Circuits Conference (ISSCC'07). IEEE, International, 98--589.
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Singh, A., Jacob, T., Jain, S., Erraguntla, V., Roberts, C., Hoskote, Y., Borkar, N., and Borkar, S. 2008. An 80-tile sub-100-w teraflops processor in 65-nm CMOS. IEEE J. Solid-State-Circ. 43, 1, 29--41.
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Data Mining Meets Performance Evaluation: Fast Algorithms for Modeling Bursty Traffic, Proceedings of the 18th International Conference on Data Engineering, p.507, February 26-March 01, 2002
K. Whisnant , Z. T. Kalbarczyk , R. K. Iyer, A system model for dynamically reconfigurable software, IBM Systems Journal, v.42 n.1, p.45-59, January 2003[doi>10.1147/sj.421.0045]
Wibben, J. and Harjani, R. 2007. A high efficiency dc-dc converter using 2nh on-chip inductors. In Proceedings of the IEEE Symposium on VLSI Circuits. 22--23.
Zergainoh, N.-E., Baghdadi, A., and Jerraya, A. A. 2005. Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip. J. Embedd. Syst. 1, 1/2, 112--124.
Peter Zipf, Applying dynamic reconfiguration for fault tolerance in fine-grained logic arrays, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.2, p.134-143, February 2008[doi>10.1109/TVLSI.2007.912028]
