[13:57:02.369] <TB2>     INFO: *** Welcome to pxar ***
[13:57:02.369] <TB2>     INFO: *** Today: 2016/04/01
[13:57:02.376] <TB2>     INFO: *** Version: b2a7-dirty
[13:57:02.376] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C15.dat
[13:57:02.376] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:02.376] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//defaultMaskFile.dat
[13:57:02.376] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters_C15.dat
[13:57:02.453] <TB2>     INFO:         clk: 4
[13:57:02.453] <TB2>     INFO:         ctr: 4
[13:57:02.453] <TB2>     INFO:         sda: 19
[13:57:02.453] <TB2>     INFO:         tin: 9
[13:57:02.453] <TB2>     INFO:         level: 15
[13:57:02.453] <TB2>     INFO:         triggerdelay: 0
[13:57:02.453] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:57:02.453] <TB2>     INFO: Log level: DEBUG
[13:57:02.463] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:57:02.474] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:57:02.477] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:57:02.482] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:57:04.039] <TB2>     INFO: DUT info: 
[13:57:04.039] <TB2>     INFO: The DUT currently contains the following objects:
[13:57:04.039] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:57:04.039] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:57:04.039] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:57:04.039] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:57:04.039] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.039] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:57:04.040] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:57:04.041] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:04.042] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:04.044] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30167040
[13:57:04.044] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf6cf90
[13:57:04.044] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xee1770
[13:57:04.044] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f53f5d94010
[13:57:04.044] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f53fbfff510
[13:57:04.044] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30232576 fPxarMemory = 0x7f53f5d94010
[13:57:04.045] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[13:57:04.046] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 474.3mA
[13:57:04.046] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 22.0 C
[13:57:04.046] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:57:04.446] <TB2>     INFO: enter 'restricted' command line mode
[13:57:04.446] <TB2>     INFO: enter test to run
[13:57:04.446] <TB2>     INFO:   test: FPIXTest no parameter change
[13:57:04.446] <TB2>     INFO:   running: fpixtest
[13:57:04.447] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:57:04.449] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:57:04.449] <TB2>     INFO: ######################################################################
[13:57:04.449] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:57:04.449] <TB2>     INFO: ######################################################################
[13:57:04.452] <TB2>     INFO: ######################################################################
[13:57:04.452] <TB2>     INFO: PixTestPretest::doTest()
[13:57:04.453] <TB2>     INFO: ######################################################################
[13:57:04.455] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:04.455] <TB2>     INFO:    PixTestPretest::programROC() 
[13:57:04.455] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:22.473] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:57:22.473] <TB2>     INFO: IA differences per ROC:  16.1 18.5 19.3 17.7 18.5 17.7 19.3 19.3 17.7 19.3 20.1 16.9 20.1 17.7 20.1 16.9
[13:57:22.542] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:22.542] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:57:22.542] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:22.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:57:22.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 20.5687 mA
[13:57:22.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  99 Ia 25.3687 mA
[13:57:22.947] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  92 Ia 24.5687 mA
[13:57:23.048] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  90 Ia 23.7688 mA
[13:57:23.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  91 Ia 23.7688 mA
[13:57:23.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  92 Ia 23.7688 mA
[13:57:23.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  93 Ia 24.5687 mA
[13:57:23.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  91 Ia 23.7688 mA
[13:57:23.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  92 Ia 23.7688 mA
[13:57:23.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  93 Ia 24.5687 mA
[13:57:23.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  91 Ia 23.7688 mA
[13:57:23.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  92 Ia 24.5687 mA
[13:57:23.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[13:57:24.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[13:57:24.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 24.5687 mA
[13:57:24.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 23.7688 mA
[13:57:24.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  81 Ia 24.5687 mA
[13:57:24.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 22.9688 mA
[13:57:24.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  85 Ia 25.3687 mA
[13:57:24.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  78 Ia 22.9688 mA
[13:57:24.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 24.5687 mA
[13:57:24.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  82 Ia 24.5687 mA
[13:57:24.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 23.7688 mA
[13:57:25.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  81 Ia 23.7688 mA
[13:57:25.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.7688 mA
[13:57:25.268] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  79 Ia 23.7688 mA
[13:57:25.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 24.5687 mA
[13:57:25.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  78 Ia 23.7688 mA
[13:57:25.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  79 Ia 23.7688 mA
[13:57:25.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  80 Ia 24.5687 mA
[13:57:25.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 23.7688 mA
[13:57:25.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  79 Ia 23.7688 mA
[13:57:25.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  80 Ia 24.5687 mA
[13:57:26.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  78 Ia 23.7688 mA
[13:57:26.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  79 Ia 23.7688 mA
[13:57:26.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  80 Ia 24.5687 mA
[13:57:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[13:57:26.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[13:57:26.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 24.5687 mA
[13:57:26.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 23.7688 mA
[13:57:26.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  81 Ia 23.7688 mA
[13:57:26.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  82 Ia 24.5687 mA
[13:57:26.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 23.7688 mA
[13:57:27.080] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  81 Ia 23.7688 mA
[13:57:27.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 24.5687 mA
[13:57:27.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.7688 mA
[13:57:27.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 24.5687 mA
[13:57:27.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 22.9688 mA
[13:57:27.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1688 mA
[13:57:27.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.3687 mA
[13:57:27.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[13:57:27.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 22.9688 mA
[13:57:27.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  86 Ia 24.5687 mA
[13:57:28.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 24.5687 mA
[13:57:28.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.7688 mA
[13:57:28.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 24.5687 mA
[13:57:28.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  81 Ia 23.7688 mA
[13:57:28.491] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  82 Ia 23.7688 mA
[13:57:28.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  83 Ia 23.7688 mA
[13:57:28.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 24.5687 mA
[13:57:28.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[13:57:28.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 25.3687 mA
[13:57:28.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 23.7688 mA
[13:57:29.096] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 24.5687 mA
[13:57:29.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  81 Ia 23.7688 mA
[13:57:29.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 23.7688 mA
[13:57:29.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 23.7688 mA
[13:57:29.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  84 Ia 24.5687 mA
[13:57:29.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  82 Ia 23.7688 mA
[13:57:29.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  83 Ia 24.5687 mA
[13:57:29.803] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  81 Ia 23.7688 mA
[13:57:29.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.7688 mA
[13:57:30.005] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[13:57:30.105] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 24.5687 mA
[13:57:30.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  77 Ia 23.7688 mA
[13:57:30.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 24.5687 mA
[13:57:30.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  76 Ia 22.9688 mA
[13:57:30.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  82 Ia 25.3687 mA
[13:57:30.609] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  75 Ia 22.9688 mA
[13:57:30.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  81 Ia 24.5687 mA
[13:57:30.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  79 Ia 24.5687 mA
[13:57:30.910] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  77 Ia 23.7688 mA
[13:57:31.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 24.5687 mA
[13:57:31.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  76 Ia 22.9688 mA
[13:57:31.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9688 mA
[13:57:31.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.5687 mA
[13:57:31.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  82 Ia 24.5687 mA
[13:57:31.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  80 Ia 24.5687 mA
[13:57:31.615] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  78 Ia 23.7688 mA
[13:57:31.716] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.7688 mA
[13:57:31.817] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  80 Ia 24.5687 mA
[13:57:31.918] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  78 Ia 22.9688 mA
[13:57:32.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 25.3687 mA
[13:57:32.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  77 Ia 22.9688 mA
[13:57:32.220] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 24.5687 mA
[13:57:32.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  81 Ia 24.5687 mA
[13:57:32.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[13:57:32.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 24.5687 mA
[13:57:32.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 24.5687 mA
[13:57:32.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 24.5687 mA
[13:57:32.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  83 Ia 23.7688 mA
[13:57:32.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 23.7688 mA
[13:57:33.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[13:57:33.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 23.7688 mA
[13:57:33.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 23.7688 mA
[13:57:33.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 23.7688 mA
[13:57:33.429] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  86 Ia 24.5687 mA
[13:57:33.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  84 Ia 23.7688 mA
[13:57:33.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.5687 mA
[13:57:33.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  76 Ia 23.7688 mA
[13:57:33.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  77 Ia 23.7688 mA
[13:57:33.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 24.5687 mA
[13:57:34.034] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  76 Ia 23.7688 mA
[13:57:34.135] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  77 Ia 23.7688 mA
[13:57:34.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7688 mA
[13:57:34.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 24.5687 mA
[13:57:34.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  77 Ia 23.7688 mA
[13:57:34.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  78 Ia 24.5687 mA
[13:57:34.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.7688 mA
[13:57:34.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.7688 mA
[13:57:34.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.3687 mA
[13:57:34.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  71 Ia 23.7688 mA
[13:57:35.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  72 Ia 23.7688 mA
[13:57:35.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  73 Ia 23.7688 mA
[13:57:35.244] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  74 Ia 23.7688 mA
[13:57:35.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  75 Ia 24.5687 mA
[13:57:35.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  73 Ia 23.7688 mA
[13:57:35.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  74 Ia 23.7688 mA
[13:57:35.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  75 Ia 24.5687 mA
[13:57:35.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  73 Ia 23.7688 mA
[13:57:35.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  74 Ia 24.5687 mA
[13:57:35.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  72 Ia 22.9688 mA
[13:57:36.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[13:57:36.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[13:57:36.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 23.7688 mA
[13:57:36.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  88 Ia 23.7688 mA
[13:57:36.453] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  89 Ia 24.5687 mA
[13:57:36.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  87 Ia 23.7688 mA
[13:57:36.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  88 Ia 23.7688 mA
[13:57:36.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 24.5687 mA
[13:57:36.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  87 Ia 23.7688 mA
[13:57:36.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  88 Ia 23.7688 mA
[13:57:37.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  89 Ia 24.5687 mA
[13:57:37.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  87 Ia 24.5687 mA
[13:57:37.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[13:57:37.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 24.5687 mA
[13:57:37.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  77 Ia 23.7688 mA
[13:57:37.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  78 Ia 23.7688 mA
[13:57:37.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 24.5687 mA
[13:57:37.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  77 Ia 23.7688 mA
[13:57:37.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 24.5687 mA
[13:57:37.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  76 Ia 23.7688 mA
[13:57:38.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  77 Ia 23.7688 mA
[13:57:38.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  78 Ia 23.7688 mA
[13:57:38.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  79 Ia 24.5687 mA
[13:57:38.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.7688 mA
[13:57:38.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[13:57:38.571] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 25.3687 mA
[13:57:38.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  82 Ia 23.7688 mA
[13:57:38.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  83 Ia 24.5687 mA
[13:57:38.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  81 Ia 23.7688 mA
[13:57:38.974] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  82 Ia 23.7688 mA
[13:57:39.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 23.7688 mA
[13:57:39.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  84 Ia 24.5687 mA
[13:57:39.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  82 Ia 23.7688 mA
[13:57:39.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  83 Ia 24.5687 mA
[13:57:39.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  81 Ia 22.9688 mA
[13:57:39.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  87 Ia 24.5687 mA
[13:57:39.679] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[13:57:39.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  76 Ia 24.5687 mA
[13:57:39.880] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  74 Ia 24.5687 mA
[13:57:39.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  72 Ia 23.7688 mA
[13:57:40.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  73 Ia 23.7688 mA
[13:57:40.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  74 Ia 24.5687 mA
[13:57:40.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  72 Ia 23.7688 mA
[13:57:40.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  73 Ia 23.7688 mA
[13:57:40.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  74 Ia 24.5687 mA
[13:57:40.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  72 Ia 23.7688 mA
[13:57:40.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  73 Ia 23.7688 mA
[13:57:40.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  74 Ia 24.5687 mA
[13:57:40.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[13:57:40.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[13:57:41.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[13:57:41.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 23.7688 mA
[13:57:41.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  86 Ia 24.5687 mA
[13:57:41.391] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 23.7688 mA
[13:57:41.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[13:57:41.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  86 Ia 24.5687 mA
[13:57:41.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 23.7688 mA
[13:57:41.795] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[13:57:41.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  86 Ia 23.7688 mA
[13:57:41.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  87 Ia 24.5687 mA
[13:57:42.023] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  92
[13:57:42.023] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  81
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  76
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  84
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[13:57:42.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  72
[13:57:42.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  87
[13:57:42.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[13:57:42.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  87
[13:57:42.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[13:57:42.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  87
[13:57:43.852] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:57:43.852] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.9  19.3  20.1  20.1  19.3  20.1  19.3  19.3  19.3  20.1  19.3  20.1  20.1  20.1
[13:57:43.883] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:43.883] <TB2>     INFO:    PixTestPretest::findTiming() 
[13:57:43.883] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:43.883] <TB2>     INFO: PixTestCmd::init()
[13:57:43.883] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:57:44.516] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:59:16.496] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:59:16.524] <TB2>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[13:59:16.524] <TB2>     INFO: (success/tries = 100/100), width = 3
[13:59:16.524] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[13:59:16.524] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[13:59:16.524] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[13:59:16.524] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:59:16.524] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:59:16.528] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:16.528] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:59:16.528] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:16.665] <TB2>     INFO: Expecting 231680 events.
[13:59:21.275] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:59:21.278] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[13:59:23.942] <TB2>     INFO: 231680 events read in total (6562ms).
[13:59:23.947] <TB2>     INFO: Test took 7416ms.
[13:59:24.287] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 82 and Delta(CalDel) = 57
[13:59:24.291] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 105 and Delta(CalDel) = 60
[13:59:24.295] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 60
[13:59:24.299] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 87 and Delta(CalDel) = 64
[13:59:24.302] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 83 and Delta(CalDel) = 61
[13:59:24.306] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 73 and Delta(CalDel) = 58
[13:59:24.310] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 60
[13:59:24.314] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 97 and Delta(CalDel) = 61
[13:59:24.317] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 72 and Delta(CalDel) = 60
[13:59:24.321] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:59:24.325] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 105 and Delta(CalDel) = 58
[13:59:24.329] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:59:24.333] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:59:24.337] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:59:24.340] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:59:24.344] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:59:24.386] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:59:24.424] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:24.424] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:59:24.424] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:24.559] <TB2>     INFO: Expecting 231680 events.
[13:59:32.757] <TB2>     INFO: 231680 events read in total (7483ms).
[13:59:32.762] <TB2>     INFO: Test took 8334ms.
[13:59:32.786] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29
[13:59:33.099] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[13:59:33.103] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:59:33.106] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[13:59:33.110] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:59:33.113] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28
[13:59:33.117] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[13:59:33.121] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:59:33.124] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[13:59:33.128] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31.5
[13:59:33.131] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29
[13:59:33.135] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28.5
[13:59:33.138] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:59:33.142] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29.5
[13:59:33.145] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:59:33.149] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 109 +/- 29.5
[13:59:33.185] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:59:33.185] <TB2>     INFO: CalDel:      131   123   131   148   128   134   135   142   131   156   118   119   149   126   143   109
[13:59:33.185] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:59:33.189] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C0.dat
[13:59:33.190] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C1.dat
[13:59:33.190] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C2.dat
[13:59:33.190] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C3.dat
[13:59:33.190] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C4.dat
[13:59:33.190] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C5.dat
[13:59:33.190] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C6.dat
[13:59:33.191] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C7.dat
[13:59:33.191] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C8.dat
[13:59:33.191] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C9.dat
[13:59:33.191] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C10.dat
[13:59:33.191] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C11.dat
[13:59:33.191] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C12.dat
[13:59:33.191] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C13.dat
[13:59:33.192] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C14.dat
[13:59:33.192] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters_C15.dat
[13:59:33.192] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:59:33.192] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:59:33.192] <TB2>     INFO: PixTestPretest::doTest() done, duration: 148 seconds
[13:59:33.192] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:59:33.252] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:59:33.252] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:59:33.255] <TB2>     INFO: ######################################################################
[13:59:33.255] <TB2>     INFO: PixTestAlive::doTest()
[13:59:33.255] <TB2>     INFO: ######################################################################
[13:59:33.258] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:33.258] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:59:33.258] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:33.259] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:59:33.610] <TB2>     INFO: Expecting 41600 events.
[13:59:37.699] <TB2>     INFO: 41600 events read in total (3374ms).
[13:59:37.700] <TB2>     INFO: Test took 4440ms.
[13:59:37.708] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:37.708] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:59:37.708] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:59:38.088] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:59:38.088] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    2    0    0    0    0
[13:59:38.088] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    2    0    0    0    0
[13:59:38.090] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:38.091] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:59:38.091] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:38.092] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:59:38.440] <TB2>     INFO: Expecting 41600 events.
[13:59:41.393] <TB2>     INFO: 41600 events read in total (2238ms).
[13:59:41.393] <TB2>     INFO: Test took 3301ms.
[13:59:41.393] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:41.393] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:59:41.393] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:59:41.394] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:59:41.800] <TB2>     INFO: PixTestAlive::maskTest() done
[13:59:41.800] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:59:41.803] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:41.804] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:59:41.804] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:41.805] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:59:42.147] <TB2>     INFO: Expecting 41600 events.
[13:59:46.216] <TB2>     INFO: 41600 events read in total (3354ms).
[13:59:46.217] <TB2>     INFO: Test took 4412ms.
[13:59:46.225] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:46.225] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:59:46.225] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:59:46.602] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:59:46.602] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:59:46.602] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:59:46.602] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:59:46.609] <TB2>     INFO: ######################################################################
[13:59:46.610] <TB2>     INFO: PixTestTrim::doTest()
[13:59:46.610] <TB2>     INFO: ######################################################################
[13:59:46.612] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:46.612] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:59:46.612] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:46.689] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:59:46.689] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:59:46.702] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:46.702] <TB2>     INFO:     run 1 of 1
[13:59:46.702] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:47.045] <TB2>     INFO: Expecting 5025280 events.
[14:00:32.278] <TB2>     INFO: 1402160 events read in total (44519ms).
[14:01:16.187] <TB2>     INFO: 2784760 events read in total (88428ms).
[14:02:00.069] <TB2>     INFO: 4172352 events read in total (132310ms).
[14:02:26.913] <TB2>     INFO: 5025280 events read in total (159154ms).
[14:02:26.956] <TB2>     INFO: Test took 160254ms.
[14:02:27.015] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:27.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:28.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:29.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:31.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:32.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:33.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:35.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:36.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:37.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:39.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:40.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:41.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:43.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:44.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:46.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:47.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:48.865] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275587072
[14:02:48.868] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8433 minThrLimit = 83.8181 minThrNLimit = 107.152 -> result = 83.8433 -> 83
[14:02:48.868] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1455 minThrLimit = 96.1309 minThrNLimit = 129.404 -> result = 96.1455 -> 96
[14:02:48.869] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3203 minThrLimit = 91.2868 minThrNLimit = 115.612 -> result = 91.3203 -> 91
[14:02:48.869] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2224 minThrLimit = 87.2054 minThrNLimit = 104.436 -> result = 87.2224 -> 87
[14:02:48.870] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6681 minThrLimit = 87.6643 minThrNLimit = 110.057 -> result = 87.6681 -> 87
[14:02:48.870] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2911 minThrLimit = 84.2518 minThrNLimit = 106.746 -> result = 84.2911 -> 84
[14:02:48.871] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.7562 minThrLimit = 79.7495 minThrNLimit = 103.204 -> result = 79.7562 -> 79
[14:02:48.871] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5423 minThrLimit = 93.5097 minThrNLimit = 115.706 -> result = 93.5423 -> 93
[14:02:48.871] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.759 minThrLimit = 86.7456 minThrNLimit = 111.549 -> result = 86.759 -> 86
[14:02:48.872] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6944 minThrLimit = 86.6749 minThrNLimit = 110.563 -> result = 86.6944 -> 86
[14:02:48.872] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3773 minThrLimit = 97.3567 minThrNLimit = 125.442 -> result = 97.3773 -> 97
[14:02:48.873] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.864 minThrLimit = 101.849 minThrNLimit = 126.962 -> result = 101.864 -> 101
[14:02:48.873] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6007 minThrLimit = 89.578 minThrNLimit = 109.583 -> result = 89.6007 -> 89
[14:02:48.873] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3685 minThrLimit = 88.3111 minThrNLimit = 113.978 -> result = 88.3685 -> 88
[14:02:48.874] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.726 minThrLimit = 87.7239 minThrNLimit = 112.146 -> result = 87.726 -> 87
[14:02:48.874] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.013 minThrLimit = 103.994 minThrNLimit = 129.368 -> result = 104.013 -> 104
[14:02:48.874] <TB2>     INFO: ROC 0 VthrComp = 83
[14:02:48.874] <TB2>     INFO: ROC 1 VthrComp = 96
[14:02:48.874] <TB2>     INFO: ROC 2 VthrComp = 91
[14:02:48.875] <TB2>     INFO: ROC 3 VthrComp = 87
[14:02:48.875] <TB2>     INFO: ROC 4 VthrComp = 87
[14:02:48.875] <TB2>     INFO: ROC 5 VthrComp = 84
[14:02:48.875] <TB2>     INFO: ROC 6 VthrComp = 79
[14:02:48.875] <TB2>     INFO: ROC 7 VthrComp = 93
[14:02:48.875] <TB2>     INFO: ROC 8 VthrComp = 86
[14:02:48.875] <TB2>     INFO: ROC 9 VthrComp = 86
[14:02:48.875] <TB2>     INFO: ROC 10 VthrComp = 97
[14:02:48.875] <TB2>     INFO: ROC 11 VthrComp = 101
[14:02:48.875] <TB2>     INFO: ROC 12 VthrComp = 89
[14:02:48.876] <TB2>     INFO: ROC 13 VthrComp = 88
[14:02:48.876] <TB2>     INFO: ROC 14 VthrComp = 87
[14:02:48.876] <TB2>     INFO: ROC 15 VthrComp = 104
[14:02:48.876] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:02:48.876] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:02:48.891] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:48.891] <TB2>     INFO:     run 1 of 1
[14:02:48.891] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:49.246] <TB2>     INFO: Expecting 5025280 events.
[14:03:24.341] <TB2>     INFO: 883984 events read in total (34380ms).
[14:03:59.612] <TB2>     INFO: 1765968 events read in total (69651ms).
[14:04:34.999] <TB2>     INFO: 2647376 events read in total (105039ms).
[14:05:10.280] <TB2>     INFO: 3519936 events read in total (140319ms).
[14:05:45.444] <TB2>     INFO: 4388384 events read in total (175483ms).
[14:06:10.988] <TB2>     INFO: 5025280 events read in total (201027ms).
[14:06:11.065] <TB2>     INFO: Test took 202174ms.
[14:06:11.243] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:11.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:13.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:14.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:16.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:17.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:19.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:21.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:22.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:24.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:25.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:27.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:29.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:30.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:32.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:33.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:35.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:37.041] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254636032
[14:06:37.044] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.6992 for pixel 11/29 mean/min/max = 43.7608/32.8182/54.7033
[14:06:37.044] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9714 for pixel 0/21 mean/min/max = 43.4394/31.89/54.9889
[14:06:37.045] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.7329 for pixel 0/9 mean/min/max = 45.3113/32.8868/57.7358
[14:06:37.045] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.9561 for pixel 0/64 mean/min/max = 46.1577/31.3551/60.9603
[14:06:37.045] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4953 for pixel 21/0 mean/min/max = 44.0927/32.4919/55.6935
[14:06:37.046] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6478 for pixel 2/44 mean/min/max = 44.0105/32.2124/55.8086
[14:06:37.046] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.9217 for pixel 10/12 mean/min/max = 45.9629/35.999/55.9269
[14:06:37.047] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.1485 for pixel 0/11 mean/min/max = 45.8533/33.5189/58.1877
[14:06:37.047] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.7524 for pixel 16/76 mean/min/max = 43.4511/32.5444/54.3578
[14:06:37.047] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.6837 for pixel 22/79 mean/min/max = 43.867/32.9657/54.7683
[14:06:37.048] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.4884 for pixel 0/16 mean/min/max = 43.7301/31.8774/55.5828
[14:06:37.048] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.8685 for pixel 22/12 mean/min/max = 44.7664/32.6302/56.9026
[14:06:37.048] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.2025 for pixel 19/0 mean/min/max = 46.0998/33.9805/58.2191
[14:06:37.049] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.8243 for pixel 28/79 mean/min/max = 44.4079/33.9338/54.882
[14:06:37.049] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.4732 for pixel 24/79 mean/min/max = 43.5081/32.3363/54.68
[14:06:37.049] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.2012 for pixel 14/6 mean/min/max = 45.9584/33.6281/58.2888
[14:06:37.050] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:06:37.182] <TB2>     INFO: Expecting 411648 events.
[14:06:44.734] <TB2>     INFO: 411648 events read in total (6836ms).
[14:06:44.744] <TB2>     INFO: Expecting 411648 events.
[14:06:52.163] <TB2>     INFO: 411648 events read in total (6763ms).
[14:06:52.173] <TB2>     INFO: Expecting 411648 events.
[14:06:59.587] <TB2>     INFO: 411648 events read in total (6750ms).
[14:06:59.600] <TB2>     INFO: Expecting 411648 events.
[14:07:06.947] <TB2>     INFO: 411648 events read in total (6685ms).
[14:07:06.960] <TB2>     INFO: Expecting 411648 events.
[14:07:14.671] <TB2>     INFO: 411648 events read in total (7038ms).
[14:07:14.687] <TB2>     INFO: Expecting 411648 events.
[14:07:22.350] <TB2>     INFO: 411648 events read in total (7008ms).
[14:07:22.368] <TB2>     INFO: Expecting 411648 events.
[14:07:30.024] <TB2>     INFO: 411648 events read in total (7000ms).
[14:07:30.045] <TB2>     INFO: Expecting 411648 events.
[14:07:37.673] <TB2>     INFO: 411648 events read in total (6975ms).
[14:07:37.696] <TB2>     INFO: Expecting 411648 events.
[14:07:45.364] <TB2>     INFO: 411648 events read in total (7016ms).
[14:07:45.389] <TB2>     INFO: Expecting 411648 events.
[14:07:53.058] <TB2>     INFO: 411648 events read in total (7019ms).
[14:07:53.087] <TB2>     INFO: Expecting 411648 events.
[14:08:00.764] <TB2>     INFO: 411648 events read in total (7034ms).
[14:08:00.795] <TB2>     INFO: Expecting 411648 events.
[14:08:08.473] <TB2>     INFO: 411648 events read in total (7035ms).
[14:08:08.505] <TB2>     INFO: Expecting 411648 events.
[14:08:16.072] <TB2>     INFO: 411648 events read in total (6930ms).
[14:08:16.106] <TB2>     INFO: Expecting 411648 events.
[14:08:23.773] <TB2>     INFO: 411648 events read in total (7025ms).
[14:08:23.810] <TB2>     INFO: Expecting 411648 events.
[14:08:31.397] <TB2>     INFO: 411648 events read in total (6951ms).
[14:08:31.435] <TB2>     INFO: Expecting 411648 events.
[14:08:39.008] <TB2>     INFO: 411648 events read in total (6936ms).
[14:08:39.052] <TB2>     INFO: Test took 122002ms.
[14:08:39.561] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.416 < 35 for itrim+1 = 95; old thr = 34.6609 ... break
[14:08:39.606] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.135 < 35 for itrim = 96; old thr = 34.6923 ... break
[14:08:39.640] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.407 < 35 for itrim+1 = 104; old thr = 34.8068 ... break
[14:08:39.657] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7137 < 35 for itrim+1 = 85; old thr = 34.6569 ... break
[14:08:39.698] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8775 < 35 for itrim = 109; old thr = 34.0824 ... break
[14:08:39.735] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2654 < 35 for itrim = 96; old thr = 34.523 ... break
[14:08:39.769] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0059 < 35 for itrim = 93; old thr = 33.9329 ... break
[14:08:39.799] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0727 < 35 for itrim = 106; old thr = 34.5256 ... break
[14:08:39.838] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0966 < 35 for itrim = 96; old thr = 34.4319 ... break
[14:08:39.879] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3351 < 35 for itrim+1 = 101; old thr = 34.9595 ... break
[14:08:39.920] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2572 < 35 for itrim+1 = 88; old thr = 34.9565 ... break
[14:08:39.957] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0496 < 35 for itrim = 103; old thr = 33.8625 ... break
[14:08:39.993] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0059 < 35 for itrim = 101; old thr = 33.9124 ... break
[14:08:40.033] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7461 < 35 for itrim+1 = 94; old thr = 34.697 ... break
[14:08:40.068] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6462 < 35 for itrim+1 = 92; old thr = 34.9292 ... break
[14:08:40.101] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.467 < 35 for itrim = 110; old thr = 33.6093 ... break
[14:08:40.178] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:08:40.189] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:40.189] <TB2>     INFO:     run 1 of 1
[14:08:40.189] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:40.533] <TB2>     INFO: Expecting 5025280 events.
[14:09:16.399] <TB2>     INFO: 870728 events read in total (35151ms).
[14:09:51.561] <TB2>     INFO: 1739936 events read in total (70313ms).
[14:10:26.808] <TB2>     INFO: 2608840 events read in total (105561ms).
[14:11:01.789] <TB2>     INFO: 3468432 events read in total (140541ms).
[14:11:36.915] <TB2>     INFO: 4323880 events read in total (175668ms).
[14:12:05.242] <TB2>     INFO: 5025280 events read in total (203994ms).
[14:12:05.326] <TB2>     INFO: Test took 205137ms.
[14:12:05.518] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:05.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:07.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:09.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:10.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:12.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:13.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:15.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:17.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:18.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:20.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:21.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:23.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:25.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:26.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:28.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:30.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:31.754] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277561344
[14:12:31.757] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.006817 .. 49.293994
[14:12:31.832] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:12:31.843] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:31.843] <TB2>     INFO:     run 1 of 1
[14:12:31.843] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:32.188] <TB2>     INFO: Expecting 1730560 events.
[14:13:12.180] <TB2>     INFO: 1113184 events read in total (39277ms).
[14:13:34.376] <TB2>     INFO: 1730560 events read in total (61473ms).
[14:13:34.404] <TB2>     INFO: Test took 62562ms.
[14:13:34.449] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:34.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:35.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:36.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:37.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:38.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:39.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:40.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:41.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:42.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:43.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:44.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:45.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:46.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:47.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:48.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:49.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:50.522] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260956160
[14:13:50.604] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.731270 .. 43.623337
[14:13:50.679] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:13:50.688] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:50.689] <TB2>     INFO:     run 1 of 1
[14:13:50.689] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:51.031] <TB2>     INFO: Expecting 1564160 events.
[14:14:32.680] <TB2>     INFO: 1175448 events read in total (40934ms).
[14:14:46.705] <TB2>     INFO: 1564160 events read in total (54959ms).
[14:14:46.720] <TB2>     INFO: Test took 56031ms.
[14:14:46.754] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:46.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:47.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:48.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:49.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:50.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:51.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:52.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:53.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:54.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:55.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:56.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:57.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:58.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:59.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:00.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:01.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:01.989] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261935104
[14:15:02.070] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.491588 .. 40.060207
[14:15:02.150] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:15:02.160] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:02.160] <TB2>     INFO:     run 1 of 1
[14:15:02.161] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:02.508] <TB2>     INFO: Expecting 1331200 events.
[14:15:44.524] <TB2>     INFO: 1183264 events read in total (41301ms).
[14:15:50.168] <TB2>     INFO: 1331200 events read in total (46945ms).
[14:15:50.183] <TB2>     INFO: Test took 48022ms.
[14:15:50.212] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:50.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:51.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:52.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:53.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:54.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:55.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:56.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:57.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:58.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:59.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:00.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:00.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:01.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:02.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:03.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:04.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:05.740] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331051008
[14:16:05.821] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.915938 .. 39.814681
[14:16:05.895] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:16:05.905] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:05.905] <TB2>     INFO:     run 1 of 1
[14:16:05.905] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:06.249] <TB2>     INFO: Expecting 1231360 events.
[14:16:48.247] <TB2>     INFO: 1182680 events read in total (41283ms).
[14:16:50.318] <TB2>     INFO: 1231360 events read in total (43354ms).
[14:16:50.335] <TB2>     INFO: Test took 44431ms.
[14:16:50.364] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:50.420] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:51.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:52.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:53.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:54.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:54.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:55.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:56.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:57.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:58.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:59.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:00.519] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:01.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:02.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:03.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:04.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:05.079] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331051008
[14:17:05.164] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:17:05.164] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:17:05.175] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:05.175] <TB2>     INFO:     run 1 of 1
[14:17:05.175] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:05.525] <TB2>     INFO: Expecting 1364480 events.
[14:17:45.998] <TB2>     INFO: 1075352 events read in total (39758ms).
[14:17:56.466] <TB2>     INFO: 1364480 events read in total (50227ms).
[14:17:56.480] <TB2>     INFO: Test took 51305ms.
[14:17:56.514] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:56.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:57.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:58.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:59.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:00.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:01.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:02.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:03.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:04.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:05.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:06.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:07.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:08.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:09.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:10.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:11.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:12.267] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356761600
[14:18:12.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C0.dat
[14:18:12.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C1.dat
[14:18:12.302] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C2.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C3.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C4.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C5.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C6.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C7.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C8.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C9.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C10.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C11.dat
[14:18:12.303] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C12.dat
[14:18:12.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C13.dat
[14:18:12.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C14.dat
[14:18:12.304] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C15.dat
[14:18:12.304] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C0.dat
[14:18:12.311] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C1.dat
[14:18:12.319] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C2.dat
[14:18:12.326] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C3.dat
[14:18:12.333] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C4.dat
[14:18:12.340] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C5.dat
[14:18:12.346] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C6.dat
[14:18:12.353] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C7.dat
[14:18:12.360] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C8.dat
[14:18:12.367] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C9.dat
[14:18:12.374] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C10.dat
[14:18:12.381] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C11.dat
[14:18:12.388] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C12.dat
[14:18:12.394] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C13.dat
[14:18:12.401] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C14.dat
[14:18:12.408] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//trimParameters35_C15.dat
[14:18:12.415] <TB2>     INFO: PixTestTrim::trimTest() done
[14:18:12.415] <TB2>     INFO: vtrim:      95  96 104  85 109  96  93 106  96 101  88 103 101  94  92 110 
[14:18:12.415] <TB2>     INFO: vthrcomp:   83  96  91  87  87  84  79  93  86  86  97 101  89  88  87 104 
[14:18:12.415] <TB2>     INFO: vcal mean:  34.96  34.94  34.98  34.93  34.98  34.96  34.93  34.99  34.97  34.98  34.97  34.96  35.01  34.99  34.96  34.98 
[14:18:12.415] <TB2>     INFO: vcal RMS:    0.78   0.77   0.83   0.92   0.80   0.80   0.77   0.99   0.77   0.76   0.77   1.14   0.83   0.76   0.75   0.83 
[14:18:12.415] <TB2>     INFO: bits mean:  10.04  10.01   9.23   9.41  10.11  10.01   9.01   8.97  10.40   9.96   9.46   9.92   8.98   9.42  10.00   9.37 
[14:18:12.415] <TB2>     INFO: bits RMS:    2.47   2.68   2.76   2.78   2.47   2.57   2.31   2.78   2.35   2.52   2.92   2.49   2.62   2.53   2.57   2.53 
[14:18:12.426] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:12.426] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:18:12.426] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:12.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:18:12.429] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:18:12.439] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:12.439] <TB2>     INFO:     run 1 of 1
[14:18:12.440] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:12.782] <TB2>     INFO: Expecting 4160000 events.
[14:18:59.090] <TB2>     INFO: 1113990 events read in total (45593ms).
[14:19:44.696] <TB2>     INFO: 2217225 events read in total (91199ms).
[14:20:29.847] <TB2>     INFO: 3307080 events read in total (136351ms).
[14:21:05.079] <TB2>     INFO: 4160000 events read in total (171582ms).
[14:21:05.151] <TB2>     INFO: Test took 172712ms.
[14:21:05.314] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:05.616] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:07.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:09.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:11.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:13.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:16.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:18.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:19.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:21.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:23.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:25.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:27.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:29.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:31.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:33.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:35.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:36.925] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358305792
[14:21:36.926] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:21:36.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:21:36.001] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[14:21:37.013] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:37.013] <TB2>     INFO:     run 1 of 1
[14:21:37.013] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:37.361] <TB2>     INFO: Expecting 3848000 events.
[14:22:23.528] <TB2>     INFO: 1110750 events read in total (45452ms).
[14:23:08.868] <TB2>     INFO: 2209455 events read in total (90792ms).
[14:23:54.319] <TB2>     INFO: 3294445 events read in total (136244ms).
[14:24:16.607] <TB2>     INFO: 3848000 events read in total (158531ms).
[14:24:16.671] <TB2>     INFO: Test took 159658ms.
[14:24:16.799] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:17.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:18.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:20.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:22.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:24.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:26.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:28.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:29.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:31.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:33.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:35.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:37.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:38.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:40.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:42.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:44.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:46.214] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 417099776
[14:24:46.215] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:24:46.288] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:24:46.288] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[14:24:46.298] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:46.298] <TB2>     INFO:     run 1 of 1
[14:24:46.298] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:46.641] <TB2>     INFO: Expecting 3536000 events.
[14:25:33.409] <TB2>     INFO: 1157320 events read in total (46053ms).
[14:26:19.515] <TB2>     INFO: 2297215 events read in total (92159ms).
[14:27:07.046] <TB2>     INFO: 3424160 events read in total (139691ms).
[14:27:11.845] <TB2>     INFO: 3536000 events read in total (144489ms).
[14:27:11.902] <TB2>     INFO: Test took 145605ms.
[14:27:12.014] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:12.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:14.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:15.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:17.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:19.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:21.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:23.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:24.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:26.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:28.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:30.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:32.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:33.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:35.540] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:37.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:39.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:40.852] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379695104
[14:27:40.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:27:40.927] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:27:40.927] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:27:40.937] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:40.937] <TB2>     INFO:     run 1 of 1
[14:27:40.937] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:41.284] <TB2>     INFO: Expecting 3473600 events.
[14:28:28.932] <TB2>     INFO: 1167505 events read in total (46933ms).
[14:29:15.142] <TB2>     INFO: 2316280 events read in total (93143ms).
[14:30:00.251] <TB2>     INFO: 3454285 events read in total (138252ms).
[14:30:01.370] <TB2>     INFO: 3473600 events read in total (139371ms).
[14:30:01.414] <TB2>     INFO: Test took 140477ms.
[14:30:01.517] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:01.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:03.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:05.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:06.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:08.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:10.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:12.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:13.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:15.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:17.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:19.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:20.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:22.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:24.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:26.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:28.025] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:29.779] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 327405568
[14:30:29.780] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:30:29.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:30:29.856] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:30:29.866] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:30:29.866] <TB2>     INFO:     run 1 of 1
[14:30:29.866] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:30.208] <TB2>     INFO: Expecting 3182400 events.
[14:31:19.209] <TB2>     INFO: 1226075 events read in total (48285ms).
[14:32:06.502] <TB2>     INFO: 2425705 events read in total (95578ms).
[14:32:36.828] <TB2>     INFO: 3182400 events read in total (125905ms).
[14:32:36.870] <TB2>     INFO: Test took 127004ms.
[14:32:36.954] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:37.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:38.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:40.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:42.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:44.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:45.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:47.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:49.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:50.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:52.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:55.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:56.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:58.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:00.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:02.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:04.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:06.044] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363229184
[14:33:06.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.65076, thr difference RMS: 1.39519
[14:33:06.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.9579, thr difference RMS: 1.45589
[14:33:06.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.20266, thr difference RMS: 1.64884
[14:33:06.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.3213, thr difference RMS: 1.67376
[14:33:06.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.50483, thr difference RMS: 1.28119
[14:33:06.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.05117, thr difference RMS: 1.35189
[14:33:06.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.1288, thr difference RMS: 1.19291
[14:33:06.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.54427, thr difference RMS: 1.62458
[14:33:06.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.89837, thr difference RMS: 1.24515
[14:33:06.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.62591, thr difference RMS: 1.30437
[14:33:06.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.66366, thr difference RMS: 1.56568
[14:33:06.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.5289, thr difference RMS: 1.90411
[14:33:06.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.45256, thr difference RMS: 1.69699
[14:33:06.049] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.61806, thr difference RMS: 1.24287
[14:33:06.049] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.55466, thr difference RMS: 1.20517
[14:33:06.049] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4152, thr difference RMS: 1.4668
[14:33:06.049] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.63351, thr difference RMS: 1.39124
[14:33:06.049] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.91122, thr difference RMS: 1.44743
[14:33:06.050] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.26165, thr difference RMS: 1.6246
[14:33:06.050] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.3913, thr difference RMS: 1.6693
[14:33:06.050] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.41169, thr difference RMS: 1.26049
[14:33:06.050] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.03726, thr difference RMS: 1.3126
[14:33:06.050] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.02406, thr difference RMS: 1.16361
[14:33:06.051] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.52884, thr difference RMS: 1.60965
[14:33:06.051] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.90133, thr difference RMS: 1.25645
[14:33:06.051] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.50008, thr difference RMS: 1.28751
[14:33:06.051] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.73896, thr difference RMS: 1.60295
[14:33:06.051] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.5382, thr difference RMS: 1.92025
[14:33:06.052] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.35097, thr difference RMS: 1.66782
[14:33:06.052] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.63832, thr difference RMS: 1.21363
[14:33:06.052] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.59394, thr difference RMS: 1.20244
[14:33:06.052] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.3894, thr difference RMS: 1.48527
[14:33:06.052] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.69207, thr difference RMS: 1.39194
[14:33:06.053] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.95837, thr difference RMS: 1.44673
[14:33:06.053] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.37571, thr difference RMS: 1.60134
[14:33:06.053] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.6021, thr difference RMS: 1.67133
[14:33:06.053] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.40699, thr difference RMS: 1.25445
[14:33:06.053] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.11148, thr difference RMS: 1.29834
[14:33:06.054] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.15167, thr difference RMS: 1.15093
[14:33:06.054] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.60039, thr difference RMS: 1.5869
[14:33:06.054] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.03115, thr difference RMS: 1.24042
[14:33:06.054] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.45688, thr difference RMS: 1.29081
[14:33:06.054] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.94262, thr difference RMS: 1.57504
[14:33:06.054] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.61375, thr difference RMS: 3.19221
[14:33:06.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.39068, thr difference RMS: 1.68673
[14:33:06.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.69647, thr difference RMS: 1.21128
[14:33:06.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.73782, thr difference RMS: 1.20704
[14:33:06.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.5149, thr difference RMS: 1.4864
[14:33:06.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.80229, thr difference RMS: 1.4007
[14:33:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.08235, thr difference RMS: 1.46106
[14:33:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.44458, thr difference RMS: 1.60901
[14:33:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.8279, thr difference RMS: 1.68545
[14:33:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.38445, thr difference RMS: 1.27684
[14:33:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.18056, thr difference RMS: 1.3033
[14:33:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.21449, thr difference RMS: 1.15891
[14:33:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.6705, thr difference RMS: 1.61945
[14:33:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.12443, thr difference RMS: 1.24219
[14:33:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.64387, thr difference RMS: 1.25834
[14:33:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.02409, thr difference RMS: 1.5446
[14:33:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.59832, thr difference RMS: 1.95363
[14:33:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.41515, thr difference RMS: 1.70648
[14:33:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.83263, thr difference RMS: 1.22133
[14:33:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.82897, thr difference RMS: 1.18092
[14:33:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.6377, thr difference RMS: 1.4895
[14:33:06.166] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:33:06.169] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1999 seconds
[14:33:06.169] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:33:06.879] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:33:06.879] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:33:06.881] <TB2>     INFO: ######################################################################
[14:33:06.882] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:33:06.882] <TB2>     INFO: ######################################################################
[14:33:06.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:33:06.882] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:33:06.882] <TB2>     INFO:    ----------------------------------------------------------------------
[14:33:06.882] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:33:06.892] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:33:06.893] <TB2>     INFO:     run 1 of 1
[14:33:06.893] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:07.237] <TB2>     INFO: Expecting 59072000 events.
[14:33:35.346] <TB2>     INFO: 1072600 events read in total (27394ms).
[14:34:03.710] <TB2>     INFO: 2141000 events read in total (55758ms).
[14:34:32.304] <TB2>     INFO: 3209200 events read in total (84352ms).
[14:35:00.641] <TB2>     INFO: 4281600 events read in total (112689ms).
[14:35:29.439] <TB2>     INFO: 5350000 events read in total (141487ms).
[14:35:57.088] <TB2>     INFO: 6418200 events read in total (169136ms).
[14:36:25.768] <TB2>     INFO: 7490400 events read in total (197816ms).
[14:36:53.769] <TB2>     INFO: 8559000 events read in total (225817ms).
[14:37:22.128] <TB2>     INFO: 9627000 events read in total (254176ms).
[14:37:50.002] <TB2>     INFO: 10698200 events read in total (283050ms).
[14:38:18.551] <TB2>     INFO: 11767600 events read in total (310599ms).
[14:38:47.374] <TB2>     INFO: 12835800 events read in total (339422ms).
[14:39:15.968] <TB2>     INFO: 13906400 events read in total (368016ms).
[14:39:44.331] <TB2>     INFO: 14976200 events read in total (396379ms).
[14:40:13.199] <TB2>     INFO: 16044600 events read in total (425247ms).
[14:40:42.176] <TB2>     INFO: 17115200 events read in total (454224ms).
[14:41:09.888] <TB2>     INFO: 18185200 events read in total (481936ms).
[14:41:38.684] <TB2>     INFO: 19253600 events read in total (510732ms).
[14:42:07.083] <TB2>     INFO: 20324600 events read in total (539131ms).
[14:42:35.631] <TB2>     INFO: 21394400 events read in total (567679ms).
[14:43:04.534] <TB2>     INFO: 22462800 events read in total (596582ms).
[14:43:33.145] <TB2>     INFO: 23533800 events read in total (625193ms).
[14:44:01.862] <TB2>     INFO: 24603400 events read in total (653910ms).
[14:44:30.118] <TB2>     INFO: 25671600 events read in total (682166ms).
[14:44:58.167] <TB2>     INFO: 26741600 events read in total (710215ms).
[14:45:26.708] <TB2>     INFO: 27812000 events read in total (738756ms).
[14:45:55.208] <TB2>     INFO: 28880400 events read in total (767256ms).
[14:46:23.747] <TB2>     INFO: 29950200 events read in total (795795ms).
[14:46:52.348] <TB2>     INFO: 31021400 events read in total (824396ms).
[14:47:20.000] <TB2>     INFO: 32090000 events read in total (853048ms).
[14:47:49.713] <TB2>     INFO: 33159400 events read in total (881761ms).
[14:48:18.424] <TB2>     INFO: 34230400 events read in total (910472ms).
[14:48:47.124] <TB2>     INFO: 35298400 events read in total (939172ms).
[14:49:15.808] <TB2>     INFO: 36366600 events read in total (967856ms).
[14:49:44.570] <TB2>     INFO: 37438000 events read in total (996618ms).
[14:50:13.506] <TB2>     INFO: 38506400 events read in total (1025554ms).
[14:50:42.330] <TB2>     INFO: 39574400 events read in total (1054378ms).
[14:51:11.300] <TB2>     INFO: 40645000 events read in total (1083348ms).
[14:51:40.194] <TB2>     INFO: 41714600 events read in total (1112242ms).
[14:52:09.145] <TB2>     INFO: 42782600 events read in total (1141193ms).
[14:52:38.038] <TB2>     INFO: 43851000 events read in total (1170086ms).
[14:53:06.994] <TB2>     INFO: 44922000 events read in total (1199042ms).
[14:53:35.943] <TB2>     INFO: 45990200 events read in total (1227991ms).
[14:54:04.836] <TB2>     INFO: 47058000 events read in total (1256884ms).
[14:54:33.817] <TB2>     INFO: 48128000 events read in total (1285865ms).
[14:55:02.766] <TB2>     INFO: 49197800 events read in total (1314814ms).
[14:55:31.743] <TB2>     INFO: 50264800 events read in total (1343791ms).
[14:56:00.517] <TB2>     INFO: 51332400 events read in total (1372565ms).
[14:56:29.376] <TB2>     INFO: 52402200 events read in total (1401424ms).
[14:56:58.147] <TB2>     INFO: 53472000 events read in total (1430195ms).
[14:57:26.856] <TB2>     INFO: 54539600 events read in total (1458904ms).
[14:57:55.526] <TB2>     INFO: 55608000 events read in total (1487574ms).
[14:58:24.201] <TB2>     INFO: 56678800 events read in total (1516249ms).
[14:58:52.864] <TB2>     INFO: 57746800 events read in total (1544912ms).
[14:59:21.148] <TB2>     INFO: 58815000 events read in total (1573196ms).
[14:59:28.234] <TB2>     INFO: 59072000 events read in total (1580282ms).
[14:59:28.254] <TB2>     INFO: Test took 1581361ms.
[14:59:28.318] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:28.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:28.446] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:29.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:29.607] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:30.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:30.761] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:31.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:31.926] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:33.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:33.093] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:34.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:34.272] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:35.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:35.431] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:36.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:36.597] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:37.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:37.759] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:38.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:38.919] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:40.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:40.089] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:41.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:41.258] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:42.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:42.423] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:43.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:43.590] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:44.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:44.747] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:45.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:45.924] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:59:47.103] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 447246336
[14:59:47.131] <TB2>     INFO: PixTestScurves::scurves() done 
[14:59:47.131] <TB2>     INFO: Vcal mean:  35.05  35.05  35.03  35.08  35.05  35.03  35.07  35.09  35.11  34.89  35.06  35.06  35.11  35.08  35.02  35.04 
[14:59:47.131] <TB2>     INFO: Vcal RMS:    0.66   0.65   0.69   0.77   0.69   0.68   0.63   0.87   0.65   0.64   0.64   1.04   0.69   0.62   0.62   0.70 
[14:59:47.131] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:59:47.209] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:59:47.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:59:47.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:59:47.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:59:47.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:59:47.209] <TB2>     INFO: ######################################################################
[14:59:47.209] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:59:47.209] <TB2>     INFO: ######################################################################
[14:59:47.212] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:59:47.555] <TB2>     INFO: Expecting 41600 events.
[14:59:51.675] <TB2>     INFO: 41600 events read in total (3399ms).
[14:59:51.675] <TB2>     INFO: Test took 4462ms.
[14:59:51.683] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:51.683] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:59:51.683] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:59:51.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 19, 10] has eff 0/10
[14:59:51.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 19, 10]
[14:59:51.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 6, 60] has eff 0/10
[14:59:51.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 6, 60]
[14:59:51.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 6, 61] has eff 0/10
[14:59:51.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 6, 61]
[14:59:51.692] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:59:51.692] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:59:51.692] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:59:51.692] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:59:52.032] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:52.375] <TB2>     INFO: Expecting 41600 events.
[14:59:56.492] <TB2>     INFO: 41600 events read in total (3402ms).
[14:59:56.493] <TB2>     INFO: Test took 4461ms.
[14:59:56.501] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:56.501] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:59:56.501] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.224
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 161
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.096
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 175
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.922
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.229
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.274
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.371
[14:59:56.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 168
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.232
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 161
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 150.221
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 151
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.883
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 179
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.195
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.982
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.311
[14:59:56.507] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.698
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 164
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.666
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.076
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 166
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.275
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 162
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:59:56.508] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:59:56.595] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:59:56.938] <TB2>     INFO: Expecting 41600 events.
[15:00:01.086] <TB2>     INFO: 41600 events read in total (3433ms).
[15:00:01.087] <TB2>     INFO: Test took 4492ms.
[15:00:01.095] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:01.095] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:00:01.095] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:00:01.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:00:01.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 15
[15:00:01.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.2941
[15:00:01.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 62
[15:00:01.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.1386
[15:00:01.100] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 77
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.491
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 66
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2598
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 64
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6741
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 82
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0482
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 66
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1671
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 61
[15:00:01.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 35.8572
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,9] phvalue 35
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.5862
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 80
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.156
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 85
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5116
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 70
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.782
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 69
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8965
[15:00:01.102] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 64
[15:00:01.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2855
[15:00:01.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 71
[15:00:01.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3618
[15:00:01.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 69
[15:00:01.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.688
[15:00:01.103] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 57
[15:00:01.104] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 0 0
[15:00:01.507] <TB2>     INFO: Expecting 2560 events.
[15:00:02.466] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:02.467] <TB2>     INFO: Test took 1363ms.
[15:00:02.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:02.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 1 1
[15:00:02.975] <TB2>     INFO: Expecting 2560 events.
[15:00:03.932] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:03.932] <TB2>     INFO: Test took 1465ms.
[15:00:03.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:03.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 2 2
[15:00:04.440] <TB2>     INFO: Expecting 2560 events.
[15:00:05.400] <TB2>     INFO: 2560 events read in total (245ms).
[15:00:05.400] <TB2>     INFO: Test took 1468ms.
[15:00:05.400] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:05.400] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 3 3
[15:00:05.908] <TB2>     INFO: Expecting 2560 events.
[15:00:06.866] <TB2>     INFO: 2560 events read in total (243ms).
[15:00:06.866] <TB2>     INFO: Test took 1466ms.
[15:00:06.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:06.867] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 4 4
[15:00:07.374] <TB2>     INFO: Expecting 2560 events.
[15:00:08.332] <TB2>     INFO: 2560 events read in total (243ms).
[15:00:08.332] <TB2>     INFO: Test took 1465ms.
[15:00:08.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:08.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 5 5
[15:00:08.840] <TB2>     INFO: Expecting 2560 events.
[15:00:09.799] <TB2>     INFO: 2560 events read in total (244ms).
[15:00:09.799] <TB2>     INFO: Test took 1466ms.
[15:00:09.799] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:09.799] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 6 6
[15:00:10.310] <TB2>     INFO: Expecting 2560 events.
[15:00:11.266] <TB2>     INFO: 2560 events read in total (241ms).
[15:00:11.267] <TB2>     INFO: Test took 1468ms.
[15:00:11.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:11.267] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 9, 7 7
[15:00:11.775] <TB2>     INFO: Expecting 2560 events.
[15:00:12.732] <TB2>     INFO: 2560 events read in total (243ms).
[15:00:12.732] <TB2>     INFO: Test took 1465ms.
[15:00:12.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:12.732] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 8 8
[15:00:13.241] <TB2>     INFO: Expecting 2560 events.
[15:00:14.198] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:14.198] <TB2>     INFO: Test took 1466ms.
[15:00:14.199] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:14.199] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 9 9
[15:00:14.707] <TB2>     INFO: Expecting 2560 events.
[15:00:15.664] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:15.664] <TB2>     INFO: Test took 1465ms.
[15:00:15.664] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:15.665] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 10 10
[15:00:16.172] <TB2>     INFO: Expecting 2560 events.
[15:00:17.129] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:17.129] <TB2>     INFO: Test took 1464ms.
[15:00:17.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:17.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[15:00:17.637] <TB2>     INFO: Expecting 2560 events.
[15:00:18.595] <TB2>     INFO: 2560 events read in total (243ms).
[15:00:18.595] <TB2>     INFO: Test took 1466ms.
[15:00:18.597] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:18.597] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[15:00:19.102] <TB2>     INFO: Expecting 2560 events.
[15:00:20.059] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:20.059] <TB2>     INFO: Test took 1462ms.
[15:00:20.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:20.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 13 13
[15:00:20.567] <TB2>     INFO: Expecting 2560 events.
[15:00:21.523] <TB2>     INFO: 2560 events read in total (241ms).
[15:00:21.523] <TB2>     INFO: Test took 1463ms.
[15:00:21.523] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:21.524] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 14 14
[15:00:22.031] <TB2>     INFO: Expecting 2560 events.
[15:00:22.988] <TB2>     INFO: 2560 events read in total (242ms).
[15:00:22.988] <TB2>     INFO: Test took 1464ms.
[15:00:22.988] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:22.988] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[15:00:23.496] <TB2>     INFO: Expecting 2560 events.
[15:00:24.454] <TB2>     INFO: 2560 events read in total (244ms).
[15:00:24.455] <TB2>     INFO: Test took 1466ms.
[15:00:24.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:00:24.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:00:24.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:00:24.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:00:24.458] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:24.964] <TB2>     INFO: Expecting 655360 events.
[15:00:36.698] <TB2>     INFO: 655360 events read in total (11019ms).
[15:00:36.708] <TB2>     INFO: Expecting 655360 events.
[15:00:48.272] <TB2>     INFO: 655360 events read in total (10997ms).
[15:00:48.287] <TB2>     INFO: Expecting 655360 events.
[15:00:59.832] <TB2>     INFO: 655360 events read in total (10977ms).
[15:00:59.852] <TB2>     INFO: Expecting 655360 events.
[15:01:11.521] <TB2>     INFO: 655360 events read in total (11114ms).
[15:01:11.544] <TB2>     INFO: Expecting 655360 events.
[15:01:23.092] <TB2>     INFO: 655360 events read in total (10990ms).
[15:01:23.121] <TB2>     INFO: Expecting 655360 events.
[15:01:34.683] <TB2>     INFO: 655360 events read in total (11016ms).
[15:01:34.715] <TB2>     INFO: Expecting 655360 events.
[15:01:46.318] <TB2>     INFO: 655360 events read in total (11055ms).
[15:01:46.357] <TB2>     INFO: Expecting 655360 events.
[15:01:57.902] <TB2>     INFO: 655360 events read in total (11002ms).
[15:01:57.943] <TB2>     INFO: Expecting 655360 events.
[15:02:09.534] <TB2>     INFO: 655360 events read in total (11051ms).
[15:02:09.581] <TB2>     INFO: Expecting 655360 events.
[15:02:21.175] <TB2>     INFO: 655360 events read in total (11067ms).
[15:02:21.224] <TB2>     INFO: Expecting 655360 events.
[15:02:32.829] <TB2>     INFO: 655360 events read in total (11074ms).
[15:02:32.882] <TB2>     INFO: Expecting 655360 events.
[15:02:44.541] <TB2>     INFO: 655360 events read in total (11131ms).
[15:02:44.599] <TB2>     INFO: Expecting 655360 events.
[15:02:56.252] <TB2>     INFO: 655360 events read in total (11127ms).
[15:02:56.318] <TB2>     INFO: Expecting 655360 events.
[15:03:07.918] <TB2>     INFO: 655360 events read in total (11074ms).
[15:03:07.984] <TB2>     INFO: Expecting 655360 events.
[15:03:19.567] <TB2>     INFO: 655360 events read in total (11056ms).
[15:03:19.637] <TB2>     INFO: Expecting 655360 events.
[15:03:31.253] <TB2>     INFO: 655360 events read in total (11089ms).
[15:03:31.334] <TB2>     INFO: Test took 186876ms.
[15:03:31.433] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:31.736] <TB2>     INFO: Expecting 655360 events.
[15:03:43.483] <TB2>     INFO: 655360 events read in total (11032ms).
[15:03:43.493] <TB2>     INFO: Expecting 655360 events.
[15:03:55.018] <TB2>     INFO: 655360 events read in total (10954ms).
[15:03:55.033] <TB2>     INFO: Expecting 655360 events.
[15:04:06.596] <TB2>     INFO: 655360 events read in total (10996ms).
[15:04:06.616] <TB2>     INFO: Expecting 655360 events.
[15:04:18.181] <TB2>     INFO: 655360 events read in total (11000ms).
[15:04:18.205] <TB2>     INFO: Expecting 655360 events.
[15:04:29.900] <TB2>     INFO: 655360 events read in total (11139ms).
[15:04:29.930] <TB2>     INFO: Expecting 655360 events.
[15:04:41.481] <TB2>     INFO: 655360 events read in total (11005ms).
[15:04:41.513] <TB2>     INFO: Expecting 655360 events.
[15:04:53.087] <TB2>     INFO: 655360 events read in total (11023ms).
[15:04:53.123] <TB2>     INFO: Expecting 655360 events.
[15:05:04.558] <TB2>     INFO: 655360 events read in total (10890ms).
[15:05:04.599] <TB2>     INFO: Expecting 655360 events.
[15:05:16.066] <TB2>     INFO: 655360 events read in total (10925ms).
[15:05:16.111] <TB2>     INFO: Expecting 655360 events.
[15:05:27.782] <TB2>     INFO: 655360 events read in total (11135ms).
[15:05:27.831] <TB2>     INFO: Expecting 655360 events.
[15:05:39.418] <TB2>     INFO: 655360 events read in total (11055ms).
[15:05:39.472] <TB2>     INFO: Expecting 655360 events.
[15:05:51.019] <TB2>     INFO: 655360 events read in total (11021ms).
[15:05:51.077] <TB2>     INFO: Expecting 655360 events.
[15:06:02.617] <TB2>     INFO: 655360 events read in total (11013ms).
[15:06:02.679] <TB2>     INFO: Expecting 655360 events.
[15:06:14.290] <TB2>     INFO: 655360 events read in total (11085ms).
[15:06:14.357] <TB2>     INFO: Expecting 655360 events.
[15:06:25.942] <TB2>     INFO: 655360 events read in total (11059ms).
[15:06:26.016] <TB2>     INFO: Expecting 655360 events.
[15:06:37.660] <TB2>     INFO: 655360 events read in total (11117ms).
[15:06:37.734] <TB2>     INFO: Test took 186302ms.
[15:06:37.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:06:37.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:06:37.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:06:37.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:06:37.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:06:37.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:06:37.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:06:37.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:06:37.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:06:37.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:06:37.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:06:37.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:06:37.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:06:37.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:06:37.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:06:37.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:06:37.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:06:37.915] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.922] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.929] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.936] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.943] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.949] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.956] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.963] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.970] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.977] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.983] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.990] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.997] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:37.004] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:38.011] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:38.017] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:06:38.024] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:06:38.053] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C0.dat
[15:06:38.053] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C1.dat
[15:06:38.053] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C2.dat
[15:06:38.053] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C3.dat
[15:06:38.053] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C4.dat
[15:06:38.054] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C5.dat
[15:06:38.054] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C6.dat
[15:06:38.054] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C7.dat
[15:06:38.054] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C8.dat
[15:06:38.054] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C9.dat
[15:06:38.054] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C10.dat
[15:06:38.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C11.dat
[15:06:38.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C12.dat
[15:06:38.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C13.dat
[15:06:38.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C14.dat
[15:06:38.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//dacParameters35_C15.dat
[15:06:38.418] <TB2>     INFO: Expecting 41600 events.
[15:06:42.233] <TB2>     INFO: 41600 events read in total (3100ms).
[15:06:42.234] <TB2>     INFO: Test took 4163ms.
[15:06:42.886] <TB2>     INFO: Expecting 41600 events.
[15:06:46.686] <TB2>     INFO: 41600 events read in total (3086ms).
[15:06:46.687] <TB2>     INFO: Test took 4146ms.
[15:06:47.338] <TB2>     INFO: Expecting 41600 events.
[15:06:51.165] <TB2>     INFO: 41600 events read in total (3112ms).
[15:06:51.165] <TB2>     INFO: Test took 4170ms.
[15:06:51.472] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:51.603] <TB2>     INFO: Expecting 2560 events.
[15:06:52.562] <TB2>     INFO: 2560 events read in total (244ms).
[15:06:52.562] <TB2>     INFO: Test took 1090ms.
[15:06:52.565] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:53.071] <TB2>     INFO: Expecting 2560 events.
[15:06:54.029] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:54.029] <TB2>     INFO: Test took 1464ms.
[15:06:54.031] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:54.537] <TB2>     INFO: Expecting 2560 events.
[15:06:55.495] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:55.495] <TB2>     INFO: Test took 1464ms.
[15:06:55.497] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:55.004] <TB2>     INFO: Expecting 2560 events.
[15:06:56.961] <TB2>     INFO: 2560 events read in total (242ms).
[15:06:56.962] <TB2>     INFO: Test took 1465ms.
[15:06:56.964] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:57.470] <TB2>     INFO: Expecting 2560 events.
[15:06:58.428] <TB2>     INFO: 2560 events read in total (243ms).
[15:06:58.429] <TB2>     INFO: Test took 1465ms.
[15:06:58.431] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:58.937] <TB2>     INFO: Expecting 2560 events.
[15:06:59.894] <TB2>     INFO: 2560 events read in total (242ms).
[15:06:59.894] <TB2>     INFO: Test took 1463ms.
[15:06:59.896] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:00.403] <TB2>     INFO: Expecting 2560 events.
[15:07:01.363] <TB2>     INFO: 2560 events read in total (245ms).
[15:07:01.363] <TB2>     INFO: Test took 1467ms.
[15:07:01.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:01.872] <TB2>     INFO: Expecting 2560 events.
[15:07:02.831] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:02.831] <TB2>     INFO: Test took 1466ms.
[15:07:02.834] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:03.340] <TB2>     INFO: Expecting 2560 events.
[15:07:04.299] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:04.300] <TB2>     INFO: Test took 1466ms.
[15:07:04.302] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:04.808] <TB2>     INFO: Expecting 2560 events.
[15:07:05.768] <TB2>     INFO: 2560 events read in total (245ms).
[15:07:05.768] <TB2>     INFO: Test took 1466ms.
[15:07:05.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:06.277] <TB2>     INFO: Expecting 2560 events.
[15:07:07.235] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:07.235] <TB2>     INFO: Test took 1465ms.
[15:07:07.238] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:07.744] <TB2>     INFO: Expecting 2560 events.
[15:07:08.701] <TB2>     INFO: 2560 events read in total (242ms).
[15:07:08.702] <TB2>     INFO: Test took 1465ms.
[15:07:08.704] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:09.211] <TB2>     INFO: Expecting 2560 events.
[15:07:10.169] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:10.170] <TB2>     INFO: Test took 1466ms.
[15:07:10.171] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:10.678] <TB2>     INFO: Expecting 2560 events.
[15:07:11.636] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:11.637] <TB2>     INFO: Test took 1466ms.
[15:07:11.638] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:12.145] <TB2>     INFO: Expecting 2560 events.
[15:07:13.104] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:13.104] <TB2>     INFO: Test took 1466ms.
[15:07:13.106] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:13.612] <TB2>     INFO: Expecting 2560 events.
[15:07:14.571] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:14.571] <TB2>     INFO: Test took 1465ms.
[15:07:14.573] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:15.080] <TB2>     INFO: Expecting 2560 events.
[15:07:16.039] <TB2>     INFO: 2560 events read in total (245ms).
[15:07:16.039] <TB2>     INFO: Test took 1466ms.
[15:07:16.041] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:16.547] <TB2>     INFO: Expecting 2560 events.
[15:07:17.505] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:17.506] <TB2>     INFO: Test took 1465ms.
[15:07:17.508] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:18.021] <TB2>     INFO: Expecting 2560 events.
[15:07:18.979] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:18.979] <TB2>     INFO: Test took 1471ms.
[15:07:18.981] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:19.487] <TB2>     INFO: Expecting 2560 events.
[15:07:20.446] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:20.446] <TB2>     INFO: Test took 1465ms.
[15:07:20.448] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:20.955] <TB2>     INFO: Expecting 2560 events.
[15:07:21.914] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:21.915] <TB2>     INFO: Test took 1467ms.
[15:07:21.917] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:22.423] <TB2>     INFO: Expecting 2560 events.
[15:07:23.381] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:23.382] <TB2>     INFO: Test took 1465ms.
[15:07:23.384] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:23.890] <TB2>     INFO: Expecting 2560 events.
[15:07:24.848] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:24.849] <TB2>     INFO: Test took 1465ms.
[15:07:24.852] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:25.357] <TB2>     INFO: Expecting 2560 events.
[15:07:26.316] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:26.317] <TB2>     INFO: Test took 1466ms.
[15:07:26.319] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:26.825] <TB2>     INFO: Expecting 2560 events.
[15:07:27.784] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:27.785] <TB2>     INFO: Test took 1467ms.
[15:07:27.787] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:28.293] <TB2>     INFO: Expecting 2560 events.
[15:07:29.251] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:29.251] <TB2>     INFO: Test took 1465ms.
[15:07:29.253] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:29.760] <TB2>     INFO: Expecting 2560 events.
[15:07:30.718] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:30.719] <TB2>     INFO: Test took 1466ms.
[15:07:30.720] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:31.228] <TB2>     INFO: Expecting 2560 events.
[15:07:32.186] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:32.186] <TB2>     INFO: Test took 1466ms.
[15:07:32.188] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:32.695] <TB2>     INFO: Expecting 2560 events.
[15:07:33.654] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:33.654] <TB2>     INFO: Test took 1466ms.
[15:07:33.656] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:34.163] <TB2>     INFO: Expecting 2560 events.
[15:07:35.122] <TB2>     INFO: 2560 events read in total (244ms).
[15:07:35.122] <TB2>     INFO: Test took 1466ms.
[15:07:35.125] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:35.631] <TB2>     INFO: Expecting 2560 events.
[15:07:36.589] <TB2>     INFO: 2560 events read in total (243ms).
[15:07:36.590] <TB2>     INFO: Test took 1466ms.
[15:07:36.593] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:07:37.098] <TB2>     INFO: Expecting 2560 events.
[15:07:38.055] <TB2>     INFO: 2560 events read in total (242ms).
[15:07:38.055] <TB2>     INFO: Test took 1463ms.
[15:07:39.073] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:07:39.073] <TB2>     INFO: PH scale (per ROC):    81  80  76  62  77  80  80  81  81  79  79  74  69  83  79  71
[15:07:39.073] <TB2>     INFO: PH offset (per ROC):  180 170 182 191 170 178 182 206 169 165 176 179 189 175 177 192
[15:07:39.245] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:07:39.248] <TB2>     INFO: ######################################################################
[15:07:39.248] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:07:39.248] <TB2>     INFO: ######################################################################
[15:07:39.248] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:07:39.261] <TB2>     INFO: scanning low vcal = 10
[15:07:39.608] <TB2>     INFO: Expecting 41600 events.
[15:07:43.318] <TB2>     INFO: 41600 events read in total (2995ms).
[15:07:43.318] <TB2>     INFO: Test took 4057ms.
[15:07:43.321] <TB2>     INFO: scanning low vcal = 20
[15:07:43.827] <TB2>     INFO: Expecting 41600 events.
[15:07:47.537] <TB2>     INFO: 41600 events read in total (2996ms).
[15:07:47.537] <TB2>     INFO: Test took 4216ms.
[15:07:47.539] <TB2>     INFO: scanning low vcal = 30
[15:07:48.045] <TB2>     INFO: Expecting 41600 events.
[15:07:51.757] <TB2>     INFO: 41600 events read in total (2997ms).
[15:07:51.757] <TB2>     INFO: Test took 4218ms.
[15:07:51.759] <TB2>     INFO: scanning low vcal = 40
[15:07:52.262] <TB2>     INFO: Expecting 41600 events.
[15:07:56.498] <TB2>     INFO: 41600 events read in total (3520ms).
[15:07:56.499] <TB2>     INFO: Test took 4740ms.
[15:07:56.502] <TB2>     INFO: scanning low vcal = 50
[15:07:56.924] <TB2>     INFO: Expecting 41600 events.
[15:08:01.166] <TB2>     INFO: 41600 events read in total (3527ms).
[15:08:01.167] <TB2>     INFO: Test took 4665ms.
[15:08:01.170] <TB2>     INFO: scanning low vcal = 60
[15:08:01.592] <TB2>     INFO: Expecting 41600 events.
[15:08:05.827] <TB2>     INFO: 41600 events read in total (3520ms).
[15:08:05.828] <TB2>     INFO: Test took 4658ms.
[15:08:05.831] <TB2>     INFO: scanning low vcal = 70
[15:08:06.254] <TB2>     INFO: Expecting 41600 events.
[15:08:10.509] <TB2>     INFO: 41600 events read in total (3540ms).
[15:08:10.510] <TB2>     INFO: Test took 4679ms.
[15:08:10.513] <TB2>     INFO: scanning low vcal = 80
[15:08:10.935] <TB2>     INFO: Expecting 41600 events.
[15:08:15.169] <TB2>     INFO: 41600 events read in total (3518ms).
[15:08:15.170] <TB2>     INFO: Test took 4657ms.
[15:08:15.173] <TB2>     INFO: scanning low vcal = 90
[15:08:15.596] <TB2>     INFO: Expecting 41600 events.
[15:08:19.825] <TB2>     INFO: 41600 events read in total (3514ms).
[15:08:19.827] <TB2>     INFO: Test took 4654ms.
[15:08:19.830] <TB2>     INFO: scanning low vcal = 100
[15:08:20.253] <TB2>     INFO: Expecting 41600 events.
[15:08:24.624] <TB2>     INFO: 41600 events read in total (3657ms).
[15:08:24.625] <TB2>     INFO: Test took 4795ms.
[15:08:24.627] <TB2>     INFO: scanning low vcal = 110
[15:08:25.048] <TB2>     INFO: Expecting 41600 events.
[15:08:29.300] <TB2>     INFO: 41600 events read in total (3537ms).
[15:08:29.300] <TB2>     INFO: Test took 4673ms.
[15:08:29.303] <TB2>     INFO: scanning low vcal = 120
[15:08:29.724] <TB2>     INFO: Expecting 41600 events.
[15:08:33.966] <TB2>     INFO: 41600 events read in total (3527ms).
[15:08:33.967] <TB2>     INFO: Test took 4664ms.
[15:08:33.970] <TB2>     INFO: scanning low vcal = 130
[15:08:34.394] <TB2>     INFO: Expecting 41600 events.
[15:08:38.624] <TB2>     INFO: 41600 events read in total (3515ms).
[15:08:38.624] <TB2>     INFO: Test took 4654ms.
[15:08:38.627] <TB2>     INFO: scanning low vcal = 140
[15:08:39.051] <TB2>     INFO: Expecting 41600 events.
[15:08:43.297] <TB2>     INFO: 41600 events read in total (3531ms).
[15:08:43.298] <TB2>     INFO: Test took 4671ms.
[15:08:43.301] <TB2>     INFO: scanning low vcal = 150
[15:08:43.722] <TB2>     INFO: Expecting 41600 events.
[15:08:47.961] <TB2>     INFO: 41600 events read in total (3524ms).
[15:08:47.962] <TB2>     INFO: Test took 4660ms.
[15:08:47.964] <TB2>     INFO: scanning low vcal = 160
[15:08:48.391] <TB2>     INFO: Expecting 41600 events.
[15:08:52.626] <TB2>     INFO: 41600 events read in total (3521ms).
[15:08:52.626] <TB2>     INFO: Test took 4661ms.
[15:08:52.630] <TB2>     INFO: scanning low vcal = 170
[15:08:53.053] <TB2>     INFO: Expecting 41600 events.
[15:08:57.300] <TB2>     INFO: 41600 events read in total (3532ms).
[15:08:57.300] <TB2>     INFO: Test took 4670ms.
[15:08:57.305] <TB2>     INFO: scanning low vcal = 180
[15:08:57.724] <TB2>     INFO: Expecting 41600 events.
[15:09:01.966] <TB2>     INFO: 41600 events read in total (3527ms).
[15:09:01.967] <TB2>     INFO: Test took 4662ms.
[15:09:01.971] <TB2>     INFO: scanning low vcal = 190
[15:09:02.392] <TB2>     INFO: Expecting 41600 events.
[15:09:06.644] <TB2>     INFO: 41600 events read in total (3537ms).
[15:09:06.644] <TB2>     INFO: Test took 4673ms.
[15:09:06.647] <TB2>     INFO: scanning low vcal = 200
[15:09:07.070] <TB2>     INFO: Expecting 41600 events.
[15:09:11.299] <TB2>     INFO: 41600 events read in total (3514ms).
[15:09:11.299] <TB2>     INFO: Test took 4652ms.
[15:09:11.302] <TB2>     INFO: scanning low vcal = 210
[15:09:11.728] <TB2>     INFO: Expecting 41600 events.
[15:09:15.988] <TB2>     INFO: 41600 events read in total (3545ms).
[15:09:15.988] <TB2>     INFO: Test took 4686ms.
[15:09:15.992] <TB2>     INFO: scanning low vcal = 220
[15:09:16.416] <TB2>     INFO: Expecting 41600 events.
[15:09:20.661] <TB2>     INFO: 41600 events read in total (3529ms).
[15:09:20.661] <TB2>     INFO: Test took 4669ms.
[15:09:20.664] <TB2>     INFO: scanning low vcal = 230
[15:09:21.087] <TB2>     INFO: Expecting 41600 events.
[15:09:25.302] <TB2>     INFO: 41600 events read in total (3500ms).
[15:09:25.302] <TB2>     INFO: Test took 4637ms.
[15:09:25.305] <TB2>     INFO: scanning low vcal = 240
[15:09:25.731] <TB2>     INFO: Expecting 41600 events.
[15:09:29.971] <TB2>     INFO: 41600 events read in total (3526ms).
[15:09:29.972] <TB2>     INFO: Test took 4667ms.
[15:09:29.976] <TB2>     INFO: scanning low vcal = 250
[15:09:30.401] <TB2>     INFO: Expecting 41600 events.
[15:09:34.610] <TB2>     INFO: 41600 events read in total (3494ms).
[15:09:34.611] <TB2>     INFO: Test took 4635ms.
[15:09:34.615] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:09:35.037] <TB2>     INFO: Expecting 41600 events.
[15:09:39.276] <TB2>     INFO: 41600 events read in total (3524ms).
[15:09:39.276] <TB2>     INFO: Test took 4661ms.
[15:09:39.280] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:09:39.698] <TB2>     INFO: Expecting 41600 events.
[15:09:43.923] <TB2>     INFO: 41600 events read in total (3510ms).
[15:09:43.924] <TB2>     INFO: Test took 4644ms.
[15:09:43.927] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:09:44.349] <TB2>     INFO: Expecting 41600 events.
[15:09:48.559] <TB2>     INFO: 41600 events read in total (3495ms).
[15:09:48.559] <TB2>     INFO: Test took 4632ms.
[15:09:48.562] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:09:48.988] <TB2>     INFO: Expecting 41600 events.
[15:09:53.225] <TB2>     INFO: 41600 events read in total (3521ms).
[15:09:53.226] <TB2>     INFO: Test took 4664ms.
[15:09:53.233] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:09:53.650] <TB2>     INFO: Expecting 41600 events.
[15:09:57.897] <TB2>     INFO: 41600 events read in total (3532ms).
[15:09:57.898] <TB2>     INFO: Test took 4664ms.
[15:09:58.441] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:09:58.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:09:58.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:09:58.444] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:09:58.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:09:58.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:09:58.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:09:58.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:09:58.445] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:09:58.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:09:58.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:09:58.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:09:58.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:09:58.446] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:09:58.447] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:09:58.447] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:09:58.447] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:10:37.168] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:10:37.168] <TB2>     INFO: non-linearity mean:  0.950 0.956 0.963 0.953 0.956 0.959 0.960 0.967 0.953 0.951 0.960 0.960 0.959 0.962 0.962 0.955
[15:10:37.168] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.005 0.007 0.006 0.005 0.006 0.005 0.007 0.006 0.005 0.005 0.005 0.006 0.005 0.007
[15:10:37.169] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:10:37.192] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:10:37.218] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:10:37.242] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:10:37.265] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:10:37.290] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:10:37.314] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:10:37.338] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:10:37.362] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:10:37.386] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:10:37.410] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:10:37.434] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:10:37.458] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:10:37.481] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:10:37.505] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:10:37.528] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-43_FPIXTest-17C-Nebraska-160401-1354_2016-04-01_13h54m_1459536892//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:10:37.552] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:10:37.552] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:10:37.560] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:10:37.560] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:10:37.563] <TB2>     INFO: ######################################################################
[15:10:37.563] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:10:37.563] <TB2>     INFO: ######################################################################
[15:10:37.567] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:10:37.578] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:37.578] <TB2>     INFO:     run 1 of 1
[15:10:37.578] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:37.921] <TB2>     INFO: Expecting 3120000 events.
[15:11:28.612] <TB2>     INFO: 1300900 events read in total (49976ms).
[15:12:18.129] <TB2>     INFO: 2597740 events read in total (99493ms).
[15:12:38.589] <TB2>     INFO: 3120000 events read in total (119954ms).
[15:12:38.628] <TB2>     INFO: Test took 121051ms.
[15:12:38.709] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:38.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:40.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:41.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:43.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:44.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:46.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:47.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:48.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:50.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:51.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:53.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:54.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:56.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:57.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:59.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:00.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:02.020] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377413632
[15:13:02.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:13:02.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0892, RMS = 1.24206
[15:13:02.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:13:02.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:13:02.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0544, RMS = 1.6611
[15:13:02.054] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:13:02.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:13:02.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4281, RMS = 1.90634
[15:13:02.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:13:02.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:13:02.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4927, RMS = 1.54316
[15:13:02.056] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:13:02.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:13:02.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7056, RMS = 1.00047
[15:13:02.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:13:02.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:13:02.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0087, RMS = 1.33703
[15:13:02.057] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:13:02.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:13:02.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6852, RMS = 1.81487
[15:13:02.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:13:02.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:13:02.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.8741, RMS = 2.68502
[15:13:02.058] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:13:02.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:13:02.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1903, RMS = 1.54855
[15:13:02.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:13:02.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:13:02.059] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.344, RMS = 1.88441
[15:13:02.060] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:13:02.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:13:02.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0342, RMS = 1.39779
[15:13:02.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:13:02.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:13:02.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5428, RMS = 1.8841
[15:13:02.061] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:13:02.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:13:02.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.1267, RMS = 1.59072
[15:13:02.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[15:13:02.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:13:02.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.5756, RMS = 1.66045
[15:13:02.062] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[15:13:02.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:13:02.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8596, RMS = 1.28589
[15:13:02.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:13:02.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:13:02.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0528, RMS = 2.16079
[15:13:02.063] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:13:02.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:13:02.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7472, RMS = 0.967554
[15:13:02.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:13:02.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:13:02.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2996, RMS = 0.968951
[15:13:02.064] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:13:02.065] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:13:02.065] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6777, RMS = 1.09236
[15:13:02.065] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:13:02.065] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:13:02.065] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4542, RMS = 1.03976
[15:13:02.065] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:13:02.066] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:13:02.066] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6241, RMS = 1.766
[15:13:02.066] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:13:02.066] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:13:02.066] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2688, RMS = 2.12557
[15:13:02.067] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:13:02.068] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:13:02.068] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.3471, RMS = 1.81671
[15:13:02.068] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:13:02.068] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:13:02.068] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.7659, RMS = 2.02216
[15:13:02.068] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:13:02.069] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:13:02.069] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.53, RMS = 1.92053
[15:13:02.069] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:13:02.069] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:13:02.069] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6394, RMS = 2.52733
[15:13:02.069] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:13:02.070] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:13:02.070] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5524, RMS = 0.995959
[15:13:02.070] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:13:02.070] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:13:02.070] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2143, RMS = 0.973662
[15:13:02.070] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:13:02.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:13:02.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8997, RMS = 1.10927
[15:13:02.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:13:02.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:13:02.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0567, RMS = 1.14104
[15:13:02.071] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:13:02.072] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:13:02.072] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5927, RMS = 1.71504
[15:13:02.072] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:13:02.072] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:13:02.072] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7851, RMS = 1.89246
[15:13:02.072] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:13:02.075] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:13:02.075] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0  112    0    0    0    0    0    0    0    0    0    0    1   81
[15:13:02.075] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:13:02.170] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:13:02.170] <TB2>     INFO: enter test to run
[15:13:02.170] <TB2>     INFO:   test:  no parameter change
[15:13:02.171] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[15:13:02.171] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[15:13:02.171] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 23.9 C
[15:13:02.171] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:13:02.638] <TB2>    QUIET: Connection to board 141 closed.
[15:13:02.639] <TB2>     INFO: pXar: this is the end, my friend
[15:13:02.639] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
