INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/Lab6_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/main_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.srcs/sources_1/new/Lab6_cache_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module CacheTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/campus/courses/TA-ECE37000J/VE370/lab/lab6/lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
