

================================================================
== Vitis HLS Report for 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc'
================================================================
* Date:           Wed Feb 24 15:50:00 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.020 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  39.000 ns|  39.000 ns|   13|   13|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 15 [1/1] (1.09ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch" [deform.cpp:169]   --->   Operation 15 'read' 'batch_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (1.09ns)   --->   "%OC_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %OC" [deform.cpp:169]   --->   Operation 16 'read' 'OC_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (1.09ns)   --->   "%CONV_D_loc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %CONV_D_loc"   --->   Operation 17 'read' 'CONV_D_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 18 [5/5] (2.02ns)   --->   "%mul_ln169 = mul i32 %OC_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 18 'mul' 'mul_ln169' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [5/5] (2.02ns)   --->   "%mul_ln169_1 = mul i32 %batch_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 19 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 20 [4/5] (2.02ns)   --->   "%mul_ln169 = mul i32 %OC_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 20 'mul' 'mul_ln169' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [4/5] (2.02ns)   --->   "%mul_ln169_1 = mul i32 %batch_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 21 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 22 [3/5] (2.02ns)   --->   "%mul_ln169 = mul i32 %OC_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 22 'mul' 'mul_ln169' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [3/5] (2.02ns)   --->   "%mul_ln169_1 = mul i32 %batch_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 23 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 24 [2/5] (2.02ns)   --->   "%mul_ln169 = mul i32 %OC_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 24 'mul' 'mul_ln169' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [2/5] (2.02ns)   --->   "%mul_ln169_1 = mul i32 %batch_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 25 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 26 [1/5] (2.02ns)   --->   "%mul_ln169 = mul i32 %OC_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 26 'mul' 'mul_ln169' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 27 [1/5] (2.02ns)   --->   "%mul_ln169_1 = mul i32 %batch_read, i32 %CONV_D_loc_read" [deform.cpp:169]   --->   Operation 27 'mul' 'mul_ln169_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 28 [5/5] (2.02ns)   --->   "%mul_ln169_2 = mul i32 %mul_ln169_1, i32 %mul_ln169" [deform.cpp:169]   --->   Operation 28 'mul' 'mul_ln169_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 29 [4/5] (2.02ns)   --->   "%mul_ln169_2 = mul i32 %mul_ln169_1, i32 %mul_ln169" [deform.cpp:169]   --->   Operation 29 'mul' 'mul_ln169_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 30 [3/5] (2.02ns)   --->   "%mul_ln169_2 = mul i32 %mul_ln169_1, i32 %mul_ln169" [deform.cpp:169]   --->   Operation 30 'mul' 'mul_ln169_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 31 [2/5] (2.02ns)   --->   "%mul_ln169_2 = mul i32 %mul_ln169_1, i32 %mul_ln169" [deform.cpp:169]   --->   Operation 31 'mul' 'mul_ln169_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.02>
ST_11 : Operation 32 [1/5] (2.02ns)   --->   "%mul_ln169_2 = mul i32 %mul_ln169_1, i32 %mul_ln169" [deform.cpp:169]   --->   Operation 32 'mul' 'mul_ln169_2' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln169_2, i32 31" [deform.cpp:169]   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln169_2, i32 4, i32 31" [deform.cpp:169]   --->   Operation 34 'partselect' 'trunc_ln169_2' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.20>
ST_12 : Operation 35 [1/1] (1.20ns)   --->   "%sub_ln169 = sub i32 0, i32 %mul_ln169_2" [deform.cpp:169]   --->   Operation 35 'sub' 'sub_ln169' <Predicate = (tmp)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln169_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln169, i32 4, i32 31" [deform.cpp:169]   --->   Operation 36 'partselect' 'trunc_ln169_1' <Predicate = (tmp)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.59>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i28 %trunc_ln169_1" [deform.cpp:169]   --->   Operation 37 'zext' 'zext_ln169' <Predicate = (tmp)> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (1.15ns)   --->   "%sub_ln169_1 = sub i29 0, i29 %zext_ln169" [deform.cpp:169]   --->   Operation 38 'sub' 'sub_ln169_1' <Predicate = (tmp)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i28 %trunc_ln169_2" [deform.cpp:169]   --->   Operation 39 'zext' 'zext_ln169_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 40 [1/1] (0.43ns)   --->   "%select_ln169 = select i1 %tmp, i29 %sub_ln169_1, i29 %zext_ln169_1" [deform.cpp:169]   --->   Operation 40 'select' 'select_ln169' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.09>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i29 %select_ln169_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OC, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CONV_D_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (1.09ns)   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_fifo.i29P0A, i29 %select_ln169_loc_out, i29 %select_ln169" [deform.cpp:169]   --->   Operation 45 'write' 'write_ln169' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 8> <FIFO>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [deform.cpp:66]   --->   Operation 46 'ret' 'ret_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ batch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ CONV_D_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ select_ln169_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
batch_read        (read         ) [ 001111100000000]
OC_read           (read         ) [ 001111100000000]
CONV_D_loc_read   (read         ) [ 001111100000000]
mul_ln169         (mul          ) [ 000000011111000]
mul_ln169_1       (mul          ) [ 000000011111000]
mul_ln169_2       (mul          ) [ 000000000000100]
tmp               (bitselect    ) [ 000000000000110]
trunc_ln169_2     (partselect   ) [ 000000000000110]
sub_ln169         (sub          ) [ 000000000000000]
trunc_ln169_1     (partselect   ) [ 000000000000010]
zext_ln169        (zext         ) [ 000000000000000]
sub_ln169_1       (sub          ) [ 000000000000000]
zext_ln169_1      (zext         ) [ 000000000000000]
select_ln169      (select       ) [ 000000000000001]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
write_ln169       (write        ) [ 000000000000000]
ret_ln66          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="batch">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OC">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="CONV_D_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONV_D_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln169_loc_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln169_loc_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="batch_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="OC_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OC_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="CONV_D_loc_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CONV_D_loc_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln169_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="29" slack="0"/>
<pin id="57" dir="0" index="2" bw="29" slack="1"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln169/14 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="0" index="1" bw="32" slack="1"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln169/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="1"/>
<pin id="67" dir="0" index="1" bw="32" slack="1"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln169_1/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="0" index="1" bw="32" slack="1"/>
<pin id="72" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln169_2/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="0" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="81" class="1004" name="trunc_ln169_2_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="28" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="0" index="3" bw="6" slack="0"/>
<pin id="86" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln169_2/11 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sub_ln169_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln169/12 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln169_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="28" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln169_1/12 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln169_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="28" slack="1"/>
<pin id="108" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/13 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sub_ln169_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="28" slack="0"/>
<pin id="112" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln169_1/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln169_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="28" slack="2"/>
<pin id="117" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169_1/13 "/>
</bind>
</comp>

<comp id="118" class="1004" name="select_ln169_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="2"/>
<pin id="120" dir="0" index="1" bw="29" slack="0"/>
<pin id="121" dir="0" index="2" bw="28" slack="0"/>
<pin id="122" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln169/13 "/>
</bind>
</comp>

<comp id="125" class="1005" name="batch_read_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="batch_read "/>
</bind>
</comp>

<comp id="130" class="1005" name="OC_read_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OC_read "/>
</bind>
</comp>

<comp id="135" class="1005" name="CONV_D_loc_read_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CONV_D_loc_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="mul_ln169_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln169 "/>
</bind>
</comp>

<comp id="146" class="1005" name="mul_ln169_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln169_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="mul_ln169_2_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln169_2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="161" class="1005" name="trunc_ln169_2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="28" slack="2"/>
<pin id="163" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln169_2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="trunc_ln169_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="28" slack="1"/>
<pin id="168" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln169_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="select_ln169_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="29" slack="1"/>
<pin id="173" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="select_ln169 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="69" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="69" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="91" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="123"><net_src comp="109" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="36" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="133"><net_src comp="42" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="138"><net_src comp="48" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="144"><net_src comp="61" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="149"><net_src comp="65" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="154"><net_src comp="69" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="159"><net_src comp="73" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="164"><net_src comp="81" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="169"><net_src comp="96" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="174"><net_src comp="118" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="54" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: select_ln169_loc_out | {14 }
 - Input state : 
	Port: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc : batch | {1 }
	Port: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc : OC | {1 }
	Port: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc : CONV_D_loc | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp : 1
		trunc_ln169_2 : 1
	State 12
		trunc_ln169_1 : 1
	State 13
		sub_ln169_1 : 1
		select_ln169 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          grp_fu_61         |    0    |   215   |    1    |
|    mul   |          grp_fu_65         |    0    |   215   |    1    |
|          |          grp_fu_69         |    0    |   215   |    1    |
|----------|----------------------------|---------|---------|---------|
|    sub   |       sub_ln169_fu_91      |    0    |    0    |    39   |
|          |     sub_ln169_1_fu_109     |    0    |    0    |    35   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln169_fu_118    |    0    |    0    |    28   |
|----------|----------------------------|---------|---------|---------|
|          |    batch_read_read_fu_36   |    0    |    0    |    0    |
|   read   |     OC_read_read_fu_42     |    0    |    0    |    0    |
|          | CONV_D_loc_read_read_fu_48 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln169_write_fu_54  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_73         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|     trunc_ln169_2_fu_81    |    0    |    0    |    0    |
|          |     trunc_ln169_1_fu_96    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln169_fu_106     |    0    |    0    |    0    |
|          |     zext_ln169_1_fu_115    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |   645   |   105   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|CONV_D_loc_read_reg_135|   32   |
|    OC_read_reg_130    |   32   |
|   batch_read_reg_125  |   32   |
|  mul_ln169_1_reg_146  |   32   |
|  mul_ln169_2_reg_151  |   32   |
|   mul_ln169_reg_141   |   32   |
|  select_ln169_reg_171 |   29   |
|      tmp_reg_156      |    1   |
| trunc_ln169_1_reg_166 |   28   |
| trunc_ln169_2_reg_161 |   28   |
+-----------------------+--------+
|         Total         |   278  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   645  |   105  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   278  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   923  |   105  |
+-----------+--------+--------+--------+
