git clone --depth 1 --no-tags https://github.com/cw-johnson/SARADC5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481367848
git clone --depth 1 --no-tags https://github.com/Shreyas-borse/4-tap-16-bit-unsigned-averaging-FIR-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475732744
git clone --depth 1 --no-tags https://github.com/henrylin777/StringMatchingEngine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475553131
git clone --depth 1 --no-tags https://github.com/AhmadNawaz-5/AHB-LITE-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476290059
git clone --depth 1 --no-tags https://github.com/acostillado/msg_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474938894
git clone --depth 1 --no-tags https://github.com/Nymexis/2ASEI_Z_Buffer_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488196633
git clone --depth 1 --no-tags https://github.com/mfkiwl/riscv-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471268672
git clone --depth 1 --no-tags https://github.com/tomkuzma/7660_Assgnment_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472614610
git clone --depth 1 --no-tags https://github.com/MorgalNikita/coder-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472895655
git clone --depth 1 --no-tags https://github.com/Belinda900207/verilog0324_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473675283
git clone --depth 1 --no-tags https://github.com/swetharajagopalan17/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477713117
git clone --depth 1 --no-tags https://github.com/jmcandido/Codigos-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477808667
git clone --depth 1 --no-tags https://github.com/kpmcc/verilator_sdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477832271
git clone --depth 1 --no-tags https://github.com/soreniac/desECEN3233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474511207
git clone --depth 1 --no-tags https://github.com/el17ak/soc_fetal_ecg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474067099
git clone --depth 1 --no-tags https://github.com/kashifminhas/UVM_PROJECT_AHB3_SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474565870
git clone --depth 1 --no-tags https://github.com/Wishah-Naseer/PWM-peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468434910
git clone --depth 1 --no-tags https://github.com/JennToo/j2fam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479487333
git clone --depth 1 --no-tags https://github.com/atticusrussell/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481480656
git clone --depth 1 --no-tags https://github.com/lrayan7/project-a-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477072267
git clone --depth 1 --no-tags https://github.com/RehanEjaz/timer_peripheral_random_stimulus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469436183
git clone --depth 1 --no-tags https://github.com/cemkayhan/odd_even_sort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469046957
git clone --depth 1 --no-tags https://github.com/uki-a/ibex_alu_custom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468588255
git clone --depth 1 --no-tags https://github.com/MorgalNikita/cross_bar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469517828
git clone --depth 1 --no-tags https://github.com/dbids/fir_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490512484
git clone --depth 1 --no-tags https://github.com/wruggeri/hdl_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480384522
git clone --depth 1 --no-tags https://github.com/AlExx1022/Win-Tail-Decision-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484910208
git clone --depth 1 --no-tags https://github.com/TylerGraham74/DLD-DES-Code-Breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487080330
git clone --depth 1 --no-tags https://github.com/Wenlinhan/zcash-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484508000
git clone --depth 1 --no-tags https://github.com/Ubuintu/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487458138
git clone --depth 1 --no-tags https://github.com/razvanmartinescu/LaboratorTSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467040971
git clone --depth 1 --no-tags https://github.com/AndreeaCiuse/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467086469
git clone --depth 1 --no-tags https://github.com/jnestor/mips_L_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481659036
git clone --depth 1 --no-tags https://github.com/jnestor/mips_L_multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476308966
git clone --depth 1 --no-tags https://github.com/atondwalkar/matrix_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481481317
git clone --depth 1 --no-tags https://github.com/LinYuMachi/EncodeDecodeISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490916821
git clone --depth 1 --no-tags https://github.com/yumeyumeko-cym/Image-Decompressor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490085822
git clone --depth 1 --no-tags https://github.com/ananestorovic/VLSI-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485467952
git clone --depth 1 --no-tags https://github.com/chaseblock/Ultra96Miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483435916
git clone --depth 1 --no-tags https://github.com/barawn/exanic_turf_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477394536
git clone --depth 1 --no-tags https://github.com/Heelos200/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477397265
git clone --depth 1 --no-tags https://github.com/JenniferZyf0220/Systola.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477145231
git clone --depth 1 --no-tags https://github.com/Shoreshen/yosys_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479592714
git clone --depth 1 --no-tags https://github.com/carloseduardocsf/CL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481245726
git clone --depth 1 --no-tags https://github.com/ZiadAlMoqamar/multimode-counter-game-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481142941
git clone --depth 1 --no-tags https://github.com/tmoody10/Theodore-Moody-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482984803
git clone --depth 1 --no-tags https://github.com/QueMona98/cpe333_otter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484115297
git clone --depth 1 --no-tags https://github.com/mhung230/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489321605
git clone --depth 1 --no-tags https://github.com/jayhusemi/MPSoC-NoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488411035
git clone --depth 1 --no-tags https://github.com/31shal/APB-Slave-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478823399
git clone --depth 1 --no-tags https://github.com/udif/CPUcamp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474869658
git clone --depth 1 --no-tags https://github.com/jnestor/mips_L_single.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473731789
git clone --depth 1 --no-tags https://github.com/Shils2030/Individual-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473199909
git clone --depth 1 --no-tags https://github.com/Stan15/Space-Raiders-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472841151
git clone --depth 1 --no-tags https://github.com/sober31/uvmprimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469562760
git clone --depth 1 --no-tags https://github.com/inQuitiVe/DCLAB-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469565528
git clone --depth 1 --no-tags https://github.com/marytwtw18/NCTU-DCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471741587
git clone --depth 1 --no-tags https://github.com/jquentino/micmic-trab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476505083
git clone --depth 1 --no-tags https://github.com/danib08/TallerDigitales-1S2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473282413
git clone --depth 1 --no-tags https://github.com/AckyZhang/RiscV_zjuclass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473579380
git clone --depth 1 --no-tags https://github.com/Sean1410932011/1410932011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473854251
git clone --depth 1 --no-tags https://github.com/Furqan-Lamp/AHB-Lite-Slave-Design-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467378878
git clone --depth 1 --no-tags https://github.com/MJurczak-PMarchut/SDUP_2022_MJ_PM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467622752
git clone --depth 1 --no-tags https://github.com/Cristinaioana/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467002241
git clone --depth 1 --no-tags https://github.com/andreeapopovici9929/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467001000
git clone --depth 1 --no-tags https://github.com/connor226/Digital-Circuit-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467001153
git clone --depth 1 --no-tags https://github.com/Ruffus26/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467039205
git clone --depth 1 --no-tags https://github.com/balognorbert98/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467051631
git clone --depth 1 --no-tags https://github.com/jaylenburne/C1-jaylen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467155415
git clone --depth 1 --no-tags https://github.com/Fursanov/AVS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467171592
git clone --depth 1 --no-tags https://github.com/cpt-harlock/risc-v-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477073308
git clone --depth 1 --no-tags https://github.com/IggyJ/final-year-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482364515
git clone --depth 1 --no-tags https://github.com/Mioriarty/Hardwareprojekte.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481572774
git clone --depth 1 --no-tags https://github.com/tyleryouk/tbirds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488060065
git clone --depth 1 --no-tags https://github.com/CompuSAR/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489170686
git clone --depth 1 --no-tags https://github.com/mhung230/Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489324944
git clone --depth 1 --no-tags https://github.com/jayhusemi/tnoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488376492
git clone --depth 1 --no-tags https://github.com/hello-eternity/test_orv64_uhdm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484744628
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484869048
git clone --depth 1 --no-tags https://github.com/cjl99/HEAX-NTT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487464373
git clone --depth 1 --no-tags https://github.com/DragonPrime10/CryptoCracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487373824
git clone --depth 1 --no-tags https://github.com/mstfalkan/digitaldesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474697587
git clone --depth 1 --no-tags https://github.com/imubarek/TabulationHashing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476470949
git clone --depth 1 --no-tags https://github.com/shlyapo/Labs_ABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477817228
git clone --depth 1 --no-tags https://github.com/MabinMat/DE-10Lite_RCcar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476836612
git clone --depth 1 --no-tags https://github.com/HiracharleFranklin/KOF-implementation-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484616620
git clone --depth 1 --no-tags https://github.com/dbrody112/Computer-Architecture-4-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484202424
git clone --depth 1 --no-tags https://github.com/AnastasiaMCunningham/PWM-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483783943
git clone --depth 1 --no-tags https://github.com/tmddud20/MIPS_single_cycle_with_bne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486933108
git clone --depth 1 --no-tags https://github.com/peterzhong2001/EE469_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480152501
git clone --depth 1 --no-tags https://github.com/31shal/AXI-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479400024
git clone --depth 1 --no-tags https://github.com/mohamedbouaziztn/C256BreakTheBrick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480586708
git clone --depth 1 --no-tags https://github.com/semanurozyilmaz/RISC-V-TABANLI-ISLEMCI-TASARIMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480516781
git clone --depth 1 --no-tags https://github.com/KuiHouLiao/HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490087601
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/tester_ci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490785007
git clone --depth 1 --no-tags https://github.com/JustinWang781/Clocked_Adder_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474499158
git clone --depth 1 --no-tags https://github.com/abucturab/bitcoin_script_RISCify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474506310
git clone --depth 1 --no-tags https://github.com/DurgaMutluri/UART_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472918382
git clone --depth 1 --no-tags https://github.com/hthorben/wide_alu_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470610533
git clone --depth 1 --no-tags https://github.com/RehanEjaz/apb-gpio-tested.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469369498
