{"vcs1":{"timestamp_begin":1681691962.717822427, "rt":0.82, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681691963.572423703, "rt":1.25, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1681691964.843165969, "rt":1.09, "ut":0.07, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691962.420229661}
{"VCS_COMP_START_TIME": 1681691962.420229661}
{"VCS_COMP_END_TIME": 1681691966.860746082}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340388}}
{"stitch_vcselab": {"peak_mem": 222604}}
