read_verilog ../top.v
proc
tee -o result.out sat -set x 3  middle
