# Switch Signal Cleanup Design_Verilog
 
