Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Lab3\Sign_extension.vhd" into library work
Parsing entity <Sign_extension>.
Parsing architecture <Behavioral> of entity <sign_extension>.
Parsing VHDL file "C:\Lab3\RegFile.vhd" into library work
Parsing entity <RegFile>.
Parsing architecture <arch_RegFile> of entity <regfile>.
Parsing VHDL file "C:\Lab3\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <arch_PC> of entity <pc>.
Parsing VHDL file "C:\Lab3\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <arch_ControlUnit> of entity <controlunit>.
Parsing VHDL file "C:\Lab3\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <arch_ALU> of entity <alu>.
Parsing VHDL file "C:\Lab3\MIPS.vhd" into library work
Parsing entity <MIPS>.
Parsing architecture <arch_MIPS> of entity <mips>.
Parsing VHDL file "C:\Lab3\TOP.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <arch_TOP> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <arch_TOP>) from library <work>.

Elaborating entity <MIPS> (architecture <arch_MIPS>) from library <work>.

Elaborating entity <PC> (architecture <arch_PC>) from library <work>.

Elaborating entity <ALU> (architecture <arch_ALU>) from library <work>.
INFO:HDLCompiler:679 - "C:\Lab3\ALU.vhd" Line 75. Case statement is complete. others clause is never selected

Elaborating entity <ControlUnit> (architecture <arch_ControlUnit>) from library <work>.

Elaborating entity <RegFile> (architecture <arch_RegFile>) from library <work>.

Elaborating entity <Sign_extension> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Lab3\TOP.vhd".
    Found 256x32-bit single-port RAM <Mram_DATA_MEM> for signal <DATA_MEM>.
    Found 1-bit register for signal <LED<6>>.
    Found 1-bit register for signal <LED<5>>.
    Found 1-bit register for signal <LED<4>>.
    Found 1-bit register for signal <LED<3>>.
    Found 1-bit register for signal <LED<2>>.
    Found 1-bit register for signal <LED<1>>.
    Found 1-bit register for signal <LED<0>>.
    Found 2-bit register for signal <CLK_DIV_PROCESS.clk_counter>.
    Found 1-bit register for signal <CLK>.
    Found 1-bit register for signal <LED<7>>.
    Found 2-bit adder for signal <CLK_DIV_PROCESS.clk_counter[1]_GND_5_o_add_12_OUT> created at line 215.
    Found 256x32-bit Read Only RAM for signal <Addr_Instr[9]_GND_5_o_wide_mux_8_OUT>
    Found 32-bit comparator lessequal for signal <n0000> created at line 160
    Found 32-bit comparator lessequal for signal <n0002> created at line 160
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <TOP> synthesized.

Synthesizing Unit <MIPS>.
    Related source file is "C:\Lab3\MIPS.vhd".
    Found 32-bit adder for signal <PC_Four> created at line 244.
    Found 32-bit adder for signal <PC_Four[31]_extend_32[29]_add_1_OUT> created at line 261.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <MIPS> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Lab3\PC.vhd".
    Found 32-bit register for signal <PC_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Lab3\ALU.vhd".
    Found 32-bit adder for signal <AplusB> created at line 42.
    Found 32-bit subtractor for signal <AminusB> created at line 37.
    Found 32-bit 4-to-1 multiplexer for signal <ALU_Out> created at line 50.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Lab3\ControlUnit.vhd".
    Summary:
	no macro.
Unit <ControlUnit> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\Lab3\RegFile.vhd".
    Found 32x32-bit dual-port RAM <Mram_register_array> for signal <register_array>.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Sign_extension>.
    Related source file is "C:\Lab3\Sign_extension.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Sign_extension> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit single-port RAM                            : 1
 256x32-bit single-port Read Only RAM                  : 1
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 11
 1-bit register                                        : 9
 2-bit register                                        : 1
 32-bit register                                       : 1
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register_array> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteAddr_Reg> |          |
    |     diA            | connected to signal <WriteData_Reg> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ReadAddr1_Reg> |          |
    |     doB            | connected to signal <ReadData1_Reg> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_register_array1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteAddr_Reg> |          |
    |     diA            | connected to signal <WriteData_Reg> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ReadAddr2_Reg> |          |
    |     doB            | connected to signal <ReadData2_Reg> |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

Synthesizing (advanced) Unit <TOP>.
The following registers are absorbed into counter <CLK_DIV_PROCESS.clk_counter>: 1 register on signal <CLK_DIV_PROCESS.clk_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DATA_MEM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     clkA           | connected to signal <LED<15>>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Addr_Data<9:2>> |          |
    |     diA            | connected to signal <Data_Out>      |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Addr_Instr[9]_GND_5_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Addr_Instr<9:8>,LED<13:8>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TOP> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit single-port distributed RAM                : 1
 256x32-bit single-port distributed Read Only RAM      : 1
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 8
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CLK_DIV_PROCESS.clk_counter_1> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <CLK> 

Optimizing unit <PC> ...

Optimizing unit <TOP> ...

Optimizing unit <MIPS> ...

Optimizing unit <ALU> ...
WARNING:Xst:1293 - FF/Latch <MIPS1/PC1/PC_out_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MIPS1/PC1/PC_out_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 830
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 29
#      LUT2                        : 17
#      LUT3                        : 27
#      LUT4                        : 91
#      LUT5                        : 117
#      LUT6                        : 285
#      MUXCY                       : 135
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 40
#      FD                          : 2
#      FDE                         : 8
#      FDR                         : 29
#      FDS                         : 1
# RAMS                             : 46
#      RAM256X1S                   : 32
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              40  out of  126800     0%  
 Number of Slice LUTs:                  745  out of  63400     1%  
    Number used as Logic:               569  out of  63400     0%  
    Number used as Memory:              176  out of  19000     0%  
       Number used as RAM:              176

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    745
   Number with an unused Flip Flop:     705  out of    745    94%  
   Number with an unused LUT:             0  out of    745     0%  
   Number of fully used LUT-FF pairs:    40  out of    745     5%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_DIV_PROCESS.clk_counter_1      | BUFG                   | 84    |
CLK_undiv                          | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 10.378ns (Maximum Frequency: 96.362MHz)
   Minimum input arrival time before clock: 2.337ns
   Maximum output required time after clock: 1.023ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_DIV_PROCESS.clk_counter_1'
  Clock period: 10.378ns (frequency: 96.362MHz)
  Total number of paths / destination ports: 199977239 / 532
-------------------------------------------------------------------------
Delay:               10.378ns (Levels of Logic = 33)
  Source:            MIPS1/PC1/PC_out_23 (FF)
  Destination:       Mram_DATA_MEM2 (RAM)
  Source Clock:      CLK_DIV_PROCESS.clk_counter_1 rising
  Destination Clock: CLK_DIV_PROCESS.clk_counter_1 rising

  Data Path: MIPS1/PC1/PC_out_23 to Mram_DATA_MEM2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.478   0.953  MIPS1/PC1/PC_out_23 (MIPS1/PC1/PC_out_23)
     LUT6:I0->O            4   0.124   0.736  Addr_Instr[31]_GND_5_o_equal_8_o<31>3_1 (Addr_Instr[31]_GND_5_o_equal_8_o<31>31)
     LUT4:I1->O           13   0.124   0.501  Addr_Instr[31]_GND_5_o_equal_8_o<31>5 (Addr_Instr[31]_GND_5_o_equal_8_o)
     LUT6:I5->O          114   0.124   0.946  MIPS1/Mmux_ALU_InB1101 (MIPS1/Mmux_ALU_InB110)
     LUT5:I1->O            1   0.124   0.000  MIPS1/ALU1/Msub_AminusB_lut<0> (MIPS1/ALU1/Msub_AminusB_lut<0>)
     MUXCY:S->O            1   0.472   0.000  MIPS1/ALU1/Msub_AminusB_cy<0> (MIPS1/ALU1/Msub_AminusB_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<1> (MIPS1/ALU1/Msub_AminusB_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<2> (MIPS1/ALU1/Msub_AminusB_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<3> (MIPS1/ALU1/Msub_AminusB_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<4> (MIPS1/ALU1/Msub_AminusB_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<5> (MIPS1/ALU1/Msub_AminusB_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<6> (MIPS1/ALU1/Msub_AminusB_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<7> (MIPS1/ALU1/Msub_AminusB_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<8> (MIPS1/ALU1/Msub_AminusB_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<9> (MIPS1/ALU1/Msub_AminusB_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<10> (MIPS1/ALU1/Msub_AminusB_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<11> (MIPS1/ALU1/Msub_AminusB_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<12> (MIPS1/ALU1/Msub_AminusB_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<13> (MIPS1/ALU1/Msub_AminusB_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<14> (MIPS1/ALU1/Msub_AminusB_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<15> (MIPS1/ALU1/Msub_AminusB_cy<15>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<16> (MIPS1/ALU1/Msub_AminusB_cy<16>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<17> (MIPS1/ALU1/Msub_AminusB_cy<17>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<18> (MIPS1/ALU1/Msub_AminusB_cy<18>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<19> (MIPS1/ALU1/Msub_AminusB_cy<19>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<20> (MIPS1/ALU1/Msub_AminusB_cy<20>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<21> (MIPS1/ALU1/Msub_AminusB_cy<21>)
     MUXCY:CI->O           1   0.029   0.000  MIPS1/ALU1/Msub_AminusB_cy<22> (MIPS1/ALU1/Msub_AminusB_cy<22>)
     XORCY:CI->O           2   0.510   0.427  MIPS1/ALU1/Msub_AminusB_xor<23> (MIPS1/ALU1/AminusB<23>)
     LUT6:I5->O            1   0.124   0.421  MIPS1/ALU1/Mmux_ALU_Out162 (MIPS1/ALU1/Mmux_ALU_Out161)
     LUT6:I5->O            5   0.124   0.946  MIPS1/ALU1/Mmux_ALU_Out163 (Addr_Data<23>)
     LUT6:I1->O           18   0.124   0.533  GND_5_o_Addr_Data[31]_LessThan_1_o22 (GND_5_o_Addr_Data[31]_LessThan_1_o21)
     LUT6:I5->O            1   0.124   0.000  MemWrite_dec_DATA_MEM_AND_54_o1_lut (MemWrite_dec_DATA_MEM_AND_54_o1_lut)
     MUXCY:S->O           32   0.777   0.552  MemWrite_dec_DATA_MEM_AND_54_o1_cy (MemWrite_dec_DATA_MEM_AND_54_o)
     RAM256X1S:WE              0.490          Mram_DATA_MEM2
    ----------------------------------------
    Total                     10.378ns (4.363ns logic, 6.015ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_undiv'
  Clock period: 1.458ns (frequency: 685.871MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.458ns (Levels of Logic = 1)
  Source:            CLK_DIV_PROCESS.clk_counter_0 (FF)
  Destination:       CLK_DIV_PROCESS.clk_counter_0 (FF)
  Source Clock:      CLK_undiv rising
  Destination Clock: CLK_undiv rising

  Data Path: CLK_DIV_PROCESS.clk_counter_0 to CLK_DIV_PROCESS.clk_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.405  CLK_DIV_PROCESS.clk_counter_0 (CLK_DIV_PROCESS.clk_counter_0)
     INV:I->O              1   0.146   0.399  Mcount_CLK_DIV_PROCESS.clk_counter_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.030          CLK_DIV_PROCESS.clk_counter_0
    ----------------------------------------
    Total                      1.458ns (0.654ns logic, 0.804ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_DIV_PROCESS.clk_counter_1'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              2.337ns (Levels of Logic = 3)
  Source:            DIP<10> (PAD)
  Destination:       MIPS1/RegFile1/Mram_register_array2 (RAM)
  Destination Clock: CLK_DIV_PROCESS.clk_counter_1 rising

  Data Path: DIP<10> to MIPS1/RegFile1/Mram_register_array2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.421  DIP_10_IBUF (DIP_10_IBUF)
     LUT6:I5->O            1   0.124   0.939  MIPS1/Mmux_WriteData_Reg2_SW1 (N71)
     LUT6:I0->O            2   0.124   0.405  MIPS1/Mmux_WriteData_Reg2 (MIPS1/WriteData_Reg<10>)
     RAM32M:DIC0               0.323          MIPS1/RegFile1/Mram_register_array12
    ----------------------------------------
    Total                      2.337ns (0.572ns logic, 1.765ns route)
                                       (24.5% logic, 75.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_undiv'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            CLK_DIV_PROCESS.clk_counter_1 (FF)
  Destination:       LED<15> (PAD)
  Source Clock:      CLK_undiv rising

  Data Path: CLK_DIV_PROCESS.clk_counter_1 to LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.405  CLK_DIV_PROCESS.clk_counter_1 (CLK_DIV_PROCESS.clk_counter_1)
     OBUF:I->O                 0.000          LED_15_OBUF (LED<15>)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_DIV_PROCESS.clk_counter_1'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.023ns (Levels of Logic = 1)
  Source:            MIPS1/PC1/PC_out_7 (FF)
  Destination:       LED<13> (PAD)
  Source Clock:      CLK_DIV_PROCESS.clk_counter_1 rising

  Data Path: MIPS1/PC1/PC_out_7 to LED<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             24   0.478   0.545  MIPS1/PC1/PC_out_7 (MIPS1/PC1/PC_out_7)
     OBUF:I->O                 0.000          LED_13_OBUF (LED<13>)
    ----------------------------------------
    Total                      1.023ns (0.478ns logic, 0.545ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_DIV_PROCESS.clk_counter_1
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK_DIV_PROCESS.clk_counter_1|   10.378|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_undiv
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_undiv      |    1.458|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.32 secs
 
--> 

Total memory usage is 444712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    5 (   0 filtered)

