/* ----------------------------------------------------------------------
 * Project:      NMSIS DSP Library
 * Title:        riscv_quaternion2rotation_f32.c
 * Description:  Floating-point quaternion 2 rotation conversion
 *
 * $Date:        23 April 2021
 * $Revision:    V1.9.0
 *
 * Target Processor: RISC-V Cores
 * -------------------------------------------------------------------- */
/*
 * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
 * Copyright (c) 2019 Nuclei Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "dsp/quaternion_math_functions.h"
#include <math.h>

/**
  @ingroup groupQuaternionMath
 */

/**
  @defgroup QuatConv Quaternion conversions

  Conversions between quaternion and rotation representations.
 */

/**
  @ingroup QuatConv
 */

/**
  @defgroup QuatRot Quaternion to Rotation

  Conversions from quaternion to rotation.
 */

/**
  @addtogroup QuatRot
  @{
 */

/**
   @brief Conversion of quaternion to equivalent rotation matrix.
   @param[in]       pInputQuaternions points to an array of normalized quaternions
   @param[out]      pOutputRotations points to an array of 3x3 rotations (in row order)
   @param[in]       nbQuaternions number of quaternions in the array

   @par
   Format of rotation matrix


   The quaternion a + ib + jc + kd is converted into rotation matrix:
   <pre>
     a^2 + b^2 - c^2 - d^2                 2bc - 2ad                 2bd + 2ac
                 2bc + 2ad     a^2 - b^2 + c^2 - d^2                 2cd - 2ab
                 2bd - 2ac                 2cd + 2ab     a^2 - b^2 - c^2 + d^2
   </pre>
   Rotation matrix is saved in row order : R00 R01 R02 R10 R11 R12 R20 R21 R22
 */

RISCV_DSP_ATTRIBUTE void riscv_quaternion2rotation_f32(const float32_t *pInputQuaternions,
    float32_t *pOutputRotations,
    uint32_t nbQuaternions)
{
#if defined(RISCV_MATH_VECTOR)
    uint32_t blkCnt = nbQuaternions;                               /* Loop counter */
    size_t l;
    vfloat32m2_t v_QA0, v_QA1, v_QA2, v_QA3;
    vfloat32m2x4_t v_tuple;
    vfloat32m2_t v_q00, v_q11, v_q22, v_q33, v_q01, v_q02, v_q03, v_q12, v_q13, v_q23;
    vfloat32m2_t v_xx, v_yy, v_zz, v_xy, v_xz, v_yx, v_yz, v_zx, v_zy;
    vfloat32m2_t v_temp;
    const float32_t *pQA = pInputQuaternions;
    float32_t *pOUT = pOutputRotations;
    ptrdiff_t bstride = 16;
    ptrdiff_t bstride_out = 36;
    for (; (l = __riscv_vsetvl_e32m2(blkCnt)) > 0; blkCnt -= l) {
        //v_QA0 = __riscv_vlse32_v_f32m2(pQA, bstride, l);
        //v_QA1 = __riscv_vlse32_v_f32m2(pQA + 1, bstride, l);
        //v_QA2 = __riscv_vlse32_v_f32m2(pQA + 2, bstride, l);
        //v_QA3 = __riscv_vlse32_v_f32m2(pQA + 3, bstride, l);
        //vlsseg4e32_v_f32m2(&v_QA0, &v_QA1, &v_QA2, &v_QA3, pQA, bstride, l);

        v_tuple = __riscv_vlsseg4e32_v_f32m2x4 (pQA, bstride, l);
        v_QA0 = __riscv_vget_v_f32m2x4_f32m2(v_tuple, 0);
        v_QA1 = __riscv_vget_v_f32m2x4_f32m2(v_tuple, 1);
        v_QA2 = __riscv_vget_v_f32m2x4_f32m2(v_tuple, 2);
        v_QA3 = __riscv_vget_v_f32m2x4_f32m2(v_tuple, 3);

        v_q00 = __riscv_vfmul_vv_f32m2(v_QA0, v_QA0, l);
        v_q11 = __riscv_vfmul_vv_f32m2(v_QA1, v_QA1, l);
        v_q22 = __riscv_vfmul_vv_f32m2(v_QA2, v_QA2, l);
        v_q33 = __riscv_vfmul_vv_f32m2(v_QA3, v_QA3, l);
        v_q01 = __riscv_vfmul_vv_f32m2(v_QA0, v_QA1, l);
        v_q02 = __riscv_vfmul_vv_f32m2(v_QA0, v_QA2, l);
        v_q03 = __riscv_vfmul_vv_f32m2(v_QA0, v_QA3, l);
        v_q12 = __riscv_vfmul_vv_f32m2(v_QA1, v_QA2, l);
        v_q13 = __riscv_vfmul_vv_f32m2(v_QA1, v_QA3, l);
        v_q23 = __riscv_vfmul_vv_f32m2(v_QA2, v_QA3, l);

        v_xx = __riscv_vfsub_vv_f32m2(__riscv_vfadd_vv_f32m2(v_q00, v_q11, l), __riscv_vfadd_vv_f32m2(v_q22, v_q33, l), l);
        v_yy = __riscv_vfadd_vv_f32m2(__riscv_vfsub_vv_f32m2(v_q00, v_q11, l), __riscv_vfsub_vv_f32m2(v_q22, v_q33, l), l);
        v_zz = __riscv_vfsub_vv_f32m2(__riscv_vfsub_vv_f32m2(v_q00, v_q11, l), __riscv_vfsub_vv_f32m2(v_q22, v_q33, l), l);
        v_xy = __riscv_vfmul_vf_f32m2(__riscv_vfsub_vv_f32m2(v_q12, v_q03, l), 2, l);
        v_xz = __riscv_vfmul_vf_f32m2(__riscv_vfadd_vv_f32m2(v_q13, v_q02, l), 2, l);
        v_yx = __riscv_vfmul_vf_f32m2(__riscv_vfadd_vv_f32m2(v_q12, v_q03, l), 2, l);
        v_yz = __riscv_vfmul_vf_f32m2(__riscv_vfsub_vv_f32m2(v_q23, v_q01, l), 2, l);
        v_zx = __riscv_vfmul_vf_f32m2(__riscv_vfsub_vv_f32m2(v_q13, v_q02, l), 2, l);
        v_zy = __riscv_vfmul_vf_f32m2(__riscv_vfadd_vv_f32m2(v_q23, v_q01, l), 2, l);
        //vssseg4e32_v_f32m2(pOUT, bstride_out, v_xx, v_xy, v_xz, v_yx, l);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 0, v_xx);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 1, v_xy);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 2, v_xz);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 3, v_yx);
        __riscv_vssseg4e32_v_f32m2x4 (pOUT, bstride_out, v_tuple, l);
        //vssseg4e32_v_f32m2(pOUT + 4, bstride_out, v_yy, v_yz, v_zx, v_zy, l);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 0, v_yy);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 1, v_yz);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 2, v_zx);
        v_tuple = __riscv_vset_v_f32m2_f32m2x4 (v_tuple, 3, v_zy);
        __riscv_vssseg4e32_v_f32m2x4 (pOUT + 4, bstride_out, v_tuple, l);
        __riscv_vsse32_v_f32m2(pOUT + 8, bstride_out, v_zz, l);
        pQA += l * 4;
        pOUT += l * 9;
    }
#else
   for(uint32_t nb=0; nb < nbQuaternions; nb++)
   {
        float32_t q00 = RISCV_SQ(pInputQuaternions[0 + nb * 4]);
        float32_t q11 = RISCV_SQ(pInputQuaternions[1 + nb * 4]);
        float32_t q22 = RISCV_SQ(pInputQuaternions[2 + nb * 4]);
        float32_t q33 = RISCV_SQ(pInputQuaternions[3 + nb * 4]);
        float32_t q01 =  pInputQuaternions[0 + nb * 4]*pInputQuaternions[1 + nb * 4];
        float32_t q02 =  pInputQuaternions[0 + nb * 4]*pInputQuaternions[2 + nb * 4];
        float32_t q03 =  pInputQuaternions[0 + nb * 4]*pInputQuaternions[3 + nb * 4];
        float32_t q12 =  pInputQuaternions[1 + nb * 4]*pInputQuaternions[2 + nb * 4];
        float32_t q13 =  pInputQuaternions[1 + nb * 4]*pInputQuaternions[3 + nb * 4];
        float32_t q23 =  pInputQuaternions[2 + nb * 4]*pInputQuaternions[3 + nb * 4];

        float32_t xx = q00 + q11 - q22 - q33;
        float32_t yy = q00 - q11 + q22 - q33;
        float32_t zz = q00 - q11 - q22 + q33;
        float32_t xy = 2*(q12 - q03);
        float32_t xz = 2*(q13 + q02);
        float32_t yx = 2*(q12 + q03);
        float32_t yz = 2*(q23 - q01);
        float32_t zx = 2*(q13 - q02);
        float32_t zy = 2*(q23 + q01);

        pOutputRotations[0 + nb * 9] = xx; pOutputRotations[1 + nb * 9] = xy; pOutputRotations[2 + nb * 9] = xz;
        pOutputRotations[3 + nb * 9] = yx; pOutputRotations[4 + nb * 9] = yy; pOutputRotations[5 + nb * 9] = yz;
        pOutputRotations[6 + nb * 9] = zx; pOutputRotations[7 + nb * 9] = zy; pOutputRotations[8 + nb * 9] = zz;
   }
#endif /* defined(RISCV_MATH_VECTOR) */
}


/**
  @} end of QuatRot group
 */
