

================================================================
== Vivado HLS Report for 'sha256_prepare_2'
================================================================
* Date:           Sat Jul 27 14:17:02 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      234|      234| 2.340 us | 2.340 us |  234|  234|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 2  |       30|       30|         1|          -|          -|    30|    no    |
        |- Loop 3  |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 4  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 4 5 
5 --> 5 6 
6 --> 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data1_V = alloca [64 x i8], align 1" [sha256d/sha256d.cpp:133]   --->   Operation 8 'alloca' 'data1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %.preheader165" [sha256d/sha256d.cpp:134]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader165.preheader ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.87ns)   --->   "%icmp_ln134 = icmp eq i6 %i_0, -32" [sha256d/sha256d.cpp:134]   --->   Operation 11 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%i_2 = add i6 %i_0, 1" [sha256d/sha256d.cpp:134]   --->   Operation 13 'add' 'i_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %0, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [sha256d/sha256d.cpp:134]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln135_1 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %i_0, i32 2, i32 4)" [sha256d/sha256d.cpp:135]   --->   Operation 15 'partselect' 'trunc_ln135_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i3 %trunc_ln135_1 to i64" [sha256d/sha256d.cpp:135]   --->   Operation 16 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [8 x i32]* %input_V, i64 0, i64 %zext_ln135_1" [sha256d/sha256d.cpp:135]   --->   Operation 17 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.79ns)   --->   "%input_V_load = load i32* %input_V_addr, align 4" [sha256d/sha256d.cpp:135]   --->   Operation 18 'load' 'input_V_load' <Predicate = (!icmp_ln134)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data1_V_addr = getelementptr [64 x i8]* %data1_V, i64 0, i64 32" [sha256d/sha256d.cpp:137]   --->   Operation 19 'getelementptr' 'data1_V_addr' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.79ns)   --->   "store i8 -128, i8* %data1_V_addr, align 16" [sha256d/sha256d.cpp:137]   --->   Operation 20 'store' <Predicate = (icmp_ln134)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "br label %1" [sha256d/sha256d.cpp:140]   --->   Operation 21 'br' <Predicate = (icmp_ln134)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i6 %i_0 to i64" [sha256d/sha256d.cpp:135]   --->   Operation 22 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i6 %i_0 to i2" [sha256d/sha256d.cpp:135]   --->   Operation 23 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln135, i3 0)" [sha256d/sha256d.cpp:135]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.87ns)   --->   "%sub_ln135 = sub i5 -8, %shl_ln" [sha256d/sha256d.cpp:135]   --->   Operation 25 'sub' 'sub_ln135' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i5 %sub_ln135 to i32" [sha256d/sha256d.cpp:135]   --->   Operation 26 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.79ns)   --->   "%input_V_load = load i32* %input_V_addr, align 4" [sha256d/sha256d.cpp:135]   --->   Operation 27 'load' 'input_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 28 [1/1] (1.45ns)   --->   "%lshr_ln1503 = lshr i32 %input_V_load, %zext_ln135_2" [sha256d/sha256d.cpp:135]   --->   Operation 28 'lshr' 'lshr_ln1503' <Predicate = true> <Delay = 1.45> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i32 %lshr_ln1503 to i8" [sha256d/sha256d.cpp:135]   --->   Operation 29 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%data1_V_addr_2 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln135" [sha256d/sha256d.cpp:135]   --->   Operation 30 'getelementptr' 'data1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.79ns)   --->   "store i8 %trunc_ln1503, i8* %data1_V_addr_2, align 1" [sha256d/sha256d.cpp:135]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader165" [sha256d/sha256d.cpp:134]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.88>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ -31, %0 ], [ %i, %2 ]"   --->   Operation 33 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.87ns)   --->   "%icmp_ln140 = icmp eq i6 %i1_0, -1" [sha256d/sha256d.cpp:140]   --->   Operation 34 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 35 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %.preheader164.preheader, label %2" [sha256d/sha256d.cpp:140]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i6 %i1_0 to i64" [sha256d/sha256d.cpp:141]   --->   Operation 37 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%data1_V_addr_1 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln141" [sha256d/sha256d.cpp:141]   --->   Operation 38 'getelementptr' 'data1_V_addr_1' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.79ns)   --->   "store i8 0, i8* %data1_V_addr_1, align 1" [sha256d/sha256d.cpp:141]   --->   Operation 39 'store' <Predicate = (!icmp_ln140)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_4 : Operation 40 [1/1] (0.88ns)   --->   "%i = add i6 %i1_0, 1" [sha256d/sha256d.cpp:140]   --->   Operation 40 'add' 'i' <Predicate = (!icmp_ln140)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [sha256d/sha256d.cpp:140]   --->   Operation 41 'br' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.75ns)   --->   "br label %.preheader164" [sha256d/sha256d.cpp:146]   --->   Operation 42 'br' <Predicate = (icmp_ln140)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.78>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_3, %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader164.preheader ]"   --->   Operation 43 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.88ns)   --->   "%icmp_ln146 = icmp eq i4 %i2_0, -8" [sha256d/sha256d.cpp:146]   --->   Operation 44 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 45 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.86ns)   --->   "%i_3 = add i4 %i2_0, 1" [sha256d/sha256d.cpp:146]   --->   Operation 46 'add' 'i_3' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln146, label %.preheader.preheader, label %_ZrsILi64ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [sha256d/sha256d.cpp:146]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.40ns)   --->   "%xor_ln147 = xor i4 %i2_0, -1" [sha256d/sha256d.cpp:147]   --->   Operation 48 'xor' 'xor_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i4 %xor_ln147 to i6" [sha256d/sha256d.cpp:147]   --->   Operation 49 'sext' 'sext_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i6 %sext_ln147 to i64" [sha256d/sha256d.cpp:147]   --->   Operation 50 'zext' 'zext_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i4 %i2_0 to i3" [sha256d/sha256d.cpp:147]   --->   Operation 51 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%op2_assign_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln147, i3 0)" [sha256d/sha256d.cpp:147]   --->   Operation 52 'bitconcatenate' 'op2_assign_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i6 %op2_assign_1 to i9" [sha256d/sha256d.cpp:147]   --->   Operation 53 'zext' 'zext_ln1503' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.99ns)   --->   "%lshr_ln1503_1 = lshr i9 -256, %zext_ln1503" [sha256d/sha256d.cpp:147]   --->   Operation 54 'lshr' 'lshr_ln1503_1' <Predicate = (!icmp_ln146)> <Delay = 0.99> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln1503_19 = trunc i9 %lshr_ln1503_1 to i8" [sha256d/sha256d.cpp:147]   --->   Operation 55 'trunc' 'trunc_ln1503_19' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%data1_V_addr_4 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln147" [sha256d/sha256d.cpp:147]   --->   Operation 56 'getelementptr' 'data1_V_addr_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.79ns)   --->   "store i8 %trunc_ln1503_19, i8* %data1_V_addr_4, align 1" [sha256d/sha256d.cpp:147]   --->   Operation 57 'store' <Predicate = (!icmp_ln146)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader164" [sha256d/sha256d.cpp:146]   --->   Operation 58 'br' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:150]   --->   Operation 59 'br' <Predicate = (icmp_ln146)> <Delay = 0.75>

State 6 <SV = 4> <Delay = 0.89>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_4, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 60 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.86ns)   --->   "%icmp_ln150 = icmp eq i7 %i3_0, -64" [sha256d/sha256d.cpp:150]   --->   Operation 61 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 62 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.89ns)   --->   "%i_4 = add i7 %i3_0, 1" [sha256d/sha256d.cpp:150]   --->   Operation 63 'add' 'i_4' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %4, label %3" [sha256d/sha256d.cpp:150]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i7 %i3_0 to i64" [sha256d/sha256d.cpp:151]   --->   Operation 65 'zext' 'zext_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%data1_V_addr_3 = getelementptr [64 x i8]* %data1_V, i64 0, i64 %zext_ln151" [sha256d/sha256d.cpp:151]   --->   Operation 66 'getelementptr' 'data1_V_addr_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (0.79ns)   --->   "%data1_V_load = load i8* %data1_V_addr_3, align 1" [sha256d/sha256d.cpp:151]   --->   Operation 67 'load' 'data1_V_load' <Predicate = (!icmp_ln150)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:153]   --->   Operation 68 'ret' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.58>
ST_7 : Operation 69 [1/2] (0.79ns)   --->   "%data1_V_load = load i8* %data1_V_addr_3, align 1" [sha256d/sha256d.cpp:151]   --->   Operation 69 'load' 'data1_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [64 x i8]* %data_V, i64 0, i64 %zext_ln151" [sha256d/sha256d.cpp:151]   --->   Operation 70 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.79ns)   --->   "store i8 %data1_V_load, i8* %data_V_addr, align 1" [sha256d/sha256d.cpp:151]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:150]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:134) [6]  (0.755 ns)

 <State 2>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:134) [6]  (0 ns)
	'add' operation ('i', sha256d/sha256d.cpp:134) [9]  (0.887 ns)

 <State 3>: 3.12ns
The critical path consists of the following:
	'sub' operation ('op2', sha256d/sha256d.cpp:135) [18]  (0.878 ns)
	'lshr' operation ('lshr_ln1503', sha256d/sha256d.cpp:135) [21]  (1.45 ns)
	'store' operation ('store_ln135', sha256d/sha256d.cpp:135) of variable 'trunc_ln1503', sha256d/sha256d.cpp:135 on array 'data1.V', sha256d/sha256d.cpp:133 [24]  (0.79 ns)

 <State 4>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:140) [31]  (0 ns)
	'add' operation ('i', sha256d/sha256d.cpp:140) [39]  (0.887 ns)

 <State 5>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:146) [44]  (0 ns)
	'lshr' operation ('lshr_ln1503_1', sha256d/sha256d.cpp:147) [56]  (0.995 ns)
	'store' operation ('store_ln147', sha256d/sha256d.cpp:147) of variable 'trunc_ln1503_19', sha256d/sha256d.cpp:147 on array 'data1.V', sha256d/sha256d.cpp:133 [59]  (0.79 ns)

 <State 6>: 0.897ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256d/sha256d.cpp:150) [64]  (0 ns)
	'add' operation ('i', sha256d/sha256d.cpp:150) [67]  (0.897 ns)

 <State 7>: 1.58ns
The critical path consists of the following:
	'load' operation ('data1_V_load', sha256d/sha256d.cpp:151) on array 'data1.V', sha256d/sha256d.cpp:133 [72]  (0.79 ns)
	'store' operation ('store_ln151', sha256d/sha256d.cpp:151) of variable 'data1_V_load', sha256d/sha256d.cpp:151 on array 'data_V' [74]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
