$date
	Tue May 05 17:12:30 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module subtracttest $end
$scope module subtract $end
$var wire 32 ! busA [31:0] $end
$var wire 32 " busB [31:0] $end
$var wire 32 # busSUB [31:0] $end
$var wire 1 $ cSUB $end
$var wire 1 % carryOut $end
$var wire 1 & nSUB $end
$var wire 1 ' oSUB $end
$var wire 1 ( zSUB $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
1%
1$
b0 #
b1000000010000000100000001 "
b1000000010000000100000001 !
$end
#20
1'
1&
0$
0%
0(
b11111111111111111111111111110001 #
b1111111111111111111111111111111 "
b1111111111111111111111111110000 !
#40
0&
b10 #
0'
b11111111111111111111111111111111 "
b1 !
#60
0(
1&
b10000000000000000000000000000000 #
b11110000000000000000000000000000 "
b1110000000000000000000000000000 !
#80
1$
1%
1&
b11111111111111111111111111111110 #
b1 "
b11111111111111111111111111111111 !
#100
0&
b100000000000000000000000000000 #
b1110000000000000000000000000000 "
b10010000000000000000000000000000 !
#120
1(
1%
0&
b0 #
1'
b11111111111111111111111111111111 "
b11111111111111111111111111111111 !
#140
1'
0&
1$
1%
1(
b0 #
b11110000000000000000000000000000 "
b11110000000000000000000000000000 !
#220
