FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$MC10H116$I4$Q1$1";
2"UN$1$MC10H116$I4$Q1";
3"UN$1$MC10H116$I4$D1";
%"TTL_ECL"
"1","(-1000,3725)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"ECL_OUT_N \B"
VHDL_MODE"OUT"0;
"ECL_OUT_P"
VHDL_MODE"OUT"0;
"TTL_OUT"
VHDL_MODE"OUT"0;
"TTL_IN"
VHDL_MODE"IN"0;
"ECL_IN_P"
VHDL_MODE"IN"2;
"ECL_IN_N \B"
VHDL_MODE"IN"1;
%"LVDS_ECL"
"1","(-1025,2450)","0","tubii_tk2_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"NIM_ECL"
"1","(-1075,1175)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
%"MC10H116"
"1","(-2875,2750)","0","ecl","I4";
;
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LIB"ecl";
"D1"0;
"D2"0;
"D3"0;
"D1* \B"3;
"D2* \B"3;
"D3* \B"3;
"Q1"2;
"Q2"0;
"Q3"0;
"Q1* \B"1;
"Q2* \B"0;
"Q3* \B"0;
"VBB"3;
"VEE"0;
"GND1"0;
"GND2"0;
%"MC10H116"
"1","(1300,2700)","2","ecl","I5";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175";
"D1"0;
"D2"0;
"D3"0;
"D1* \B"0;
"D2* \B"0;
"D3* \B"0;
"Q1"0;
"Q2"0;
"Q3"0;
"Q1* \B"0;
"Q2* \B"0;
"Q3* \B"0;
"VBB"0;
"VEE"0;
"GND1"0;
"GND2"0;
END.
