<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>CASP, CASPA, CASPAL, CASPL -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">CASP, CASPA, CASPAL, CASPL</h2><p id="desc">
      <p class="aml">Compare and Swap Pair of words or doublewords in memory reads a pair of 32-bit words or 64-bit doublewords from memory, and compares them against the values held in the first pair of registers. If the comparison is equal, the values in the second pair of registers are written to memory. If the writes are performed, the reads and writes occur atomically such that no other modification of the memory location can take place between the reads and writes.</p>
      <ul>
        <li><span class="asm-code">CASPA</span> and <span class="asm-code">CASPAL</span> load from memory with acquire semantics.</li>
        <li><span class="asm-code">CASPL</span> and <span class="asm-code">CASPAL</span> store to memory with release semantics.</li>
        <li><span class="asm-code">CAS</span> has no memory ordering requirements.</li>
      </ul>
      <p class="aml">For more information about memory ordering semantics see <a class="armarm-xref" title="Reference to ARM ARM section">Load-Acquire, Store-Release</a>.</p>
      <p class="aml">For information about memory accesses see <a class="armarm-xref" title="Reference to ARM ARM section">Load/Store addressing modes</a>.</p>
      <p class="aml">The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.</p>
      <p class="aml">If the instruction generates a synchronous Data Abort, the registers which are compared and loaded, that is &lt;Ws&gt; and &lt;W(s+1)&gt;, or &lt;Xs&gt; and &lt;X(s+1)&gt;, are restored to the values held in the registers before the instruction was executed.</p>
    </p>
    <h3 class="classheading"><a name="base_register" id="base_register">No offset</a><font style="font-size:smaller;"><br />(ARMv8.1)
          </font></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">sz</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">L</td><td class="lr">1</td><td colspan="5" class="lr">Rs</td><td class="lr">o0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td></td><td></td><td colspan="6"></td><td></td><td></td><td></td><td colspan="5"></td><td></td><td colspan="5" class="droppedname">Rt2</td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">32-bit, acquire<span class="bitdiff"> (sz == 0 &amp;&amp; L == 1 &amp;&amp; o0 == 0)</span></h4><p class="asm-code"><a name="CASPA_CP32_ldstexcl" id="CASPA_CP32_ldstexcl">CASPA  <a href="#ws" title="First 32-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#w_s_plus_1" title="Second 32-bit general-purpose register to be compared and loaded">&lt;W(s+1)&gt;</a>, <a href="#wt" title="First 32-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Wt&gt;</a>, <a href="#w_t_plus_1" title="Second 32-bit general-purpose register to be conditionally stored">&lt;W(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><div class="encoding"><h4 class="encoding">32-bit, acquire and release<span class="bitdiff"> (sz == 0 &amp;&amp; L == 1 &amp;&amp; o0 == 1)</span></h4><p class="asm-code"><a name="CASPAL_CP32_ldstexcl" id="CASPAL_CP32_ldstexcl">CASPAL  <a href="#ws" title="First 32-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#w_s_plus_1" title="Second 32-bit general-purpose register to be compared and loaded">&lt;W(s+1)&gt;</a>, <a href="#wt" title="First 32-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Wt&gt;</a>, <a href="#w_t_plus_1" title="Second 32-bit general-purpose register to be conditionally stored">&lt;W(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><div class="encoding"><h4 class="encoding">32-bit, no memory ordering<span class="bitdiff"> (sz == 0 &amp;&amp; L == 0 &amp;&amp; o0 == 0)</span></h4><p class="asm-code"><a name="CASP_CP32_ldstexcl" id="CASP_CP32_ldstexcl">CASP  <a href="#ws" title="First 32-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#w_s_plus_1" title="Second 32-bit general-purpose register to be compared and loaded">&lt;W(s+1)&gt;</a>, <a href="#wt" title="First 32-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Wt&gt;</a>, <a href="#w_t_plus_1" title="Second 32-bit general-purpose register to be conditionally stored">&lt;W(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><div class="encoding"><h4 class="encoding">32-bit, release<span class="bitdiff"> (sz == 0 &amp;&amp; L == 0 &amp;&amp; o0 == 1)</span></h4><p class="asm-code"><a name="CASPL_CP32_ldstexcl" id="CASPL_CP32_ldstexcl">CASPL  <a href="#ws" title="First 32-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#w_s_plus_1" title="Second 32-bit general-purpose register to be compared and loaded">&lt;W(s+1)&gt;</a>, <a href="#wt" title="First 32-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Wt&gt;</a>, <a href="#w_t_plus_1" title="Second 32-bit general-purpose register to be conditionally stored">&lt;W(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><div class="encoding"><h4 class="encoding">64-bit, acquire<span class="bitdiff"> (sz == 1 &amp;&amp; L == 1 &amp;&amp; o0 == 0)</span></h4><p class="asm-code"><a name="CASPA_CP64_ldstexcl" id="CASPA_CP64_ldstexcl">CASPA  <a href="#xs" title="First 64-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Xs&gt;</a>, <a href="#x_s_plus_1" title="Second 64-bit general-purpose register to be compared and loaded">&lt;X(s+1)&gt;</a>, <a href="#xt" title="First 64-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Xt&gt;</a>, <a href="#x_t_plus_1" title="Second 64-bit general-purpose register to be conditionally stored">&lt;X(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><div class="encoding"><h4 class="encoding">64-bit, acquire and release<span class="bitdiff"> (sz == 1 &amp;&amp; L == 1 &amp;&amp; o0 == 1)</span></h4><p class="asm-code"><a name="CASPAL_CP64_ldstexcl" id="CASPAL_CP64_ldstexcl">CASPAL  <a href="#xs" title="First 64-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Xs&gt;</a>, <a href="#x_s_plus_1" title="Second 64-bit general-purpose register to be compared and loaded">&lt;X(s+1)&gt;</a>, <a href="#xt" title="First 64-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Xt&gt;</a>, <a href="#x_t_plus_1" title="Second 64-bit general-purpose register to be conditionally stored">&lt;X(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><div class="encoding"><h4 class="encoding">64-bit, no memory ordering<span class="bitdiff"> (sz == 1 &amp;&amp; L == 0 &amp;&amp; o0 == 0)</span></h4><p class="asm-code"><a name="CASP_CP64_ldstexcl" id="CASP_CP64_ldstexcl">CASP  <a href="#xs" title="First 64-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Xs&gt;</a>, <a href="#x_s_plus_1" title="Second 64-bit general-purpose register to be compared and loaded">&lt;X(s+1)&gt;</a>, <a href="#xt" title="First 64-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Xt&gt;</a>, <a href="#x_t_plus_1" title="Second 64-bit general-purpose register to be conditionally stored">&lt;X(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><div class="encoding"><h4 class="encoding">64-bit, release<span class="bitdiff"> (sz == 1 &amp;&amp; L == 0 &amp;&amp; o0 == 1)</span></h4><p class="asm-code"><a name="CASPL_CP64_ldstexcl" id="CASPL_CP64_ldstexcl">CASPL  <a href="#xs" title="First 64-bit general-purpose register to be compared and loaded (field &quot;Rs&quot;)">&lt;Xs&gt;</a>, <a href="#x_s_plus_1" title="Second 64-bit general-purpose register to be compared and loaded">&lt;X(s+1)&gt;</a>, <a href="#xt" title="First 64-bit general-purpose register to be conditionally stored (field &quot;Rt&quot;)">&lt;Xt&gt;</a>, <a href="#x_t_plus_1" title="Second 64-bit general-purpose register to be conditionally stored">&lt;X(t+1)&gt;</a>, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a>{,#0}]</a></p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-shared.HaveAtomicExt.0" title="function: boolean HaveAtomicExt()">HaveAtomicExt</a>() then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
if Rs&lt;0&gt; == '1' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();
if Rt&lt;0&gt; == '1' then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();

integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rs);

integer datasize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sz);
integer regsize = datasize;
<a href="shared_pseudocode.html#AccType" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType</a> ldacctype = if L == '1' then <a href="shared_pseudocode.html#AccType_ORDEREDRW" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ORDEREDRW</a> else <a href="shared_pseudocode.html#AccType_ATOMICRW" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ATOMICRW</a>;
<a href="shared_pseudocode.html#AccType" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType</a> stacctype = if o0 == '1' then <a href="shared_pseudocode.html#AccType_ORDEREDRW" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ORDEREDRW</a> else <a href="shared_pseudocode.html#AccType_ATOMICRW" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_ATOMICRW</a>;</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Ws&gt;</td><td><a name="ws" id="ws">
        
          <p class="aml">Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;W(s+1)&gt;</td><td><a name="w_s_plus_1" id="w_s_plus_1">
        
          <p class="aml">Is the 32-bit name of the second general-purpose register to be compared and loaded.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Wt&gt;</td><td><a name="wt" id="wt">
        
          <p class="aml">Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;W(t+1)&gt;</td><td><a name="w_t_plus_1" id="w_t_plus_1">
        
          <p class="aml">Is the 32-bit name of the second general-purpose register to be conditionally stored.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xs&gt;</td><td><a name="xs" id="xs">
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;X(s+1)&gt;</td><td><a name="x_s_plus_1" id="x_s_plus_1">
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be compared and loaded.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xt&gt;</td><td><a name="xt" id="xt">
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;X(t+1)&gt;</td><td><a name="x_t_plus_1" id="x_t_plus_1">
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be conditionally stored.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Xn|SP&gt;</td><td><a name="xn_sp" id="xn_sp">
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">bits(64) address;
bits(2*datasize) comparevalue;
bits(2*datasize) newvalue;
bits(2*datasize) data;

bits(datasize) s1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[s];
bits(datasize) s2 = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[s+1];
bits(datasize) t1 = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[t];
bits(datasize) t2 = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[t+1];
comparevalue = if <a href="shared_pseudocode.html#impl-shared.BigEndian.0" title="function: boolean BigEndian()">BigEndian</a>() then s1:s2 else s2:s1;
newvalue     = if <a href="shared_pseudocode.html#impl-shared.BigEndian.0" title="function: boolean BigEndian()">BigEndian</a>() then t1:t2 else t2:t1;

if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];
data =  <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a>[address, (2 * datasize) DIV 8, ldacctype];
if data == comparevalue then
    // All observers in the shareability domain observe the
    // following load and store atomically.
    <a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[address, (2 * datasize) DIV 8, stacctype] = newvalue;

if <a href="shared_pseudocode.html#impl-shared.BigEndian.0" title="function: boolean BigEndian()">BigEndian</a>() then
    <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[s]   = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(data&lt;2*datasize-1:datasize&gt;, regsize);
    <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[s+1] = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(data&lt;datasize-1:0&gt;, regsize);
else
    <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[s]   = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(data&lt;datasize-1:0&gt;, regsize);
    <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[s+1] = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(data&lt;2*datasize-1:datasize&gt;, regsize);</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
