// Seed: 4259256928
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  wire id_1, id_2, id_3;
  module_0(
      id_3, id_2
  );
endmodule
module module_2 (
    input wor id_0,
    output wor id_1,
    output wand id_2,
    output uwire id_3,
    output supply1 id_4
    , id_19,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    input wire id_14,
    input wire id_15,
    output wire id_16,
    input wire id_17
);
endmodule
module module_3 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    output wand id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    input uwire id_8,
    output tri1 id_9,
    input tri id_10,
    output supply0 id_11,
    input wire id_12
    , id_32,
    output tri0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input wor id_16,
    input tri1 id_17,
    input uwire id_18,
    output wor id_19,
    output tri0 id_20,
    input wor id_21
    , id_33,
    input uwire id_22,
    input uwire id_23,
    input wire id_24
    , id_34,
    input uwire id_25,
    output tri0 id_26,
    input tri1 id_27,
    input tri0 id_28,
    input uwire id_29,
    input wire id_30
);
  wire id_35;
  nand (
      id_4,
      id_3,
      id_17,
      id_42,
      id_6,
      id_28,
      id_23,
      id_38,
      id_41,
      id_40,
      id_30,
      id_27,
      id_34,
      id_33,
      id_22,
      id_0,
      id_29,
      id_24,
      id_8,
      id_43,
      id_12,
      id_14,
      id_35,
      id_16,
      id_44,
      id_10,
      id_21,
      id_32,
      id_37,
      id_25,
      id_18,
      id_36,
      id_15,
      id_39,
      id_7
  );
  id_36(
      .id_0(1'b0),
      .id_1(1),
      .id_2((1)),
      .id_3(id_9),
      .id_4(1 ** 1 == 1),
      .id_5(1),
      .id_6(id_23 !== 1),
      .id_7(id_20)
  );
  wire id_37;
  wire id_38, id_39, id_40, id_41;
  wire id_42;
  wire id_43;
  wire id_44;
  module_2(
      id_14,
      id_9,
      id_20,
      id_4,
      id_1,
      id_23,
      id_15,
      id_12,
      id_25,
      id_13,
      id_25,
      id_20,
      id_12,
      id_24,
      id_18,
      id_25,
      id_9,
      id_3
  );
endmodule
