# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../BCD_adder.srcs/sources_1/bd/BCD_adder/ip/BCD_adder_xlconstant_0_0/sim/BCD_adder_xlconstant_0_0.v" \
"../../../../BCD_adder.srcs/sources_1/bd/BCD_adder/sim/BCD_adder.v" \
"../../../../BCD_adder.srcs/sources_1/bd/BCD_adder/hdl/BCD_adder_wrapper.v" \
"../../../../BCD_adder.srcs/sim_1/new/BCD_adder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
