<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>mmu.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_dfe6f425b0f490d1868fa4d5e883a57e.html">mmu</a></li><li class="navelem"><a class="el" href="dir_ff3fb5fa73c2eebb1587384ddecbc1a2.html">dsp</a></li><li class="navelem"><a class="el" href="dir_196215aac8c65dc7584d1d6d93e859d2.html">V0</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mmu.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the device HAL APIs for MMU.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/csl/cslr_mmu.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_m_u___tlb_entry.html">MMU_TlbEntry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding all MMU Table Entry parameters.  <a href="struct_m_m_u___tlb_entry.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab19b6c02fea17c9abf1c058d52a10548"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab19b6c02fea17c9abf1c058d52a10548"></a>
typedef enum <a class="el" href="mmu_8h.html#aac9e06a456ad618b730260cdf9bf426c">MMU_IntType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a></td></tr>
<tr class="memdesc:ab19b6c02fea17c9abf1c058d52a10548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable/status types. <br /></td></tr>
<tr class="separator:ab19b6c02fea17c9abf1c058d52a10548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad472a104db5dd5505d9b2b4d6b72819d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad472a104db5dd5505d9b2b4d6b72819d"></a>
typedef enum <a class="el" href="mmu_8h.html#a910efd4bb662cc8421fefec229529c16">MMU_PageSize</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ad472a104db5dd5505d9b2b4d6b72819d">MMU_PageSize_t</a></td></tr>
<tr class="memdesc:ad472a104db5dd5505d9b2b4d6b72819d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to specify Page size. <br /></td></tr>
<tr class="separator:ad472a104db5dd5505d9b2b4d6b72819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d4c2761a762ac36a3721a465464d5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1d4c2761a762ac36a3721a465464d5e"></a>
typedef enum <a class="el" href="mmu_8h.html#ae772029f3643d6d7c77a3cfee138e49c">MMU_Endianness</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a></td></tr>
<tr class="memdesc:aa1d4c2761a762ac36a3721a465464d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to specify Endianness. <br /></td></tr>
<tr class="separator:aa1d4c2761a762ac36a3721a465464d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6c10f1a69e303c591b731e25f03c13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada6c10f1a69e303c591b731e25f03c13"></a>
typedef enum <a class="el" href="mmu_8h.html#a726579c6733144fa9c8c505565087f0d">MMU_ElementSize</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a></td></tr>
<tr class="memdesc:ada6c10f1a69e303c591b731e25f03c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to specify Element size. <br /></td></tr>
<tr class="separator:ada6c10f1a69e303c591b731e25f03c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e2e0d204f467d8d5d35758f5b44728"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85e2e0d204f467d8d5d35758f5b44728"></a>
typedef enum <a class="el" href="mmu_8h.html#ad7f7ac0d7b570e3e8f187baa93d439f1">MMU_MixedPageAttr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a85e2e0d204f467d8d5d35758f5b44728">MMU_MixedPageAttr_t</a></td></tr>
<tr class="memdesc:a85e2e0d204f467d8d5d35758f5b44728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to Mixed Page Attribute use. <br /></td></tr>
<tr class="separator:a85e2e0d204f467d8d5d35758f5b44728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d88a915e87dd0c092cc1e2e77f874ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d88a915e87dd0c092cc1e2e77f874ce"></a>
typedef struct <a class="el" href="struct_m_m_u___tlb_entry.html">MMU_TlbEntry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a8d88a915e87dd0c092cc1e2e77f874ce">MMU_TlbEntry_t</a></td></tr>
<tr class="memdesc:a8d88a915e87dd0c092cc1e2e77f874ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure holding all MMU Table Entry parameters. <br /></td></tr>
<tr class="separator:a8d88a915e87dd0c092cc1e2e77f874ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb15aa170371b468946db172356b4e43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb15aa170371b468946db172356b4e43"></a>
typedef enum <a class="el" href="mmu_8h.html#a337930b0c707feb07df47eb978fdc982">MMUMixedSize</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a></td></tr>
<tr class="memdesc:aeb15aa170371b468946db172356b4e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU element size Enumerated Type used to specify whther to follow CPU/TLB Element siz. <br /></td></tr>
<tr class="separator:aeb15aa170371b468946db172356b4e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea45f01c39e4e426fe0f1e51173cec2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afea45f01c39e4e426fe0f1e51173cec2"></a>
typedef enum <a class="el" href="mmu_8h.html#a8783f251c5efa110262bffa745c665fa">MMUfault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a></td></tr>
<tr class="memdesc:afea45f01c39e4e426fe0f1e51173cec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU fault type Enumerated Type used to specify the particular fault to be generated. <br /></td></tr>
<tr class="separator:afea45f01c39e4e426fe0f1e51173cec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aac9e06a456ad618b730260cdf9bf426c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac9e06a456ad618b730260cdf9bf426c"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#aac9e06a456ad618b730260cdf9bf426c">MMU_IntType</a> </td></tr>
<tr class="memdesc:aac9e06a456ad618b730260cdf9bf426c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable/status types. <br /></td></tr>
<tr class="separator:aac9e06a456ad618b730260cdf9bf426c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910efd4bb662cc8421fefec229529c16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a910efd4bb662cc8421fefec229529c16"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a910efd4bb662cc8421fefec229529c16">MMU_PageSize</a> </td></tr>
<tr class="memdesc:a910efd4bb662cc8421fefec229529c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to specify Page size. <br /></td></tr>
<tr class="separator:a910efd4bb662cc8421fefec229529c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae772029f3643d6d7c77a3cfee138e49c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae772029f3643d6d7c77a3cfee138e49c"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ae772029f3643d6d7c77a3cfee138e49c">MMU_Endianness</a> </td></tr>
<tr class="memdesc:ae772029f3643d6d7c77a3cfee138e49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to specify Endianness. <br /></td></tr>
<tr class="separator:ae772029f3643d6d7c77a3cfee138e49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726579c6733144fa9c8c505565087f0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a726579c6733144fa9c8c505565087f0d"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a726579c6733144fa9c8c505565087f0d">MMU_ElementSize</a> </td></tr>
<tr class="memdesc:a726579c6733144fa9c8c505565087f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to specify Element size. <br /></td></tr>
<tr class="separator:a726579c6733144fa9c8c505565087f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7f7ac0d7b570e3e8f187baa93d439f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7f7ac0d7b570e3e8f187baa93d439f1"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ad7f7ac0d7b570e3e8f187baa93d439f1">MMU_MixedPageAttr</a> </td></tr>
<tr class="memdesc:ad7f7ac0d7b570e3e8f187baa93d439f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to Mixed Page Attribute use. <br /></td></tr>
<tr class="separator:ad7f7ac0d7b570e3e8f187baa93d439f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a169580e4c88d6315918b2fc43ea08c49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a169580e4c88d6315918b2fc43ea08c49"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a169580e4c88d6315918b2fc43ea08c49">MMU_Mode</a> </td></tr>
<tr class="memdesc:a169580e4c88d6315918b2fc43ea08c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumerated Type used to set MMU mode of operation. <br /></td></tr>
<tr class="separator:a169580e4c88d6315918b2fc43ea08c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4246562982d2d6583b10a08123d7ba55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4246562982d2d6583b10a08123d7ba55"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a> </td></tr>
<tr class="memdesc:a4246562982d2d6583b10a08123d7ba55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status return from page table entry API's. <br /></td></tr>
<tr class="separator:a4246562982d2d6583b10a08123d7ba55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337930b0c707feb07df47eb978fdc982"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a337930b0c707feb07df47eb978fdc982"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a337930b0c707feb07df47eb978fdc982">MMUMixedSize</a> </td></tr>
<tr class="memdesc:a337930b0c707feb07df47eb978fdc982"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU element size Enumerated Type used to specify whther to follow CPU/TLB Element siz. <br /></td></tr>
<tr class="separator:a337930b0c707feb07df47eb978fdc982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8783f251c5efa110262bffa745c665fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8783f251c5efa110262bffa745c665fa"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a8783f251c5efa110262bffa745c665fa">MMUfault</a> </td></tr>
<tr class="memdesc:a8783f251c5efa110262bffa745c665fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMU fault type Enumerated Type used to specify the particular fault to be generated. <br /></td></tr>
<tr class="separator:a8783f251c5efa110262bffa745c665fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a2ce5086991f8f84956feafe1dc13d02a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a2ce5086991f8f84956feafe1dc13d02a">MMUCurrentVictimSet</a> (uint32_t baseAddr, uint32_t tlbEntry)</td></tr>
<tr class="memdesc:a2ce5086991f8f84956feafe1dc13d02a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Entry in Lock register Set Current Victim in Lock register.  <a href="#a2ce5086991f8f84956feafe1dc13d02a">More...</a><br /></td></tr>
<tr class="separator:a2ce5086991f8f84956feafe1dc13d02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122d3bdf4a750e2d9d0337826d099f72"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a122d3bdf4a750e2d9d0337826d099f72">MMUCurrentVictimGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a122d3bdf4a750e2d9d0337826d099f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Entry in Lock register Get Current Victim from Lock register.  <a href="#a122d3bdf4a750e2d9d0337826d099f72">More...</a><br /></td></tr>
<tr class="separator:a122d3bdf4a750e2d9d0337826d099f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44856a0f9b1eff4cdc43460c47907fdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a44856a0f9b1eff4cdc43460c47907fdc">MMUTlbLockSet</a> (uint32_t baseAddr, uint32_t tlbEntry)</td></tr>
<tr class="memdesc:a44856a0f9b1eff4cdc43460c47907fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Lock entry in Lock register Set Tlb Lock in Lock register.  <a href="#a44856a0f9b1eff4cdc43460c47907fdc">More...</a><br /></td></tr>
<tr class="separator:a44856a0f9b1eff4cdc43460c47907fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec46f83e5543f2766c6c39207e357bf2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#aec46f83e5543f2766c6c39207e357bf2">MMUTlbLockGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:aec46f83e5543f2766c6c39207e357bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Tlb Lock entry in Lock register Get Tlb Base Lock from Lock register.  <a href="#aec46f83e5543f2766c6c39207e357bf2">More...</a><br /></td></tr>
<tr class="separator:aec46f83e5543f2766c6c39207e357bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ca07e6326e13cb96ad779bf657333b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a43ca07e6326e13cb96ad779bf657333b">MMUGlobalFlush</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a43ca07e6326e13cb96ad779bf657333b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all MMU entries Flush all Tlb entrties in MMU.  <a href="#a43ca07e6326e13cb96ad779bf657333b">More...</a><br /></td></tr>
<tr class="separator:a43ca07e6326e13cb96ad779bf657333b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe439dec46f4ee8c3383b8932362f7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#adbe439dec46f4ee8c3383b8932362f7a">MMUTlbEntryFlush</a> (uint32_t baseAddr, uint32_t virtAddress)</td></tr>
<tr class="memdesc:adbe439dec46f4ee8c3383b8932362f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush MMU entry for the virtual address passed Flush Specific Tlb entrties in MMU pointed by specified Virt. Addr.  <a href="#adbe439dec46f4ee8c3383b8932362f7a">More...</a><br /></td></tr>
<tr class="separator:adbe439dec46f4ee8c3383b8932362f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b52444249e3192f0e30967fc309994b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a3b52444249e3192f0e30967fc309994b">MMUSoftReset</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a3b52444249e3192f0e30967fc309994b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset MMU Reset MMU and wait for reset done.  <a href="#a3b52444249e3192f0e30967fc309994b">More...</a><br /></td></tr>
<tr class="separator:a3b52444249e3192f0e30967fc309994b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f63a810ae29a33e3646574588853cd8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a0f63a810ae29a33e3646574588853cd8">MMUSetMode</a> (uint32_t baseAddr, <a class="el" href="mmu_8h.html#a169580e4c88d6315918b2fc43ea08c49">MMU_Mode</a> mode)</td></tr>
<tr class="memdesc:a0f63a810ae29a33e3646574588853cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set MMU operation mode Set MMU operation mode.  <a href="#a0f63a810ae29a33e3646574588853cd8">More...</a><br /></td></tr>
<tr class="separator:a0f63a810ae29a33e3646574588853cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3510535374359440f10e19cfe49d670"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#aa3510535374359440f10e19cfe49d670">MMUIrqGetStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:aa3510535374359440f10e19cfe49d670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MMU Irq Status.  <a href="#aa3510535374359440f10e19cfe49d670">More...</a><br /></td></tr>
<tr class="separator:aa3510535374359440f10e19cfe49d670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db2e75c9d2be513edca34852140da2d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a9db2e75c9d2be513edca34852140da2d">MMUIrqClearStatus</a> (uint32_t baseAddr, <a class="el" href="mmu_8h.html#ab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a> intType)</td></tr>
<tr class="memdesc:a9db2e75c9d2be513edca34852140da2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear MMU Irq Status.  <a href="#a9db2e75c9d2be513edca34852140da2d">More...</a><br /></td></tr>
<tr class="separator:a9db2e75c9d2be513edca34852140da2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33781445d405e4b95bbdd989f6c5e866"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a33781445d405e4b95bbdd989f6c5e866">MMUIrqEnable</a> (uint32_t baseAddr, <a class="el" href="mmu_8h.html#ab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a> intType)</td></tr>
<tr class="memdesc:a33781445d405e4b95bbdd989f6c5e866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MMU Irq Status Enable selected interrupt.  <a href="#a33781445d405e4b95bbdd989f6c5e866">More...</a><br /></td></tr>
<tr class="separator:a33781445d405e4b95bbdd989f6c5e866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a674a165a9013155c20cb38468d9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#aa9a674a165a9013155c20cb38468d9c2">MMUIrqDisable</a> (uint32_t baseAddr, <a class="el" href="mmu_8h.html#ab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a> intType)</td></tr>
<tr class="memdesc:aa9a674a165a9013155c20cb38468d9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MMU Irq Status Disable selected interrupt.  <a href="#aa9a674a165a9013155c20cb38468d9c2">More...</a><br /></td></tr>
<tr class="separator:aa9a674a165a9013155c20cb38468d9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a138e20e6ba198fbc5239e5d1f0f07b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a8a138e20e6ba198fbc5239e5d1f0f07b">MMUWtlEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a8a138e20e6ba198fbc5239e5d1f0f07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MMU Walking table logic.  <a href="#a8a138e20e6ba198fbc5239e5d1f0f07b">More...</a><br /></td></tr>
<tr class="separator:a8a138e20e6ba198fbc5239e5d1f0f07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada838c013896c32edac5f763b1e3183d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ada838c013896c32edac5f763b1e3183d">MMUWtlDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ada838c013896c32edac5f763b1e3183d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MMU Walking table logic.  <a href="#ada838c013896c32edac5f763b1e3183d">More...</a><br /></td></tr>
<tr class="separator:ada838c013896c32edac5f763b1e3183d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fffc252531ccc21d01e959d036850bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a5fffc252531ccc21d01e959d036850bc">MMUEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a5fffc252531ccc21d01e959d036850bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MMU.  <a href="#a5fffc252531ccc21d01e959d036850bc">More...</a><br /></td></tr>
<tr class="separator:a5fffc252531ccc21d01e959d036850bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec983410d842aba904bd6b3689beaa6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a2ec983410d842aba904bd6b3689beaa6">MMUDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a2ec983410d842aba904bd6b3689beaa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MMU.  <a href="#a2ec983410d842aba904bd6b3689beaa6">More...</a><br /></td></tr>
<tr class="separator:a2ec983410d842aba904bd6b3689beaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7051a51af6d23a054374a7875dad7b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#af7051a51af6d23a054374a7875dad7b3">MMULoadTLB</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:af7051a51af6d23a054374a7875dad7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Load an entry into TLB.  <a href="#af7051a51af6d23a054374a7875dad7b3">More...</a><br /></td></tr>
<tr class="separator:af7051a51af6d23a054374a7875dad7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213be95e714d68aa465300be7d60ea53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a213be95e714d68aa465300be7d60ea53">MMUWriteCAM</a> (uint32_t baseAddr, uint32_t cam)</td></tr>
<tr class="memdesc:a213be95e714d68aa465300be7d60ea53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to CAM Register.  <a href="#a213be95e714d68aa465300be7d60ea53">More...</a><br /></td></tr>
<tr class="separator:a213be95e714d68aa465300be7d60ea53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac807f006f15934ee0820e24d79f4e4d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ac807f006f15934ee0820e24d79f4e4d2">MMUWriteRAM</a> (uint32_t baseAddr, uint32_t ram)</td></tr>
<tr class="memdesc:ac807f006f15934ee0820e24d79f4e4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to RAM Register.  <a href="#ac807f006f15934ee0820e24d79f4e4d2">More...</a><br /></td></tr>
<tr class="separator:ac807f006f15934ee0820e24d79f4e4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac930d167690dd81af322b0419b0e1b1e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ac930d167690dd81af322b0419b0e1b1e">MMUReadCAM</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ac930d167690dd81af322b0419b0e1b1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read CAM value.  <a href="#ac930d167690dd81af322b0419b0e1b1e">More...</a><br /></td></tr>
<tr class="separator:ac930d167690dd81af322b0419b0e1b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333a956351b4290ac5aba5328f14bbb4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a333a956351b4290ac5aba5328f14bbb4">MMUReadRAM</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a333a956351b4290ac5aba5328f14bbb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read RAM value.  <a href="#a333a956351b4290ac5aba5328f14bbb4">More...</a><br /></td></tr>
<tr class="separator:a333a956351b4290ac5aba5328f14bbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c4512b250009bffae18a14768e1d83"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ac2c4512b250009bffae18a14768e1d83">MMUFaultAddrGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ac2c4512b250009bffae18a14768e1d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read fault address.  <a href="#ac2c4512b250009bffae18a14768e1d83">More...</a><br /></td></tr>
<tr class="separator:ac2c4512b250009bffae18a14768e1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03beb6713412032956f22f640a6e181"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#ac03beb6713412032956f22f640a6e181">MMUTTBGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ac03beb6713412032956f22f640a6e181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read TTB value.  <a href="#ac03beb6713412032956f22f640a6e181">More...</a><br /></td></tr>
<tr class="separator:ac03beb6713412032956f22f640a6e181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2015cbf9d8fa77f3bd57d1296075fb88"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a2015cbf9d8fa77f3bd57d1296075fb88">MMUTTBSet</a> (uint32_t baseAddr, uint32_t ttb)</td></tr>
<tr class="memdesc:a2015cbf9d8fa77f3bd57d1296075fb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">sets TTB value  <a href="#a2015cbf9d8fa77f3bd57d1296075fb88">More...</a><br /></td></tr>
<tr class="separator:a2015cbf9d8fa77f3bd57d1296075fb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5d97f2f71507782dc1f8c8220f3d3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a0d5d97f2f71507782dc1f8c8220f3d3e">MMUTlbEntrySet</a> (uint32_t baseAddr, uint32_t tlbEntry, const <a class="el" href="mmu_8h.html#a8d88a915e87dd0c092cc1e2e77f874ce">MMU_TlbEntry_t</a> *mmuTlbEntry)</td></tr>
<tr class="memdesc:a0d5d97f2f71507782dc1f8c8220f3d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU TLB Entry.  <a href="#a0d5d97f2f71507782dc1f8c8220f3d3e">More...</a><br /></td></tr>
<tr class="separator:a0d5d97f2f71507782dc1f8c8220f3d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a44fb83845809e58b26f754ca05e7f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a4a44fb83845809e58b26f754ca05e7f8">MMUSuperSection</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, <a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:a4a44fb83845809e58b26f754ca05e7f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table supersection.  <a href="#a4a44fb83845809e58b26f754ca05e7f8">More...</a><br /></td></tr>
<tr class="separator:a4a44fb83845809e58b26f754ca05e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c44ea40b5ace2d0a2a69b95119a973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#aa5c44ea40b5ace2d0a2a69b95119a973">MMUSection</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, <a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:aa5c44ea40b5ace2d0a2a69b95119a973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table section.  <a href="#aa5c44ea40b5ace2d0a2a69b95119a973">More...</a><br /></td></tr>
<tr class="separator:aa5c44ea40b5ace2d0a2a69b95119a973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03212636edf27cdec6f072f24fa571f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a03212636edf27cdec6f072f24fa571f0">MMUCoarseLargePage</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, const uint32_t pageTableBase, <a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:a03212636edf27cdec6f072f24fa571f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table CoarseLargePage entry.  <a href="#a03212636edf27cdec6f072f24fa571f0">More...</a><br /></td></tr>
<tr class="separator:a03212636edf27cdec6f072f24fa571f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f17388febe70a22ab2476854fc4749d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mmu_8h.html#a9f17388febe70a22ab2476854fc4749d">MMUCoarseSmallPage</a> (const uint32_t physicalAddr, const uint32_t virtualAddr, const uint32_t TTB, const uint32_t pageTableBase, <a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a> endianism, <a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a> elementSize, <a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a> mixedSize, <a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a> faultType)</td></tr>
<tr class="memdesc:a9f17388febe70a22ab2476854fc4749d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill MMU page table CoarseSmallPage.  <a href="#a9f17388febe70a22ab2476854fc4749d">More...</a><br /></td></tr>
<tr class="separator:a9f17388febe70a22ab2476854fc4749d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the device HAL APIs for MMU. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a03212636edf27cdec6f072f24fa571f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a> MMUCoarseLargePage </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>physicalAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>virtualAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>TTB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>pageTableBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a>&#160;</td>
          <td class="paramname"><em>endianism</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a>&#160;</td>
          <td class="paramname"><em>elementSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a>&#160;</td>
          <td class="paramname"><em>mixedSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a>&#160;</td>
          <td class="paramname"><em>faultType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill MMU page table CoarseLargePage entry. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">physicalAddr</td><td>physical address </td></tr>
    <tr><td class="paramname">virtualAddr</td><td>virtual address </td></tr>
    <tr><td class="paramname">TTB</td><td>translation table base addr </td></tr>
    <tr><td class="paramname">pageTableBase</td><td>page table base addr </td></tr>
    <tr><td class="paramname">endianism</td><td>endianness </td></tr>
    <tr><td class="paramname">elementSize</td><td>element size of the page </td></tr>
    <tr><td class="paramname">mixedSize</td><td>mixed page attribute </td></tr>
    <tr><td class="paramname">faultType</td><td>fault type</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MMU_Return_t RET_OK No errors occured</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Fill necessary memory location to properly configure one MMU CoarseLargePage entry. </dd></dl>

</div>
</div>
<a class="anchor" id="a9f17388febe70a22ab2476854fc4749d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a> MMUCoarseSmallPage </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>physicalAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>virtualAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>TTB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>pageTableBase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a>&#160;</td>
          <td class="paramname"><em>endianism</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a>&#160;</td>
          <td class="paramname"><em>elementSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a>&#160;</td>
          <td class="paramname"><em>mixedSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a>&#160;</td>
          <td class="paramname"><em>faultType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill MMU page table CoarseSmallPage. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">physicalAddr</td><td>physical address </td></tr>
    <tr><td class="paramname">virtualAddr</td><td>virtual address </td></tr>
    <tr><td class="paramname">TTB</td><td>translation table base addr </td></tr>
    <tr><td class="paramname">pageTableBase</td><td>page table base addr </td></tr>
    <tr><td class="paramname">endianism</td><td>endianness </td></tr>
    <tr><td class="paramname">elementSize</td><td>element size of the page </td></tr>
    <tr><td class="paramname">mixedSize</td><td>mixed page attribute </td></tr>
    <tr><td class="paramname">faultType</td><td>fault type</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MMU_Return_t RET_OK No errors occured</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Fill necessary memory location to properly configure one MMU CoarseSmallPage entry. </dd></dl>

</div>
</div>
<a class="anchor" id="a122d3bdf4a750e2d9d0337826d099f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MMUCurrentVictimGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Tlb Entry in Lock register Get Current Victim from Lock register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Victim value</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Return Lock register current victim. </dd></dl>

</div>
</div>
<a class="anchor" id="a2ce5086991f8f84956feafe1dc13d02a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUCurrentVictimSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tlbEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Tlb Entry in Lock register Set Current Victim in Lock register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">tlbEntry</td><td>uint32_t entry to be set in MMU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Fill Lock register current victim. Do not modify Locked entries. </dd></dl>

</div>
</div>
<a class="anchor" id="a2ec983410d842aba904bd6b3689beaa6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MMU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a5fffc252531ccc21d01e959d036850bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MMU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="ac2c4512b250009bffae18a14768e1d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MMUFaultAddrGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read fault address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>fault address</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a43ca07e6326e13cb96ad779bf657333b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUGlobalFlush </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush all MMU entries Flush all Tlb entrties in MMU. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a9db2e75c9d2be513edca34852140da2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUIrqClearStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#ab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a>&#160;</td>
          <td class="paramname"><em>intType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear MMU Irq Status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">intType</td><td>MMU_IntType_t interrupt Type to Clear</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="aa9a674a165a9013155c20cb38468d9c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUIrqDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#ab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a>&#160;</td>
          <td class="paramname"><em>intType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get MMU Irq Status Disable selected interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">intType</td><td>MMU_IntType_t interrupt Type to be disabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a33781445d405e4b95bbdd989f6c5e866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUIrqEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#ab19b6c02fea17c9abf1c058d52a10548">MMU_IntType_t</a>&#160;</td>
          <td class="paramname"><em>intType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get MMU Irq Status Enable selected interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">intType</td><td>MMU_IntType_t interrupt Type to enable</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="aa3510535374359440f10e19cfe49d670"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MMUIrqGetStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get MMU Irq Status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>IRQ Status</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Read proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="af7051a51af6d23a054374a7875dad7b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMULoadTLB </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Load an entry into TLB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="ac930d167690dd81af322b0419b0e1b1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MMUReadCAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read CAM value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>CAM value</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a333a956351b4290ac5aba5328f14bbb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MMUReadRAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read RAM value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>RAM value</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="aa5c44ea40b5ace2d0a2a69b95119a973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a> MMUSection </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>physicalAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>virtualAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>TTB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a>&#160;</td>
          <td class="paramname"><em>endianism</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a>&#160;</td>
          <td class="paramname"><em>elementSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a>&#160;</td>
          <td class="paramname"><em>mixedSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a>&#160;</td>
          <td class="paramname"><em>faultType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill MMU page table section. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">physicalAddr</td><td>physical address </td></tr>
    <tr><td class="paramname">virtualAddr</td><td>virtual address </td></tr>
    <tr><td class="paramname">TTB</td><td>translation table base addr </td></tr>
    <tr><td class="paramname">endianism</td><td>endianness </td></tr>
    <tr><td class="paramname">elementSize</td><td>element size of the page </td></tr>
    <tr><td class="paramname">mixedSize</td><td>mixed page attribute </td></tr>
    <tr><td class="paramname">faultType</td><td>fault type</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MMU_Return_t RET_OK No errors occured</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Fill necessary memory location to properly configure one MMU section entry. </dd></dl>

</div>
</div>
<a class="anchor" id="a0f63a810ae29a33e3646574588853cd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUSetMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#a169580e4c88d6315918b2fc43ea08c49">MMU_Mode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set MMU operation mode Set MMU operation mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
    <tr><td class="paramname">mode</td><td>Operation mode</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Set MMU operation field bits </dd></dl>

</div>
</div>
<a class="anchor" id="a3b52444249e3192f0e30967fc309994b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUSoftReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset MMU Reset MMU and wait for reset done. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Set reset bit and wait for reset done. </dd></dl>

</div>
</div>
<a class="anchor" id="a4a44fb83845809e58b26f754ca05e7f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a> MMUSuperSection </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>physicalAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>virtualAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>TTB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aa1d4c2761a762ac36a3721a465464d5e">MMU_Endianness_t</a>&#160;</td>
          <td class="paramname"><em>endianism</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#ada6c10f1a69e303c591b731e25f03c13">MMU_ElementSize_t</a>&#160;</td>
          <td class="paramname"><em>elementSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#aeb15aa170371b468946db172356b4e43">MMUMixedSize_t</a>&#160;</td>
          <td class="paramname"><em>mixedSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mmu_8h.html#afea45f01c39e4e426fe0f1e51173cec2">MMUFault_t</a>&#160;</td>
          <td class="paramname"><em>faultType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill MMU page table supersection. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">physicalAddr</td><td>physical address </td></tr>
    <tr><td class="paramname">virtualAddr</td><td>virtual address </td></tr>
    <tr><td class="paramname">TTB</td><td>translation table base addr </td></tr>
    <tr><td class="paramname">endianism</td><td>endianness </td></tr>
    <tr><td class="paramname">elementSize</td><td>element size of the page </td></tr>
    <tr><td class="paramname">mixedSize</td><td>mixed page attribute </td></tr>
    <tr><td class="paramname">faultType</td><td>fault type</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MMU_Return_t RET_OK No errors occured</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Fill necessary memory location to properly configure one MMU supersection entry. </dd></dl>

</div>
</div>
<a class="anchor" id="adbe439dec46f4ee8c3383b8932362f7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUTlbEntryFlush </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>virtAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush MMU entry for the virtual address passed Flush Specific Tlb entrties in MMU pointed by specified Virt. Addr. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">virtAddress</td><td>uint32_t Virtual Address of entry to be flushed</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper registers. </dd></dl>

</div>
</div>
<a class="anchor" id="a0d5d97f2f71507782dc1f8c8220f3d3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="mmu_8h.html#a4246562982d2d6583b10a08123d7ba55">MMU_Return_t</a> MMUTlbEntrySet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tlbEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="mmu_8h.html#a8d88a915e87dd0c092cc1e2e77f874ce">MMU_TlbEntry_t</a> *&#160;</td>
          <td class="paramname"><em>mmuTlbEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fill MMU TLB Entry. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">tlbEntry</td><td>uint32_t entry to be set in MMU </td></tr>
    <tr><td class="paramname">mmuTlbEntry</td><td>MMU_TlbEntry_t * pointer to MMU Table Entry</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>MMU_Return_t RET_OK No errors occured</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Fill all necessary registers to properly configure one MMU Table entry. </dd></dl>

</div>
</div>
<a class="anchor" id="aec46f83e5543f2766c6c39207e357bf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MMUTlbLockGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Tlb Lock entry in Lock register Get Tlb Base Lock from Lock register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Lock base value</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Get Lock register Base Value. </dd></dl>

</div>
</div>
<a class="anchor" id="a44856a0f9b1eff4cdc43460c47907fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUTlbLockSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tlbEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Tlb Lock entry in Lock register Set Tlb Lock in Lock register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">tlbEntry</td><td>uint32_t entry to be locked in MMU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Fill Lock register Base Value. Do not modify victim entries. </dd></dl>

</div>
</div>
<a class="anchor" id="ac03beb6713412032956f22f640a6e181"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MMUTTBGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read TTB value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TTB value</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a2015cbf9d8fa77f3bd57d1296075fb88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUTTBSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ttb</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sets TTB value </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">ttb</td><td>TTB value to be set</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a213be95e714d68aa465300be7d60ea53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUWriteCAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cam</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to CAM Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">cam</td><td>CAM value to be entered</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="ac807f006f15934ee0820e24d79f4e4d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUWriteRAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ram</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to RAM Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance </td></tr>
    <tr><td class="paramname">ram</td><td>RAM value to be entered</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="ada838c013896c32edac5f763b1e3183d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUWtlDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable MMU Walking table logic. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
<a class="anchor" id="a8a138e20e6ba198fbc5239e5d1f0f07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MMUWtlEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable MMU Walking table logic. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Write proper register. </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2016, Texas Instruments Incorporated</small>
</body>
</html>
