# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do datasend_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/datasend/rtl {C:/fpga/workspace/datasend/rtl/control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/datasend/rtl" C:/fpga/workspace/datasend/rtl/control.v 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 16:41:08 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/datasend/rtl {C:/fpga/workspace/datasend/rtl/sender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/datasend/rtl" C:/fpga/workspace/datasend/rtl/sender.v 
# -- Compiling module sender
# 
# Top level modules:
# 	sender
# End time: 16:41:08 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/datasend/rtl {C:/fpga/workspace/datasend/rtl/datasend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/datasend/rtl" C:/fpga/workspace/datasend/rtl/datasend.v 
# -- Compiling module datasend
# 
# Top level modules:
# 	datasend
# End time: 16:41:08 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/datasend/proj/../testbench {C:/fpga/workspace/datasend/proj/../testbench/sender_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:08 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/datasend/proj/../testbench" C:/fpga/workspace/datasend/proj/../testbench/sender_tb.v 
# -- Compiling module sender_tb
# 
# Top level modules:
# 	sender_tb
# End time: 16:41:08 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sender_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sender_tb 
# Start time: 16:41:08 on Nov 13,2023
# Loading work.sender_tb
# Loading work.sender
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/fpga/workspace/datasend/proj/../testbench/sender_tb.v(48)
#    Time: 70360 ps  Iteration: 0  Instance: /sender_tb
# Break in Module sender_tb at C:/fpga/workspace/datasend/proj/../testbench/sender_tb.v line 48
# End time: 16:41:44 on Nov 13,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
