

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_detect'
================================================================
* Date:           Mon Jul 14 02:16:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.314 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_detect  |        4|        4|         2|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      77|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      41|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      41|     131|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_3_fu_107_p2          |         +|   0|  0|  10|           3|           1|
    |icmp_ln28_fu_96_p2     |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln29_fu_124_p2    |      icmp|   0|  0|  23|          16|          16|
    |maxindex_3_fu_149_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln29_fu_141_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  77|          25|          54|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |conv_i_i_i127_i_fu_44    |   9|          2|   16|         32|
    |i_2_fu_48                |   9|          2|    3|          6|
    |maxindex_1_fu_40         |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv_i_i_i127_i_fu_44    |  16|   0|   16|          0|
    |i_2_fu_48                |   3|   0|    3|          0|
    |i_reg_193                |   3|   0|    3|          0|
    |maxindex_1_fu_40         |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_detect|  return value|
|maxindex                    |   in|   16|     ap_none|                  maxindex|        scalar|
|out_Dense_address0          |  out|    3|   ap_memory|                 out_Dense|         array|
|out_Dense_ce0               |  out|    1|   ap_memory|                 out_Dense|         array|
|out_Dense_q0                |   in|   16|   ap_memory|                 out_Dense|         array|
|conv_i_i_i127_i_out         |  out|   16|      ap_vld|       conv_i_i_i127_i_out|       pointer|
|conv_i_i_i127_i_out_ap_vld  |  out|    1|      ap_vld|       conv_i_i_i127_i_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------+--------------+

