`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 04/09/2023 01:22:23 AM
// Design Name: 
// Module Name: riscv_isa
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


package riscv_isa;

    typedef enum logic [3:0] {ADD, SUB, SLL} opcode_e;

    /* 
    enum { _ADD = 0, _SLL = 1, _SLT = 2, _SLTU = 3, _XOR = 4, _SRL = 5, 
           _OR = 6,  _AND = 7, _SUB = 8,  _LUI = 9, _MULT = 10, _SRA = 13
         } Operations;
     */

endpackage

