Determining the location of the ModelSim executable...

Using: /opt/intelFPGA/17.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo --vector_source="/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform16.vwf" --testbench_file="/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/Waveform16.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Wed Jun 19 11:10:36 2019Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off processador_mips_uniciclo -c processador_mips_uniciclo --vector_source="/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform16.vwf" --testbench_file="/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/Waveform16.vwf.vt"
iting test bench files
source file when writing test bench files
stro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/Waveform16.vwf.vt for simulationInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 298 warnings    Info: Peak virtual memory: 1047 megabytes    Info: Processing ended: Wed Jun 19 11:10:37 2019    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/" processador_mips_uniciclo -c processador_mips_uniciclo

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Wed Jun 19 11:10:38 2019Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/" processador_mips_uniciclo -c processador_mips_unicicloInfo (204019): Generated file processador_mips_uniciclo.vo in folder "/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 1051 megabytes    Info: Processing ended: Wed Jun 19 11:10:39 2019    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/processador_mips_uniciclo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA/17.1/modelsim_ase/linuxaloem/vsim -c -do processador_mips_uniciclo.do

Reading pref.tcl
# 10.5b
# do processador_mips_uniciclo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on Jun 19,2019# vlog -work work processador_mips_uniciclo.vo 
# -- Compiling module CPU
# -- Compiling module hard_block
# # Top level modules:# 	CPU# End time: 11:10:39 on Jun 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on Jun 19,2019# vlog -work work Waveform16.vwf.vt 
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:# 	CPU_vlg_vec_tst
# End time: 11:10:40 on Jun 19,2019, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst # Start time: 11:10:40 on Jun 19,2019# Loading work.CPU_vlg_vec_tst# Loading work.CPU# Loading work.hard_block# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_clkctrl# Loading cycloneive_ver.cycloneive_mux41# Loading cycloneive_ver.cycloneive_ena_reg# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# Loading cycloneive_ver.cycloneive_ram_block# Loading cycloneive_ver.cycloneive_ram_register# Loading cycloneive_ver.cycloneive_ram_pulse_generator# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.# ** Note: $finish    : Waveform16.vwf.vt(84)#    Time: 1 us  Iteration: 0  Instance: /CPU_vlg_vec_tst
# End time: 11:10:40 on Jun 19,2019, Elapsed time: 0:00:00# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/Waveform16.vwf...

Reading /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/processador_mips_uniciclo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/matheus.castro/Área de trabalho/processador_mips_uniciclo7/simulation/qsim/processador_mips_uniciclo_20190619111040.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.