{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 10:45:36 2017 " "Info: Processing started: Thu Sep 14 10:45:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|q_a\[0\] 216.08 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 216.08 MHz between source memory \"lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.314 ns 2.314 ns 4.628 ns " "Info: fmax restricted to Clock High delay (2.314 ns) plus Clock Low delay (2.314 ns) : restricted to 4.628 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.267 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/altsyncram_m271.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.267 ns) 3.267 ns lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(3.267 ns) = 3.267 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|q_a\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/altsyncram_m271.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.267 ns ( 100.00 % ) " "Info: Total cell delay = 3.267 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "3.267 ns" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.267ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.023 ns - Smallest " "Info: - Smallest clock skew is -0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.910 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.724 ns) 2.910 ns lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|q_a\[0\] 3 MEM M4K_X17_Y4 1 " "Info: 3: + IC(0.922 ns) + CELL(0.724 ns) = 2.910 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|q_a\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/altsyncram_m271.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 60.14 % ) " "Info: Total cell delay = 1.750 ns ( 60.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.86 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { CLK CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.933 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.747 ns) 2.933 ns lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y4 1 " "Info: 3: + IC(0.922 ns) + CELL(0.747 ns) = 2.933 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'lpm_rom0:inst7\|altsyncram:altsyncram_component\|altsyncram_m271:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/altsyncram_m271.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.45 % ) " "Info: Total cell delay = 1.773 ns ( 60.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 39.55 % ) " "Info: Total interconnect delay = 1.160 ns ( 39.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { CLK CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { CLK CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { CLK CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/altsyncram_m271.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/altsyncram_m271.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "3.267 ns" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.267ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { CLK CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.724ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { CLK CLK~clkctrl lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.933 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.922ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { lpm_rom0:inst7|altsyncram:altsyncram_component|altsyncram_m271:auto_generated|q_a[0] {} } { 0.000ns } { 0.098ns } "" } } { "db/altsyncram_m271.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/altsyncram_m271.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] D\[0\] CLK 6.281 ns register " "Info: tsu for register \"lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"D\[0\]\", clock pin = \"CLK\") is 6.281 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.184 ns + Longest pin register " "Info: + Longest pin to register delay is 9.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns D\[0\] 1 PIN PIN_E8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_E8; Fanout = 1; PIN Node = 'D\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 352 544 712 368 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.465 ns) + CELL(0.319 ns) 7.627 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~20 2 COMB LCCOMB_X14_Y4_N10 5 " "Info: 2: + IC(6.465 ns) + CELL(0.319 ns) = 7.627 ns; Loc. = LCCOMB_X14_Y4_N10; Fanout = 5; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.784 ns" { D[0] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~20 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.517 ns) 8.470 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~6 3 COMB LCCOMB_X14_Y4_N24 2 " "Info: 3: + IC(0.326 ns) + CELL(0.517 ns) = 8.470 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~6'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~20 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~6 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.550 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~8 4 COMB LCCOMB_X14_Y4_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.550 ns; Loc. = LCCOMB_X14_Y4_N26; Fanout = 2; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~8'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~6 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~8 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.630 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~10 5 COMB LCCOMB_X14_Y4_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.630 ns; Loc. = LCCOMB_X14_Y4_N28; Fanout = 1; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~10'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~8 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~10 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.088 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~11 6 COMB LCCOMB_X14_Y4_N30 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 9.088 ns; Loc. = LCCOMB_X14_Y4_N30; Fanout = 1; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~10 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.184 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 7 REG LCFF_X14_Y4_N31 1 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 9.184 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.393 ns ( 26.06 % ) " "Info: Total cell delay = 2.393 ns ( 26.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.791 ns ( 73.94 % ) " "Info: Total interconnect delay = 6.791 ns ( 73.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { D[0] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~20 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~6 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~8 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~10 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { D[0] {} D[0]~combout {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~20 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~6 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~8 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~10 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 6.465ns 0.326ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.843ns 0.319ns 0.517ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.865 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X14_Y4_N31 1 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.184 ns" { D[0] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~20 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~6 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~8 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~10 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.184 ns" { D[0] {} D[0]~combout {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~20 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1]~6 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[2]~8 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[3]~10 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 6.465ns 0.326ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.843ns 0.319ns 0.517ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q\[1\] lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 9.650 ns register " "Info: tco from clock \"CLK\" to destination pin \"q\[1\]\" through register \"lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 9.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.865 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X14_Y4_N25 1 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.508 ns + Longest register pin " "Info: + Longest register to pin delay is 6.508 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X14_Y4_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N25; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.319 ns) 0.675 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~19 2 COMB LCCOMB_X14_Y4_N22 4 " "Info: 2: + IC(0.356 ns) + CELL(0.319 ns) = 0.675 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 4; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(3.006 ns) 6.508 ns q\[1\] 3 PIN PIN_A7 0 " "Info: 3: + IC(2.827 ns) + CELL(3.006 ns) = 6.508 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'q\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 q[1] } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 304 1624 1800 320 "q\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.325 ns ( 51.09 % ) " "Info: Total cell delay = 3.325 ns ( 51.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.183 ns ( 48.91 % ) " "Info: Total interconnect delay = 3.183 ns ( 48.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 q[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 {} q[1] {} } { 0.000ns 0.356ns 2.827ns } { 0.000ns 0.319ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.508 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 q[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.508 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[1] {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 {} q[1] {} } { 0.000ns 0.356ns 2.827ns } { 0.000ns 0.319ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LD/CNT q\[1\] 12.781 ns Longest " "Info: Longest tpd from source pin \"LD/CNT\" to destination pin \"q\[1\]\" is 12.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns LD/CNT 1 PIN PIN_Y1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_Y1; Fanout = 5; PIN Node = 'LD/CNT'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD/CNT } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 448 544 712 464 "LD/CNT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.573 ns) + CELL(0.491 ns) 6.948 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~19 2 COMB LCCOMB_X14_Y4_N22 4 " "Info: 2: + IC(5.573 ns) + CELL(0.491 ns) = 6.948 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 4; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.064 ns" { LD/CNT lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.827 ns) + CELL(3.006 ns) 12.781 ns q\[1\] 3 PIN PIN_A7 0 " "Info: 3: + IC(2.827 ns) + CELL(3.006 ns) = 12.781 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'q\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 q[1] } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 304 1624 1800 320 "q\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.381 ns ( 34.28 % ) " "Info: Total cell delay = 4.381 ns ( 34.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 65.72 % ) " "Info: Total interconnect delay = 8.400 ns ( 65.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.781 ns" { LD/CNT lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 q[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.781 ns" { LD/CNT {} LD/CNT~combout {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~19 {} q[1] {} } { 0.000ns 0.000ns 5.573ns 2.827ns } { 0.000ns 0.884ns 0.491ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] D\[4\] CLK -4.308 ns register " "Info: th for register \"lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"D\[4\]\", clock pin = \"CLK\") is -4.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.865 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLK~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 472 544 712 488 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X14_Y4_N31 1 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.459 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.833 ns) 0.833 ns D\[4\] 1 PIN PIN_U9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_U9; Fanout = 1; PIN Node = 'D\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "lab2.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/lab2.bdf" { { 352 544 712 368 "D\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.261 ns) + CELL(0.544 ns) 6.638 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[4\]~16 2 COMB LCCOMB_X14_Y4_N8 3 " "Info: 2: + IC(5.261 ns) + CELL(0.544 ns) = 6.638 ns; Loc. = LCCOMB_X14_Y4_N8; Fanout = 3; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[4\]~16'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { D[4] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~16 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Uni Subjects/Embedded/lab2/S3493550_Lab_2_FINISHED/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 7.363 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~11 3 COMB LCCOMB_X14_Y4_N30 1 " "Info: 3: + IC(0.547 ns) + CELL(0.178 ns) = 7.363 ns; Loc. = LCCOMB_X14_Y4_N30; Fanout = 1; COMB Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~16 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.459 ns lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG LCFF_X14_Y4_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.459 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 1; REG Node = 'lpm_ff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 22.13 % ) " "Info: Total cell delay = 1.651 ns ( 22.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.808 ns ( 77.87 % ) " "Info: Total interconnect delay = 5.808 ns ( 77.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { D[4] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~16 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { D[4] {} D[4]~combout {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~16 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 5.261ns 0.547ns 0.000ns } { 0.000ns 0.833ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { CLK CLK~clkctrl lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "7.459 ns" { D[4] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~16 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "7.459 ns" { D[4] {} D[4]~combout {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~16 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4]~11 {} lpm_ff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 5.261ns 0.547ns 0.000ns } { 0.000ns 0.833ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 10:45:36 2017 " "Info: Processing ended: Thu Sep 14 10:45:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
