#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 22 15:44:41 2021
# Process ID: 51060
# Current directory: E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32016 E:\Acedemic\sem 5\fpga project\Processor_Design_Project\Processor_Vivado\Contributors\Shamal\GenPurReg\GenPurReg.xpr
# Log file: E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/vivado.log
# Journal file: E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg'
INFO: [Project 1-313] Project file moved from 'E:/Documents/University work/Extra/Proecessor_Design/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close [ open {E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v} w ]
add_files {{E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v}}
update_compile_order -fileset sources_1
set_property top topProTb [current_fileset]
update_compile_order -fileset sources_1
set_property top topProTb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topProTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topProTb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Genaral_Purpose_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProTb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'selector' on this module [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:99]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 862.363 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topProTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topProTb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Genaral_Purpose_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProTb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:78]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'op_code' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:99]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:120]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_cu' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'to_BUS' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'toDecoder' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'toBus' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Genaral_Purpose_Register
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mddr
Compiling module xil_defaultlib.Reg_X
Compiling module xil_defaultlib.Mat_X
Compiling module xil_defaultlib.main_alu
Compiling module xil_defaultlib.ac
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.BUS
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.regSelect
Compiling module xil_defaultlib.topProcessor
Compiling module xil_defaultlib.topProTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topProTb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Acedemic/sem -notrace
couldn't read file "E:/Acedemic/sem": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat May 22 17:50:04 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 862.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topProTb_behav -key {Behavioral:sim_1:Functional:topProTb} -tclbatch {topProTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source topProTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 879.629 ; gain = 17.266
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topProTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 879.629 ; gain = 17.266
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topProTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topProTb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Genaral_Purpose_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProTb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:78]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'op_code' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:99]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:120]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_cu' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'to_BUS' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'toDecoder' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'toBus' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Genaral_Purpose_Register
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mddr
Compiling module xil_defaultlib.Reg_X
Compiling module xil_defaultlib.Mat_X
Compiling module xil_defaultlib.main_alu
Compiling module xil_defaultlib.ac
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.BUS
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.regSelect
Compiling module xil_defaultlib.topProcessor
Compiling module xil_defaultlib.topProTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topProTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topProTb_behav -key {Behavioral:sim_1:Functional:topProTb} -tclbatch {topProTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source topProTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topProTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 895.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topProTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topProTb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Genaral_Purpose_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProTb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:78]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'op_code' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:99]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:120]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_cu' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'to_BUS' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'toDecoder' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'toBus' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Genaral_Purpose_Register
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mddr
Compiling module xil_defaultlib.Reg_X
Compiling module xil_defaultlib.Mat_X
Compiling module xil_defaultlib.main_alu
Compiling module xil_defaultlib.ac
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.BUS
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.regSelect
Compiling module xil_defaultlib.topProcessor
Compiling module xil_defaultlib.topProTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topProTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topProTb_behav -key {Behavioral:sim_1:Functional:topProTb} -tclbatch {topProTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source topProTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topProTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 895.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topProTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topProTb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Genaral_Purpose_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProTb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'DM_out' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v:8]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:78]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'op_code' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:99]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:120]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_cu' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'to_BUS' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'toDecoder' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'toBus' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Genaral_Purpose_Register
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mddr
Compiling module xil_defaultlib.Reg_X
Compiling module xil_defaultlib.Mat_X
Compiling module xil_defaultlib.main_alu
Compiling module xil_defaultlib.ac
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.BUS
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.regSelect
Compiling module xil_defaultlib.topProcessor
Compiling module xil_defaultlib.topProTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topProTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topProTb_behav -key {Behavioral:sim_1:Functional:topProTb} -tclbatch {topProTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source topProTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topProTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 895.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topProTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topProTb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GenPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Genaral_Purpose_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mat_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Reg_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regSelect
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/regI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProTb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topProTb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topProTb_behav xil_defaultlib.topProTb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:78]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'op_code' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:99]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_selector' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:120]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'from_cu' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:121]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:142]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'to_BUS' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'toDecoder' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:159]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'toBus' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:160]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'data_out_iref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'X_Ref' [E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/topProcessor.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Genaral_Purpose_Register
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mddr
Compiling module xil_defaultlib.Reg_X
Compiling module xil_defaultlib.Mat_X
Compiling module xil_defaultlib.main_alu
Compiling module xil_defaultlib.ac
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.BUS
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.regSelect
Compiling module xil_defaultlib.topProcessor
Compiling module xil_defaultlib.topProTb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topProTb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topProTb_behav -key {Behavioral:sim_1:Functional:topProTb} -tclbatch {topProTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source topProTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topProTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 895.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
                                                                    