C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1   -part GW1N_4  -package LQFP144  -grade -6    -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\synlog\report\SEG_2_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  top_seq2  -implementation  rev_1  -flow mapping  -multisrs  -ovm  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\SEG_2.vm   -autoconstraint  -freq 100.000   D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\synwork\SEG_2_prem.srd  -sap  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\SEG_2.sap  -otap  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\SEG_2.tap  -omap  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\SEG_2.map  -devicelib  C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v  -ologparam  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\syntmp\SEG_2.plg  -osyn  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\SEG_2.srm  -prjdir  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\  -prjname  SEG_2  -log  D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course10_seg2\SEG_2\impl\synthesize\rev_1\synlog\SEG_2_fpga_mapper.srr  -sn  2019.09  -jobname  "fpga_mapper" 
relcom:C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW1N_4 -package LQFP144 -grade -6 -maxfan 10000 -RWCheckOnRam 1 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\SEG_2_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module top_seq2 -implementation rev_1 -flow mapping -multisrs -ovm ..\SEG_2.vm -autoconstraint -freq 100.000 ..\synwork\SEG_2_prem.srd -sap ..\SEG_2.sap -otap ..\SEG_2.tap -omap ..\SEG_2.map -devicelib C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v -ologparam SEG_2.plg -osyn ..\SEG_2.srm -prjdir ..\..\ -prjname SEG_2 -log ..\synlog\SEG_2_fpga_mapper.srr -sn 2019.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:19
file:..\SEG_2.vm|io:o|time:1589340368|size:38201|exec:0|csum:
file:..\synwork\SEG_2_prem.srd|io:i|time:1589340353|size:18691|exec:0|csum:C52CAF96A3BAF46CA04D72E33FC1DC3A
file:..\SEG_2.sap|io:o|time:1589340357|size:1085|exec:0|csum:
file:..\SEG_2.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\SEG_2.map|io:o|time:1589340366|size:0|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v|io:i|time:1582921032|size:163365|exec:0|csum:72413FD6C24A44A1AD96655FFF460C2D
file:SEG_2.plg|io:o|time:1589340373|size:1059|exec:0|csum:
file:..\SEG_2.srm|io:o|time:1589340367|size:10991|exec:0|csum:
file:..\synlog\SEG_2_fpga_mapper.srr|io:o|time:1589340373|size:29132|exec:0|csum:
file:C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1583356322|size:41925120|exec:1|csum:F16849560D7337BE2F854162B25FBD4B
