git clone --depth 1 --no-tags https://github.com/ustc-pegga/homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381924116
git clone --depth 1 --no-tags https://github.com/Colin-Cai-jin/turing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382613356
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-mux-2-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382092736
git clone --depth 1 --no-tags https://github.com/thiago-aguilar1/Mutiplier-and-Display-7-FPGA-Dataflow-Modeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382198287
git clone --depth 1 --no-tags https://github.com/jayasankha1010/Multicore_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382266334
git clone --depth 1 --no-tags https://github.com/Yosiky/tom_and_jerry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383460858
git clone --depth 1 --no-tags https://github.com/ajmac22/Sequential_Circuits_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377717590
git clone --depth 1 --no-tags https://github.com/ogozcelik/mano-basic-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377979518
git clone --depth 1 --no-tags https://github.com/Kyouma48596/Blum-Blum-Shub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383052124
git clone --depth 1 --no-tags https://github.com/ehtshamulhassan-lm/sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378921481
git clone --depth 1 --no-tags https://github.com/PascuMarius/Ambient-Control-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382577277
git clone --depth 1 --no-tags https://github.com/KevinXu-01/WHU-Computer_Organization_and_Design_Course_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382392472
git clone --depth 1 --no-tags https://github.com/jmerc9/IEEE-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374542651
git clone --depth 1 --no-tags https://github.com/HITsz-ZirconMIPS/syy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374996169
git clone --depth 1 --no-tags https://github.com/Akshay-Kaushik/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374743677
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/4_7seg_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375046002
git clone --depth 1 --no-tags https://github.com/reyhane-goli/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375134784
git clone --depth 1 --no-tags https://github.com/LeThanhHai-1610/DE10-Standard_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376486798
git clone --depth 1 --no-tags https://github.com/Perriex/MIPS-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376484102
git clone --depth 1 --no-tags https://github.com/Perriex/StackMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378881876
git clone --depth 1 --no-tags https://github.com/Jason-Du/DIC_FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379108639
git clone --depth 1 --no-tags https://github.com/sadeqsheikhi/qwerty_to_7segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379023250
git clone --depth 1 --no-tags https://github.com/bzeeno/misc_fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379094677
git clone --depth 1 --no-tags https://github.com/jhalakrsharma/Thesis_Part2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379813477
git clone --depth 1 --no-tags https://github.com/Wennim/LD-LAB-FINAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379298207
git clone --depth 1 --no-tags https://github.com/justahumanBox/HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379398253
git clone --depth 1 --no-tags https://github.com/datgooner/FloatingPointALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378544888
git clone --depth 1 --no-tags https://github.com/jiru1997/Implementation-of-Single-clock-circular-FIFO-by-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378770967
git clone --depth 1 --no-tags https://github.com/steveri/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377861288
git clone --depth 1 --no-tags https://github.com/tornupnegatives/spi-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378501767
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/Dadda16x16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381800765
git clone --depth 1 --no-tags https://github.com/SoujanyaSR/Vector-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381795996
git clone --depth 1 --no-tags https://github.com/ytl0623/1082-Computer-Organization-ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382041142
git clone --depth 1 --no-tags https://github.com/haleykim227/csm152a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376123914
git clone --depth 1 --no-tags https://github.com/ZohrehRe/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376155570
git clone --depth 1 --no-tags https://github.com/gdhami2/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375483937
git clone --depth 1 --no-tags https://github.com/Anakin0607/24_Second_Basketball_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381294959
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381024490
git clone --depth 1 --no-tags https://github.com/JBall1/16bit-Binary-Multiplier-with-Full-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381412913
git clone --depth 1 --no-tags https://github.com/Praneeth122/5_stage-pipeline-MIPS_ARCHITECTURE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381542297
git clone --depth 1 --no-tags https://github.com/hadlow/warp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381473503
git clone --depth 1 --no-tags https://github.com/the-brawler/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380568781
git clone --depth 1 --no-tags https://github.com/marianah119/Proyecto-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378331506
git clone --depth 1 --no-tags https://github.com/ytl0623/1092-Experiments-of-Digital-Logic-Design-Phase_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382111658
git clone --depth 1 --no-tags https://github.com/MolVlad/ChiselCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383863439
git clone --depth 1 --no-tags https://github.com/mehta-nitin/SNOW-3G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384532789
git clone --depth 1 --no-tags https://github.com/Marco-Antonio-Mares-Mejia/Digital_Design_Mano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383206488
git clone --depth 1 --no-tags https://github.com/jirayupeetakul-jay/fpgaIntraPrediction_forCVS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384835402
git clone --depth 1 --no-tags https://github.com/zy618/Knapsack_problem_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384035728
git clone --depth 1 --no-tags https://github.com/Yosiky/space_ship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383459687
git clone --depth 1 --no-tags https://github.com/jellybeanist/TOBB_ELE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384033672
git clone --depth 1 --no-tags https://github.com/andrewpeck/fpga_max_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384133637
git clone --depth 1 --no-tags https://github.com/mozerpol/NotesFromLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380182639
git clone --depth 1 --no-tags https://github.com/pratyush48/Project_Centroid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375492539
git clone --depth 1 --no-tags https://github.com/brsf11/RealTank2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375563342
git clone --depth 1 --no-tags https://github.com/MaxMorning/MIPS54MultiCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378078786
git clone --depth 1 --no-tags https://github.com/Jason-Du/DIC_HW5V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379680408
git clone --depth 1 --no-tags https://github.com/niketramani1/RTL-Design_VSDIAT_Sky130_Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379715494
git clone --depth 1 --no-tags https://github.com/yusuftalhaerdem/modelsim_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376512680
git clone --depth 1 --no-tags https://github.com/michalkalita72/Pipeline-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379765450
git clone --depth 1 --no-tags https://github.com/CollinIcer/ChiselFFT_REVISED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379926815
git clone --depth 1 --no-tags https://github.com/metal-soul/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380510895
git clone --depth 1 --no-tags https://github.com/CansWang/precheck_debug_empty_wrapper_with_routing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378482074
git clone --depth 1 --no-tags https://github.com/mnkaaa112/university.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378661513
git clone --depth 1 --no-tags https://github.com/Amy-Liao/FPGAboard-Pong-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378679151
git clone --depth 1 --no-tags https://github.com/MarcosFagli/TCC-Filtro_Stateless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380018252
git clone --depth 1 --no-tags https://github.com/timwang2001/24sec_timer_for_basketball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381389970
git clone --depth 1 --no-tags https://github.com/DamithDilhan/co224-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381388599
git clone --depth 1 --no-tags https://github.com/sidhantp1906/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384911296
git clone --depth 1 --no-tags https://github.com/Artsadthavud/Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384999096
git clone --depth 1 --no-tags https://github.com/Processor-Design/matrix-multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381099814
git clone --depth 1 --no-tags https://github.com/francescasilvano/LLContest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382360895
git clone --depth 1 --no-tags https://github.com/guanhao145/alpha_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383237113
git clone --depth 1 --no-tags https://github.com/Peegggy/cpen311-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384526161
git clone --depth 1 --no-tags https://github.com/aurthurtang/verilog_pattern_match.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384869015
git clone --depth 1 --no-tags https://github.com/yangtao2019yt/my_oscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384704586
git clone --depth 1 --no-tags https://github.com/GokselOnal/ProjectCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376611990
git clone --depth 1 --no-tags https://github.com/CW-B-W/DIC-Frequency_Analysis_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376758706
git clone --depth 1 --no-tags https://github.com/sivadurga-web/Y-86-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374656854
git clone --depth 1 --no-tags https://github.com/fuwuseba/Car_Dash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377606361
git clone --depth 1 --no-tags https://github.com/Ahmed-H300/spi-interface_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382927942
git clone --depth 1 --no-tags https://github.com/Jothi-krishnan/LightWeightDES-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382537844
git clone --depth 1 --no-tags https://github.com/lukemyh123/ECE201A_Circuit_Partition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382412326
git clone --depth 1 --no-tags https://github.com/samrajdhillon/ad9467_kc705.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381738287
git clone --depth 1 --no-tags https://github.com/andrab0/CN1-Automat_bauturi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382107012
git clone --depth 1 --no-tags https://github.com/Bhavan-Naik/16bit_barrel_shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381926035
git clone --depth 1 --no-tags https://github.com/karentp/PipelineExercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383938136
git clone --depth 1 --no-tags https://github.com/TACO-compressionHardware/RLE_decompression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384419898
git clone --depth 1 --no-tags https://github.com/HosseinZaredar-AUT/Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384345412
git clone --depth 1 --no-tags https://github.com/rota505/TD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376467409
git clone --depth 1 --no-tags https://github.com/abdelaziz-mahdy/LC3_test_again.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383915514
git clone --depth 1 --no-tags https://github.com/tharakaWijesundara/FPGA-Processor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374898246
git clone --depth 1 --no-tags https://github.com/alu0101139456/DDP-ProcessorDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375085174
git clone --depth 1 --no-tags https://github.com/zylinux/computerV8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378219988
git clone --depth 1 --no-tags https://github.com/jhs951101/CAaL2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381024394
git clone --depth 1 --no-tags https://github.com/priti07/Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381616155
git clone --depth 1 --no-tags https://github.com/vaksick/fpga-img.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381653897
git clone --depth 1 --no-tags https://github.com/Akashay-Singla/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377578852
git clone --depth 1 --no-tags https://github.com/prafulla8/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377476559
