@W: MT529 :"c:\users\gazpa\desktop\prog_fpga\ip\syncore_sfifo.v":572:1:572:6|Found inferred clock fifo_test|Clock which controls 37 sequential elements including U1.fifo_mem_inst.dout[10:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
