#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 19 22:54:40 2018
# Process ID: 16200
# Current directory: E:/shu_zi_luo_ji/shiyan2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10544 E:\shu_zi_luo_ji\shiyan2_2\shiyan2_2.xpr
# Log file: E:/shu_zi_luo_ji/shiyan2_2/vivado.log
# Journal file: E:/shu_zi_luo_ji/shiyan2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 904.109 ; gain = 160.813
update_compile_order -fileset sources_1
set_property top comparator_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_test_behav xil_defaultlib.comparator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.comparator_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim/xsim.dir/comparator_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim/xsim.dir/comparator_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 19 22:56:49 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2018.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.438 ; gain = 1.219
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 19 22:56:49 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 940.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_test_behav -key {Behavioral:sim_1:Functional:comparator_test} -tclbatch {comparator_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source comparator_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 953.961 ; gain = 13.207
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 960.234 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_test_behav xil_defaultlib.comparator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.comparator_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 960.234 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_test_behav xil_defaultlib.comparator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v:16]
WARNING: [VRFC 10-277] actual bit length 4 differs from formal bit length 1 [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_test_behav xil_defaultlib.comparator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.comparator_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1011.496 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/comparator_test}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_test_behav xil_defaultlib.comparator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.496 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_test_behav xil_defaultlib.comparator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.comparator_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1011.496 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_test_behav xil_defaultlib.comparator_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v:17]
WARNING: [VRFC 10-277] actual bit length 4 differs from formal bit length 1 [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/comparator_test.v:17]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 23:06:13 2018...
